Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  4 17:41:59 2025
| Host         : LAPTOP-7SDAUN6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_motor_control_timing_summary_routed.rpt -pb uart_motor_control_timing_summary_routed.pb -rpx uart_motor_control_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_motor_control
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.021        0.000                      0                   88        0.158        0.000                      0                   88        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.021        0.000                      0                   88        0.158        0.000                      0                   88        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 3.411ns (56.870%)  route 2.587ns (43.130%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.252 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    counter_reg[24]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.575 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.575    counter_reg[28]_i_1_n_6
    SLICE_X2Y30          FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 3.403ns (56.813%)  route 2.587ns (43.187%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.252 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    counter_reg[24]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.567 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.567    counter_reg[28]_i_1_n_4
    SLICE_X2Y30          FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 3.327ns (56.258%)  route 2.587ns (43.743%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.252 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    counter_reg[24]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.491 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.491    counter_reg[28]_i_1_n_5
    SLICE_X2Y30          FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 3.307ns (56.109%)  route 2.587ns (43.891%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.252 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.252    counter_reg[24]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.471 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.471    counter_reg[28]_i_1_n_7
    SLICE_X2Y30          FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 3.294ns (56.012%)  route 2.587ns (43.988%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.458 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.458    counter_reg[24]_i_1_n_6
    SLICE_X2Y29          FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 3.286ns (55.952%)  route 2.587ns (44.048%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.450 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.450    counter_reg[24]_i_1_n_4
    SLICE_X2Y29          FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 3.210ns (55.375%)  route 2.587ns (44.625%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.374 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.374    counter_reg[24]_i_1_n_5
    SLICE_X2Y29          FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 3.190ns (55.220%)  route 2.587ns (44.780%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.135 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.135    counter_reg[20]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.354 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.354    counter_reg[24]_i_1_n_7
    SLICE_X2Y29          FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.645    15.128    CLK_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.394    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.109    15.596    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 3.177ns (55.119%)  route 2.587ns (44.881%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.341 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.341    counter_reg[20]_i_1_n_6
    SLICE_X2Y28          FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.644    15.127    CLK_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.109    15.595    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 3.169ns (55.057%)  route 2.587ns (44.943%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.815     5.577    CLK_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     6.095 r  counter_reg[6]/Q
                         net (fo=5, routed)           1.006     7.102    counter_reg[6]
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  counter[0]_i_27/O
                         net (fo=1, routed)           0.000     7.226    counter[0]_i_27_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.739 r  counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.739    counter_reg[0]_i_14_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.856    counter_reg[0]_i_9_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.973    counter_reg[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.227 r  counter_reg[0]_i_2/CO[0]
                         net (fo=33, routed)          1.572     9.798    counter1
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.367    10.165 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000    10.165    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.541 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    counter_reg[0]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.667    counter_reg[4]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[8]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[12]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.018 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.018    counter_reg[16]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.333 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.333    counter_reg[20]_i_1_n_4
    SLICE_X2Y28          FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.644    15.127    CLK_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.109    15.595    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.595    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  4.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_inst/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/o_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.614     1.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  uart_inst/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  uart_inst/r_Rx_Byte_reg[5]/Q
                         net (fo=1, routed)           0.113     1.815    uart_inst/r_Rx_Byte_reg_n_0_[5]
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.880     2.074    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[5]/C
                         clock pessimism             -0.480     1.594    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.063     1.657    uart_inst/o_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_inst/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/o_Rx_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.614     1.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  uart_inst/r_Rx_Byte_reg[1]/Q
                         net (fo=1, routed)           0.110     1.835    uart_inst/r_Rx_Byte_reg_n_0_[1]
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.880     2.074    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[1]/C
                         clock pessimism             -0.500     1.574    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.076     1.650    uart_inst/o_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_inst/r_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/o_Rx_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.616     1.563    uart_inst/CLK_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart_inst/r_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  uart_inst/r_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           0.168     1.872    uart_inst/r_Rx_Byte_reg_n_0_[2]
    SLICE_X4Y31          FDRE                                         r  uart_inst/o_Rx_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.883     2.077    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  uart_inst/o_Rx_Byte_reg[2]/C
                         clock pessimism             -0.480     1.597    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.059     1.656    uart_inst/o_Rx_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart_inst/r_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/o_Rx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.614     1.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  uart_inst/r_Rx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  uart_inst/r_Rx_Byte_reg[3]/Q
                         net (fo=1, routed)           0.176     1.878    uart_inst/r_Rx_Byte_reg_n_0_[3]
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.880     2.074    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[3]/C
                         clock pessimism             -0.500     1.574    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.063     1.637    uart_inst/o_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_inst/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/o_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.616     1.563    uart_inst/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  uart_inst/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  uart_inst/r_Rx_Byte_reg[4]/Q
                         net (fo=1, routed)           0.170     1.874    uart_inst/r_Rx_Byte_reg_n_0_[4]
    SLICE_X4Y31          FDRE                                         r  uart_inst/o_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.883     2.077    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  uart_inst/o_Rx_Byte_reg[4]/C
                         clock pessimism             -0.501     1.576    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.052     1.628    uart_inst/o_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_inst/r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/o_Rx_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.269%)  route 0.156ns (48.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.614     1.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  uart_inst/r_Rx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  uart_inst/r_Rx_Byte_reg[7]/Q
                         net (fo=1, routed)           0.156     1.881    uart_inst/r_Rx_Byte_reg_n_0_[7]
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.880     2.074    uart_inst/CLK_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_inst/o_Rx_Byte_reg[7]/C
                         clock pessimism             -0.500     1.574    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.053     1.627    uart_inst/o_Rx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 control_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.613     1.560    CLK_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  control_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  control_reg[2]/Q
                         net (fo=17, routed)          0.175     1.899    uart_inst/control[0]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.944 r  uart_inst/control[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    uart_inst_n_1
    SLICE_X4Y27          FDCE                                         r  control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.879     2.073    CLK_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  control_reg[2]/C
                         clock pessimism             -0.513     1.560    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.120     1.680    control_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uart_inst/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.616     1.563    uart_inst/CLK_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  uart_inst/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  uart_inst/r_Clock_Count_reg[2]/Q
                         net (fo=8, routed)           0.180     1.884    uart_inst/r_Clock_Count_reg_n_0_[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  uart_inst/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.929    uart_inst/r_Clock_Count[2]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  uart_inst/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.883     2.077    uart_inst/CLK_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  uart_inst/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.514     1.563    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091     1.654    uart_inst/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.611     1.558    CLK_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.722 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.137     1.859    counter_reg_n_0_[3]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.904 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.904    counter[0]_i_3_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.968 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    counter_reg[0]_i_1_n_4
    SLICE_X2Y23          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.878     2.072    CLK_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.514     1.558    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.134     1.692    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uart_inst/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.615     1.562    uart_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  uart_inst/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  uart_inst/r_Bit_Index_reg[2]/Q
                         net (fo=12, routed)          0.182     1.885    uart_inst/r_Bit_Index_reg_n_0_[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  uart_inst/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    uart_inst/r_Bit_Index[2]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  uart_inst/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.882     2.076    uart_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  uart_inst/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.514     1.562    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092     1.654    uart_inst/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    control_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    control_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    control_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    control_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    control_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    control_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    counter_reg[26]/C



