

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_94_11'
================================================================
* Date:           Fri Jun 17 13:15:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.398 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.400 us|  0.400 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_11  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_guess_59_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_59"   --->   Operation 5 'read' 'x_guess_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_guess_53_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_53"   --->   Operation 6 'read' 'x_guess_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_guess_54_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_54"   --->   Operation 7 'read' 'x_guess_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_guess_55_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_55"   --->   Operation 8 'read' 'x_guess_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_guess_56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_56"   --->   Operation 9 'read' 'x_guess_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_guess_57_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_57"   --->   Operation 10 'read' 'x_guess_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_guess_58_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_58"   --->   Operation 11 'read' 'x_guess_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_guess_63_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_63"   --->   Operation 12 'read' 'x_guess_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_guess_52_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_52"   --->   Operation 13 'read' 'x_guess_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_guess_46_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_46"   --->   Operation 14 'read' 'x_guess_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_guess_47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_47"   --->   Operation 15 'read' 'x_guess_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_guess_48_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_48"   --->   Operation 16 'read' 'x_guess_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_guess_49_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_49"   --->   Operation 17 'read' 'x_guess_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_guess_50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_50"   --->   Operation 18 'read' 'x_guess_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_guess_51_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_51"   --->   Operation 19 'read' 'x_guess_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_guess_62_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_62"   --->   Operation 20 'read' 'x_guess_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_23 = load i4 %i" [src/KBEST.cpp:94]   --->   Operation 23 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln94 = icmp_eq  i4 %i_23, i4 8" [src/KBEST.cpp:94]   --->   Operation 25 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln94 = add i4 %i_23, i4 1" [src/KBEST.cpp:94]   --->   Operation 27 'add' 'add_ln94' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split48.i, void %.exitStub" [src/KBEST.cpp:94]   --->   Operation 28 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_30_cast_i = zext i4 %i_23" [src/KBEST.cpp:94]   --->   Operation 29 'zext' 'i_30_cast_i' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%survival_path_addr = getelementptr i32 %survival_path, i64 0, i64 %i_30_cast_i" [src/KBEST.cpp:96]   --->   Operation 30 'getelementptr' 'survival_path_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.35ns)   --->   "%xor_ln97 = xor i4 %i_23, i4 8" [src/KBEST.cpp:97]   --->   Operation 31 'xor' 'xor_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i4 %xor_ln97" [src/KBEST.cpp:97]   --->   Operation 32 'zext' 'zext_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%survival_path_addr_1 = getelementptr i32 %survival_path, i64 0, i64 %zext_ln97" [src/KBEST.cpp:97]   --->   Operation 33 'getelementptr' 'survival_path_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/KBEST.cpp:9]   --->   Operation 34 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%tmp_107_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %x_guess_62_read, i32 %x_guess_51_read, i32 %x_guess_50_read, i32 %x_guess_49_read, i32 %x_guess_48_read, i32 %x_guess_47_read, i32 %x_guess_46_read, i32 %x_guess_52_read, i4 %i_23" [src/KBEST.cpp:96]   --->   Operation 35 'mux' 'tmp_107_i' <Predicate = (!icmp_ln94)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%store_ln96 = store i32 %tmp_107_i, i4 %survival_path_addr" [src/KBEST.cpp:96]   --->   Operation 36 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.72ns)   --->   "%tmp_108_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %x_guess_63_read, i32 %x_guess_58_read, i32 %x_guess_57_read, i32 %x_guess_56_read, i32 %x_guess_55_read, i32 %x_guess_54_read, i32 %x_guess_53_read, i32 %x_guess_59_read, i4 %i_23" [src/KBEST.cpp:97]   --->   Operation 37 'mux' 'tmp_108_i' <Predicate = (!icmp_ln94)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln97 = store i32 %tmp_108_i, i4 %survival_path_addr_1" [src/KBEST.cpp:97]   --->   Operation 38 'store' 'store_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln94 = store i4 %add_ln94, i4 %i" [src/KBEST.cpp:94]   --->   Operation 39 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ survival_path]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ x_guess_62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_51]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_guess_59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 01]
x_guess_59_read      (read             ) [ 00]
x_guess_53_read      (read             ) [ 00]
x_guess_54_read      (read             ) [ 00]
x_guess_55_read      (read             ) [ 00]
x_guess_56_read      (read             ) [ 00]
x_guess_57_read      (read             ) [ 00]
x_guess_58_read      (read             ) [ 00]
x_guess_63_read      (read             ) [ 00]
x_guess_52_read      (read             ) [ 00]
x_guess_46_read      (read             ) [ 00]
x_guess_47_read      (read             ) [ 00]
x_guess_48_read      (read             ) [ 00]
x_guess_49_read      (read             ) [ 00]
x_guess_50_read      (read             ) [ 00]
x_guess_51_read      (read             ) [ 00]
x_guess_62_read      (read             ) [ 00]
store_ln0            (store            ) [ 00]
br_ln0               (br               ) [ 00]
i_23                 (load             ) [ 00]
specpipeline_ln0     (specpipeline     ) [ 00]
icmp_ln94            (icmp             ) [ 01]
empty                (speclooptripcount) [ 00]
add_ln94             (add              ) [ 00]
br_ln94              (br               ) [ 00]
i_30_cast_i          (zext             ) [ 00]
survival_path_addr   (getelementptr    ) [ 00]
xor_ln97             (xor              ) [ 00]
zext_ln97            (zext             ) [ 00]
survival_path_addr_1 (getelementptr    ) [ 00]
specloopname_ln9     (specloopname     ) [ 00]
tmp_107_i            (mux              ) [ 00]
store_ln96           (store            ) [ 00]
tmp_108_i            (mux              ) [ 00]
store_ln97           (store            ) [ 00]
store_ln94           (store            ) [ 00]
br_ln0               (br               ) [ 00]
ret_ln0              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="survival_path">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="survival_path"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_guess_62">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_62"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_guess_51">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_51"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_guess_50">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_50"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_guess_49">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_49"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_guess_48">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_guess_47">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_47"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_guess_46">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_46"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_guess_52">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_52"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_guess_63">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_63"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_guess_58">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_58"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_guess_57">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_57"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_guess_56">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_56"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_guess_55">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_55"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_guess_54">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_54"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_guess_53">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_53"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_guess_59">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_guess_59"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_guess_59_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_59_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="x_guess_53_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_53_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_guess_54_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_54_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_guess_55_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_55_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_guess_56_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_56_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_guess_57_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_57_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_guess_58_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_58_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_guess_63_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_63_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_guess_52_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_52_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_guess_46_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_46_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x_guess_47_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_47_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_guess_48_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_48_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_guess_49_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_49_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_guess_50_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_50_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_guess_51_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_51_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_guess_62_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_guess_62_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="survival_path_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="survival_path_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="survival_path_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="survival_path_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="4" slack="0"/>
<pin id="184" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 store_ln97/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_23_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln94_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln94_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_30_cast_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_30_cast_i/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln97_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln97_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_107_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="32" slack="0"/>
<pin id="230" dir="0" index="4" bw="32" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="0"/>
<pin id="232" dir="0" index="6" bw="32" slack="0"/>
<pin id="233" dir="0" index="7" bw="32" slack="0"/>
<pin id="234" dir="0" index="8" bw="32" slack="0"/>
<pin id="235" dir="0" index="9" bw="4" slack="0"/>
<pin id="236" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_107_i/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_108_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="0" index="4" bw="32" slack="0"/>
<pin id="254" dir="0" index="5" bw="32" slack="0"/>
<pin id="255" dir="0" index="6" bw="32" slack="0"/>
<pin id="256" dir="0" index="7" bw="32" slack="0"/>
<pin id="257" dir="0" index="8" bw="32" slack="0"/>
<pin id="258" dir="0" index="9" bw="4" slack="0"/>
<pin id="259" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_108_i/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln94_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="164" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="194" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="218"><net_src comp="194" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="158" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="239"><net_src comp="152" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="146" pin="2"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="140" pin="2"/><net_sink comp="225" pin=4"/></net>

<net id="242"><net_src comp="134" pin="2"/><net_sink comp="225" pin=5"/></net>

<net id="243"><net_src comp="128" pin="2"/><net_sink comp="225" pin=6"/></net>

<net id="244"><net_src comp="122" pin="2"/><net_sink comp="225" pin=7"/></net>

<net id="245"><net_src comp="116" pin="2"/><net_sink comp="225" pin=8"/></net>

<net id="246"><net_src comp="194" pin="1"/><net_sink comp="225" pin=9"/></net>

<net id="247"><net_src comp="225" pin="10"/><net_sink comp="178" pin=4"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="110" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="262"><net_src comp="104" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="263"><net_src comp="98" pin="2"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="92" pin="2"/><net_sink comp="248" pin=4"/></net>

<net id="265"><net_src comp="86" pin="2"/><net_sink comp="248" pin=5"/></net>

<net id="266"><net_src comp="80" pin="2"/><net_sink comp="248" pin=6"/></net>

<net id="267"><net_src comp="74" pin="2"/><net_sink comp="248" pin=7"/></net>

<net id="268"><net_src comp="68" pin="2"/><net_sink comp="248" pin=8"/></net>

<net id="269"><net_src comp="194" pin="1"/><net_sink comp="248" pin=9"/></net>

<net id="270"><net_src comp="248" pin="10"/><net_sink comp="178" pin=1"/></net>

<net id="275"><net_src comp="203" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="64" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="271" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: survival_path | {1 }
 - Input state : 
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_62 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_51 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_50 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_49 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_48 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_47 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_46 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_52 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_63 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_58 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_57 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_56 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_55 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_54 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_53 | {1 }
	Port: KBEST_Pipeline_VITIS_LOOP_94_11 : x_guess_59 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_23 : 1
		icmp_ln94 : 2
		add_ln94 : 2
		br_ln94 : 3
		i_30_cast_i : 2
		survival_path_addr : 3
		xor_ln97 : 2
		zext_ln97 : 2
		survival_path_addr_1 : 3
		tmp_107_i : 2
		store_ln96 : 4
		tmp_108_i : 2
		store_ln97 : 4
		store_ln94 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    mux   |       tmp_107_i_fu_225      |    0    |    43   |
|          |       tmp_108_i_fu_248      |    0    |    43   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln94_fu_203       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln94_fu_197      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln97_fu_214       |    0    |    4    |
|----------|-----------------------------|---------|---------|
|          |  x_guess_59_read_read_fu_68 |    0    |    0    |
|          |  x_guess_53_read_read_fu_74 |    0    |    0    |
|          |  x_guess_54_read_read_fu_80 |    0    |    0    |
|          |  x_guess_55_read_read_fu_86 |    0    |    0    |
|          |  x_guess_56_read_read_fu_92 |    0    |    0    |
|          |  x_guess_57_read_read_fu_98 |    0    |    0    |
|          | x_guess_58_read_read_fu_104 |    0    |    0    |
|   read   | x_guess_63_read_read_fu_110 |    0    |    0    |
|          | x_guess_52_read_read_fu_116 |    0    |    0    |
|          | x_guess_46_read_read_fu_122 |    0    |    0    |
|          | x_guess_47_read_read_fu_128 |    0    |    0    |
|          | x_guess_48_read_read_fu_134 |    0    |    0    |
|          | x_guess_49_read_read_fu_140 |    0    |    0    |
|          | x_guess_50_read_read_fu_146 |    0    |    0    |
|          | x_guess_51_read_read_fu_152 |    0    |    0    |
|          | x_guess_62_read_read_fu_158 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      i_30_cast_i_fu_209     |    0    |    0    |
|          |       zext_ln97_fu_220      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   111   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_276|    4   |
+---------+--------+
|  Total  |    4   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   111  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   111  |
+-----------+--------+--------+
