
---------- Begin Simulation Statistics ----------
final_tick                                  901699375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16691                       # Simulator instruction rate (inst/s)
host_mem_usage                                5271364                       # Number of bytes of host memory used
host_op_rate                                    17352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.06                       # Real time elapsed on the host
host_tick_rate                                1218672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1252879                       # Number of instructions simulated
sim_ops                                       1302510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000091                       # Number of seconds simulated
sim_ticks                                    91476875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.474104                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3272                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4016                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               242                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3634                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              50                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               38                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4237                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     131                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       22850                       # Number of instructions committed
system.cpu.committedOps                         23218                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.687834                       # CPI: cycles per instruction
system.cpu.discardedOps                           766                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              14193                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1184                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             6657                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           31493                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.271162                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        4                       # number of quiesce instructions executed
system.cpu.numCycles                            84267                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         4                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   15857     68.30%     68.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.03%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                    693      2.98%     71.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6662     28.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    23218                       # Class of committed instruction
system.cpu.quiesceCycles                        62096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           52774                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2052                       # Transaction distribution
system.membus.trans_dist::ReadResp               2244                       # Transaction distribution
system.membus.trans_dist::WriteReq               1059                       # Transaction distribution
system.membus.trans_dist::WriteResp              1059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::WriteClean              468                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            13                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  239928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9465                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001373                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037037                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9452     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9465                       # Request fanout histogram
system.membus.reqLayer6.occupancy            18600091                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              20.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               78875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               16375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             164125                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy           12584505                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy             897250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4127                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4127                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           62                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        12350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       196696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           21679375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     17389471                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     10271000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3499                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3499    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3499                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8808750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1432843000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    716421500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2149264500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    716421500                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1432843000                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2149264500                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2149264500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2149264500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4298529000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11392                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11392                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11392                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          178                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          191                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    124534206                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      9095195                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      133629401                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    124534206                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    124534206                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    124534206                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      9095195                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     133629401                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1432843000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6296673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1439139673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      332324426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    716421500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1048745926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      332324426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2149264500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6296673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2487885600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      3039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000074120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3953                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     67051395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               120181395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33128.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59378.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    881.058366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   750.388639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.679367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           13      5.06%      5.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           12      4.67%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9      3.50%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      1.56%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.72%     17.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.39%     17.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.17%     19.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.72%     21.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          201     78.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.944444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.724290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             16     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1008-1023            2     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             84                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.935443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    237.290589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13     72.22%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4     22.22%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      5.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 129536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1416.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1057.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1439.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1048.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      89632750                       # Total gap between requests
system.mem_ctrls.avgGap                      25206.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       128960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        64448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1409755197.693406105042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6296673.339573525824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 353313337.387181162834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 704527783.661171197891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    119755770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       425625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1588122000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma    219517250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47291.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3343414.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    214372.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     39778250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     49186875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   8                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9702968.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2731238.379790                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5668750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11406750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       862887500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     38811875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        11644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11644                       # number of overall hits
system.cpu.icache.overall_hits::total           11644                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          179                       # number of overall misses
system.cpu.icache.overall_misses::total           179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7743125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7743125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7743125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7743125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11823                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11823                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015140                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015140                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015140                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015140                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43257.681564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43257.681564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43257.681564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43257.681564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7462000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7462000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015140                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015140                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015140                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015140                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41687.150838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41687.150838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41687.150838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41687.150838                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11644                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7743125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7743125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015140                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43257.681564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43257.681564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015140                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41687.150838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41687.150838                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           195.587052                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.925926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   195.587052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.382006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.382006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             23825                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            23825                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1255                       # number of overall hits
system.cpu.dcache.overall_hits::total            1255                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           28                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           28                       # number of overall misses
system.cpu.dcache.overall_misses::total            28                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1766500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1766500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1283                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1283                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63089.285714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63089.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63089.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63089.285714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1294875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1294875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1294875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1294875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        87125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        87125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2233.974359                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2233.974359                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45961.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45961.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       577250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       577250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        87125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        87125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44403.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44403.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21781.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21781.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1169000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1169000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       717625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       717625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79736.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79736.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     31779875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     31779875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10345.011393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10345.011393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1031                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1031                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         2041                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         2041                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     31151091                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     31151091                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15262.660951                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15262.660951                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           324.259119                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.976842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   324.259119                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.633319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.633319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29730                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    901699375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  901763750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16672                       # Simulator instruction rate (inst/s)
host_mem_usage                                5271364                       # Number of bytes of host memory used
host_op_rate                                    17332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.15                       # Real time elapsed on the host
host_tick_rate                                1218101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1252888                       # Number of instructions simulated
sim_ops                                       1302525                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000092                       # Number of seconds simulated
sim_ticks                                    91541250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.357196                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4023                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               244                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3634                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              50                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               38                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4246                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     133                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       22859                       # Number of instructions committed
system.cpu.committedOps                         23233                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.690888                       # CPI: cycles per instruction
system.cpu.discardedOps                           773                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              14213                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1184                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             6658                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           31558                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.270938                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        4                       # number of quiesce instructions executed
system.cpu.numCycles                            84370                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         4                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   15865     68.29%     68.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.03%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                    699      3.01%     71.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6662     28.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    23233                       # Class of committed instruction
system.cpu.quiesceCycles                        62096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           52812                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2052                       # Transaction distribution
system.membus.trans_dist::ReadResp               2245                       # Transaction distribution
system.membus.trans_dist::WriteReq               1059                       # Transaction distribution
system.membus.trans_dist::WriteResp              1059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::WriteClean              468                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            13                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  239992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9466                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001373                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037035                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9453     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9466                       # Request fanout histogram
system.membus.reqLayer6.occupancy            18600091                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              20.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               78875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              348593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               16375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             164125                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy           12584505                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             902250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4127                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4127                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           62                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        12350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       196696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           21679375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     17389471                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     10271000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3499                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3499    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3499                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8808750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1431835375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    715917687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2147753062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    715917687                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1431835375                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2147753062                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2147753062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2147753062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4295506124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          179                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          192                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    125145768                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      9088799                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      134234566                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    125145768                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    125145768                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    125145768                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      9088799                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     134234566                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1431835375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6292245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1438127620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      332090724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    715917687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1048008412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      332090724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2147753062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6292245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2486136032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      3039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000074120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3953                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     67051395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               120181395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33128.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59378.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    881.058366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   750.388639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.679367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           13      5.06%      5.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           12      4.67%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9      3.50%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      1.56%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.72%     17.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.39%     17.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.17%     19.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.72%     21.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          201     78.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.944444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.724290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             16     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1008-1023            2     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             84                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.935443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    237.290589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             13     72.22%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4     22.22%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      5.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 129536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   96768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1415.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1057.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1438.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1048.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      89632750                       # Total gap between requests
system.mem_ctrls.avgGap                      25206.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       128960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        64448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1408763808.665492296219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6292245.299250338227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 353064875.124602317810                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 704032335.149454474449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    119755770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       425625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1588122000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma    219517250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47291.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3343414.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    214372.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     39842625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     49186875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   8                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9702968.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2731238.379790                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5668750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11406750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       862951875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     38811875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        11654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11654                       # number of overall hits
system.cpu.icache.overall_hits::total           11654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          180                       # number of overall misses
system.cpu.icache.overall_misses::total           180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7786250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7786250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7786250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7786250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015210                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43256.944444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43256.944444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43256.944444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43256.944444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7503625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7503625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7503625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7503625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41686.805556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41686.805556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41686.805556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41686.805556                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7786250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7786250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43256.944444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43256.944444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7503625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7503625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41686.805556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41686.805556                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           195.628130                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              356376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               282                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1263.744681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   195.628130                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.382086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.382086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             23848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            23848                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1261                       # number of overall hits
system.cpu.dcache.overall_hits::total            1261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           28                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           28                       # number of overall misses
system.cpu.dcache.overall_misses::total            28                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1766500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1766500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021722                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021722                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63089.285714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63089.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63089.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63089.285714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           39                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1294875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1294875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1294875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1294875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        87125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        87125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017067                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017067                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017067                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017067                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58857.954545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2233.974359                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2233.974359                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45961.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45961.538462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       577250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       577250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        87125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        87125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44403.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44403.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21781.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21781.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            462                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1169000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1169000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77933.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           35                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       717625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       717625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79736.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79736.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     31779875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     31779875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10345.011393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10345.011393                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1031                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1031                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         2041                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         2041                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     31151091                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     31151091                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15262.660951                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15262.660951                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           324.072579                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.294007                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   324.072579                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.632954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.632954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29754                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    901763750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
