Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Tue May 19 16:40:31 2015
| Host              : MECHA-2 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab3top_timing_summary_routed.rpt -rpx lab3top_timing_summary_routed.rpx
| Design            : lab3top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/IQToChar/current_state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/IQToChar/current_state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/curr_state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/curr_state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/curr_state_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_I/numMultiplications_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/curr_state_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/curr_state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/curr_state_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/MF_Q/numMultiplications_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Transmitter/CharacterToIQ/Serializer/current_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Transmitter/CharacterToIQ/Serializer/current_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Transmitter/CharacterToIQ/Serializer/current_state_reg[2]/C (HIGH)

 There are 180 register/latch pins with no clock driven by root clock pin: Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: symbolClk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1494 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.851        0.000                      0                 4108        0.015        0.000                      0                 4108        3.000        0.000                       0                  1500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM    {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM    {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM_1  {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM_1  {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MMCM          3.851        0.000                      0                 3947        0.089        0.000                      0                 3947        3.750        0.000                       0                  1420  
  clk_out2_MMCM         46.787        0.000                      0                  161        0.178        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MMCM_1        3.852        0.000                      0                 3947        0.089        0.000                      0                 3947        3.750        0.000                       0                  1420  
  clk_out2_MMCM_1       46.791        0.000                      0                  161        0.178        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM    clk_out1_MMCM          5.057        0.000                      0                   25        0.134        0.000                      0                   25  
clk_out1_MMCM_1  clk_out1_MMCM          3.851        0.000                      0                 3947        0.015        0.000                      0                 3947  
clk_out2_MMCM_1  clk_out1_MMCM          5.060        0.000                      0                   25        0.138        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM          6.448        0.000                      0                   30        0.145        0.000                      0                   30  
clk_out1_MMCM_1  clk_out2_MMCM          6.448        0.000                      0                   30        0.145        0.000                      0                   30  
clk_out2_MMCM_1  clk_out2_MMCM         46.787        0.000                      0                  161        0.080        0.000                      0                  161  
clk_out1_MMCM    clk_out1_MMCM_1        3.851        0.000                      0                 3947        0.015        0.000                      0                 3947  
clk_out2_MMCM    clk_out1_MMCM_1        5.057        0.000                      0                   25        0.134        0.000                      0                   25  
clk_out2_MMCM_1  clk_out1_MMCM_1        5.060        0.000                      0                   25        0.138        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM_1        6.452        0.000                      0                   30        0.149        0.000                      0                   30  
clk_out2_MMCM    clk_out2_MMCM_1       46.787        0.000                      0                  161        0.080        0.000                      0                  161  
clk_out1_MMCM_1  clk_out2_MMCM_1        6.452        0.000                      0                   30        0.149        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.201ns (21.161%)  route 4.475ns (78.839%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.898     2.402    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.526 r  Receiver/MF_Q/shiftRegister_reg[128][0]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.526    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_srl32__2
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     2.740 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__0/O
                         net (fo=1, routed)           0.000     2.740    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I1_O)      0.088     2.828 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__3/O
                         net (fo=1, routed)           0.810     3.638    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__3
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.319     3.957 r  Receiver/MF_Q/accum_reg_i_19__0/O
                         net (fo=1, routed)           0.766     4.723    Receiver/MF_Q/n_0_accum_reg_i_19__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.201ns (21.632%)  route 4.351ns (78.368%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         3.056     2.559    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y41         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.683 r  Receiver/MF_Q/shiftRegister_reg[128][5]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.683    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_srl32__2
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     2.897 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__0/O
                         net (fo=1, routed)           0.000     2.897    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__0
    SLICE_X54Y41         MUXF8 (Prop_muxf8_I1_O)      0.088     2.985 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__3/O
                         net (fo=1, routed)           0.579     3.564    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__3
    SLICE_X55Y43         LUT3 (Prop_lut3_I2_O)        0.319     3.883 r  Receiver/MF_Q/accum_reg_i_14__0/O
                         net (fo=1, routed)           0.716     4.599    Receiver/MF_Q/n_0_accum_reg_i_14__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.201ns (22.278%)  route 4.190ns (77.722%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.921     2.425    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y43         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.549 r  Receiver/MF_Q/shiftRegister_reg[128][10]_srl32__6/Q
                         net (fo=1, routed)           0.000     2.549    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_srl32__6
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     2.763 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__2/O
                         net (fo=1, routed)           0.000     2.763    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__2
    SLICE_X54Y43         MUXF8 (Prop_muxf8_I1_O)      0.088     2.851 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__4/O
                         net (fo=1, routed)           0.411     3.262    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__4
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.319     3.581 r  Receiver/MF_Q/accum_reg_i_9__0/O
                         net (fo=1, routed)           0.857     4.438    Receiver/MF_Q/n_0_accum_reg_i_9__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.144    -0.342    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.431    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.386    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X52Y25         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.821    -0.869    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y25                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.253    -0.615    
    SLICE_X52Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.485    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.907%)  route 0.158ns (49.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Receiver/QPSK_Demodulator/rawI_reg[9]/Q
                         net (fo=1, routed)           0.158    -0.296    Receiver/MF_I/Q[9]
    SLICE_X42Y42         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/MF_I/clk_out1
    SLICE_X42Y42                                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X42Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.400    Receiver/MF_I/shiftRegister_reg[128][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.115    -0.364    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[4]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.470    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/Q
                         net (fo=1, routed)           0.117    -0.363    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[3]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.479    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.440    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.558    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.434    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y32         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.608    
    SLICE_X54Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.552    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.558    -0.623    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.436    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X54Y30         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.827    -0.863    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.610    
    SLICE_X54Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.554    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.559    -0.622    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.425    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y31         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.078    -0.544    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]
    SLICE_X55Y32         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.078    -0.543    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                               
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y14      Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y21      Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y19      Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y9      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y9      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X1Y9      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                 



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.863ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.773ns (25.478%)  route 2.261ns (74.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.564    -0.948    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.261     1.792    Receiver/Debug_PassThroughDAC/Q[6]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.295     2.087 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.087    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.448    48.453    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.016    
                         clock uncertainty           -0.098    48.918    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.031    48.949    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.949    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 46.863    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.698%)  route 2.215ns (74.302%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.037 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.098    48.958    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    49.035    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.035    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             47.013ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.792ns (26.341%)  route 2.215ns (73.659%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150     2.063 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.098    48.958    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    49.076    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.076    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 47.013    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[1]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[1]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[2]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[2]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.354    Receiver/ADCInFace/n_0_temp1_reg[4]
    SLICE_X47Y41         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.833    -0.857    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
                         clock pessimism              0.254    -0.602    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.070    -0.532    Receiver/ADCInFace/convertedValue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.561    -0.620    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.357    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.070    -0.537    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.436    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/p_1_in[2]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092    -0.525    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.351    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.064    -0.542    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.137    -0.316    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    Transmitter/DACInterface/p_1_in[10]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.121    -0.479    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.208%)  route 0.151ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.326    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X47Y38         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.051    -0.552    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.312%)  route 0.177ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X44Y39                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.301    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.075    -0.528    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.331%)  route 0.199ns (51.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.199    -0.279    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[9]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120    -0.465    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/DACInterface/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    Transmitter/DACInterface/tempBuffer[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.042    -0.278 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.278    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107    -0.510    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.658%)  route 0.182ns (56.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.296    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.076    -0.530    Receiver/ADCInFace/convertedValue_reg[10]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                   
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[0]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[10]/C        
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[11]/C        
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[1]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[2]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[3]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y41     Receiver/ADCInFace/convertedValue_reg[4]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[5]/C         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y41     Receiver/ADCInFace/convertedValue_reg[4]/C         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[0]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[1]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[2]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[3]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[4]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[5]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[6]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[7]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y37     Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[0]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[0]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[10]/C        
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[10]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[11]/C        
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[11]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[1]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[1]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[2]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[2]/C         



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.201ns (21.161%)  route 4.475ns (78.839%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.898     2.402    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.526 r  Receiver/MF_Q/shiftRegister_reg[128][0]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.526    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_srl32__2
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     2.740 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__0/O
                         net (fo=1, routed)           0.000     2.740    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I1_O)      0.088     2.828 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__3/O
                         net (fo=1, routed)           0.810     3.638    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__3
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.319     3.957 r  Receiver/MF_Q/accum_reg_i_19__0/O
                         net (fo=1, routed)           0.766     4.723    Receiver/MF_Q/n_0_accum_reg_i_19__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.025    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     8.575    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.201ns (21.632%)  route 4.351ns (78.368%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         3.056     2.559    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y41         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.683 r  Receiver/MF_Q/shiftRegister_reg[128][5]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.683    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_srl32__2
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     2.897 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__0/O
                         net (fo=1, routed)           0.000     2.897    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__0
    SLICE_X54Y41         MUXF8 (Prop_muxf8_I1_O)      0.088     2.985 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__3/O
                         net (fo=1, routed)           0.579     3.564    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__3
    SLICE_X55Y43         LUT3 (Prop_lut3_I2_O)        0.319     3.883 r  Receiver/MF_Q/accum_reg_i_14__0/O
                         net (fo=1, routed)           0.716     4.599    Receiver/MF_Q/n_0_accum_reg_i_14__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.025    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     8.575    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.867    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.350    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.867    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.350    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.867    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.350    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.867    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.350    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.201ns (22.278%)  route 4.190ns (77.722%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.921     2.425    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y43         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.549 r  Receiver/MF_Q/shiftRegister_reg[128][10]_srl32__6/Q
                         net (fo=1, routed)           0.000     2.549    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_srl32__6
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     2.763 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__2/O
                         net (fo=1, routed)           0.000     2.763    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__2
    SLICE_X54Y43         MUXF8 (Prop_muxf8_I1_O)      0.088     2.851 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__4/O
                         net (fo=1, routed)           0.411     3.262    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__4
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.319     3.581 r  Receiver/MF_Q/accum_reg_i_9__0/O
                         net (fo=1, routed)           0.857     4.438    Receiver/MF_Q/n_0_accum_reg_i_9__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.025    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     8.575    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.340    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.144    -0.342    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.431    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.386    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X52Y25         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.821    -0.869    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y25                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.253    -0.615    
    SLICE_X52Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.485    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.907%)  route 0.158ns (49.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Receiver/QPSK_Demodulator/rawI_reg[9]/Q
                         net (fo=1, routed)           0.158    -0.296    Receiver/MF_I/Q[9]
    SLICE_X42Y42         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/MF_I/clk_out1
    SLICE_X42Y42                                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X42Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.400    Receiver/MF_I/shiftRegister_reg[128][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.115    -0.364    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[4]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.470    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/Q
                         net (fo=1, routed)           0.117    -0.363    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[3]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.479    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.440    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.558    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.434    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y32         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.608    
    SLICE_X54Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.552    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.558    -0.623    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.436    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X54Y30         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.827    -0.863    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.610    
    SLICE_X54Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.554    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.559    -0.622    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.425    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y31         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.078    -0.544    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]
    SLICE_X55Y32         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.078    -0.543    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                               
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y14      Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y21      Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y19      Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y11     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y9      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y9      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y10     Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X1Y9      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_14_14/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_15_15/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_16_16/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y29     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_17_17/SP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y30     Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                 



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.791ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.094    48.918    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.489    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.489    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.791    

Slack (MET) :             46.791ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.094    48.918    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.489    Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.489    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.791    

Slack (MET) :             46.791ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.094    48.918    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.489    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.489    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.791    

Slack (MET) :             46.791ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.094    48.918    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.489    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.489    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.791    

Slack (MET) :             46.867ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.773ns (25.478%)  route 2.261ns (74.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.564    -0.948    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.261     1.792    Receiver/Debug_PassThroughDAC/Q[6]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.295     2.087 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.087    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.448    48.453    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.016    
                         clock uncertainty           -0.094    48.922    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.031    48.953    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.953    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 46.867    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.698%)  route 2.215ns (74.302%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.037 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.094    48.962    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    49.039    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.039    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 47.002    

Slack (MET) :             47.017ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.792ns (26.341%)  route 2.215ns (73.659%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150     2.063 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.094    48.962    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    49.080    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.080    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 47.017    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.094    48.938    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.414    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.414    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[1]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.094    48.938    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.414    Transmitter/DACInterface/shiftCount_reg[1]
  -------------------------------------------------------------------
                         required time                         48.414    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[2]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.094    48.938    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.414    Transmitter/DACInterface/shiftCount_reg[2]
  -------------------------------------------------------------------
                         required time                         48.414    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.354    Receiver/ADCInFace/n_0_temp1_reg[4]
    SLICE_X47Y41         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.833    -0.857    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
                         clock pessimism              0.254    -0.602    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.070    -0.532    Receiver/ADCInFace/convertedValue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.561    -0.620    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.357    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.070    -0.537    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.436    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/p_1_in[2]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092    -0.525    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.351    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.064    -0.542    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.137    -0.316    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    Transmitter/DACInterface/p_1_in[10]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.121    -0.479    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.208%)  route 0.151ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.326    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X47Y38         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.051    -0.552    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.312%)  route 0.177ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X44Y39                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.301    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.075    -0.528    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.331%)  route 0.199ns (51.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.199    -0.279    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[9]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.274    -0.585    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120    -0.465    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/DACInterface/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    Transmitter/DACInterface/tempBuffer[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.042    -0.278 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.278    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107    -0.510    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.658%)  route 0.182ns (56.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.296    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.076    -0.530    Receiver/ADCInFace/convertedValue_reg[10]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                   
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1           
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[0]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[10]/C        
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[11]/C        
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[1]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[2]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[3]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X47Y41     Receiver/ADCInFace/convertedValue_reg[4]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[5]/C         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y41     Receiver/ADCInFace/convertedValue_reg[4]/C         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[0]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[1]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[2]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X48Y37     Receiver/ADCInFace/shiftCounter_reg[3]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[4]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[5]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[6]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y40     Receiver/ADCInFace/temp1_reg[7]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y37     Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[0]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[0]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[10]/C        
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[10]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[11]/C        
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X46Y38     Receiver/ADCInFace/convertedValue_reg[11]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[1]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[1]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[2]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X47Y39     Receiver/ADCInFace/convertedValue_reg[2]/C         



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_1
  To Clock:  clkfbout_MMCM_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.618ns (35.537%)  route 2.935ns (64.463%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.337 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.966     3.303    Receiver/QPSK_Demodulator/ARG[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.303     3.606 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.606    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.029     8.663    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.636ns (36.136%)  route 2.891ns (63.864%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.923     3.279    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.302     3.581 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.581    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.636ns (36.179%)  route 2.886ns (63.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.917     3.273    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.302     3.575 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.575    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.077     8.708    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.616ns (36.765%)  route 2.779ns (63.235%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.339 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.811     3.150    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.449 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.449    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.032     8.666    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.600ns (36.462%)  route 2.788ns (63.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.316 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.820     3.136    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.442 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.442    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031     8.665    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.526ns (34.881%)  route 2.849ns (65.119%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.927 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           1.195     3.122    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.306     3.428 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     3.428    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.714ns (39.343%)  route 2.643ns (60.657%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.674     3.104    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.410 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.410    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.502ns (34.900%)  route 2.802ns (65.100%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.225 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.833     3.058    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.357 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.357    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031     8.665    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.462ns (34.147%)  route 2.819ns (65.853%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.867 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.166     3.033    Receiver/QPSK_Demodulator/ARG[2]
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.302     3.335 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X45Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y39                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031     8.662    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.714ns (40.058%)  route 2.565ns (59.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.596     3.026    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.306     3.332 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.332    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029     8.660    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  5.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.462ns (60.619%)  route 0.300ns (39.381%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.116     0.036    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.107     0.143 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.143    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.009    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.617     0.138    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121     0.037    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.499ns (61.799%)  route 0.308ns (38.201%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.043 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.124     0.081    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.107     0.188 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y41         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.120     0.037    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.400%)  route 0.537ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.537     0.066    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.098     0.164 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.164    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.009    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.152%)  route 0.590ns (73.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.590     0.135    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.180    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.091     0.010    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.359ns (44.847%)  route 0.441ns (55.153%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.186 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.257     0.071    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.110     0.181 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.091     0.010    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.224%)  route 0.651ns (77.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.651     0.174    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.219 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.038    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.382ns (45.250%)  route 0.462ns (54.750%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.261    -0.194    Receiver/ADCInFace/Q[11]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.149 r  Receiver/ADCInFace/rawI[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.149    Receiver/ADCInFace/n_0_rawI[12]_i_5
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.086 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.201     0.115    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.110     0.225 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.038    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.342%)  route 0.650ns (75.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.650     0.194    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.038    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.272%)  route 0.652ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.652     0.197    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.242 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.120     0.037    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.201ns (21.161%)  route 4.475ns (78.839%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.898     2.402    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.526 r  Receiver/MF_Q/shiftRegister_reg[128][0]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.526    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_srl32__2
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     2.740 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__0/O
                         net (fo=1, routed)           0.000     2.740    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I1_O)      0.088     2.828 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__3/O
                         net (fo=1, routed)           0.810     3.638    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__3
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.319     3.957 r  Receiver/MF_Q/accum_reg_i_19__0/O
                         net (fo=1, routed)           0.766     4.723    Receiver/MF_Q/n_0_accum_reg_i_19__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.201ns (21.632%)  route 4.351ns (78.368%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         3.056     2.559    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y41         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.683 r  Receiver/MF_Q/shiftRegister_reg[128][5]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.683    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_srl32__2
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     2.897 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__0/O
                         net (fo=1, routed)           0.000     2.897    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__0
    SLICE_X54Y41         MUXF8 (Prop_muxf8_I1_O)      0.088     2.985 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__3/O
                         net (fo=1, routed)           0.579     3.564    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__3
    SLICE_X55Y43         LUT3 (Prop_lut3_I2_O)        0.319     3.883 r  Receiver/MF_Q/accum_reg_i_14__0/O
                         net (fo=1, routed)           0.716     4.599    Receiver/MF_Q/n_0_accum_reg_i_14__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.201ns (22.278%)  route 4.190ns (77.722%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.921     2.425    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y43         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.549 r  Receiver/MF_Q/shiftRegister_reg[128][10]_srl32__6/Q
                         net (fo=1, routed)           0.000     2.549    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_srl32__6
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     2.763 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__2/O
                         net (fo=1, routed)           0.000     2.763    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__2
    SLICE_X54Y43         MUXF8 (Prop_muxf8_I1_O)      0.088     2.851 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__4/O
                         net (fo=1, routed)           0.411     3.262    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__4
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.319     3.581 r  Receiver/MF_Q/accum_reg_i_9__0/O
                         net (fo=1, routed)           0.857     4.438    Receiver/MF_Q/n_0_accum_reg_i_9__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.144    -0.342    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.357    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.386    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X52Y25         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.821    -0.869    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y25                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X52Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.411    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.907%)  route 0.158ns (49.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Receiver/QPSK_Demodulator/rawI_reg[9]/Q
                         net (fo=1, routed)           0.158    -0.296    Receiver/MF_I/Q[9]
    SLICE_X42Y42         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/MF_I/clk_out1
    SLICE_X42Y42                                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/CLK
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X42Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.326    Receiver/MF_I/shiftRegister_reg[128][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.115    -0.364    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[4]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.396    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/Q
                         net (fo=1, routed)           0.117    -0.363    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[3]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.405    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.440    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.484    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.434    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y32         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X54Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.478    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.558    -0.623    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.436    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X54Y30         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.827    -0.863    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.074    -0.536    
    SLICE_X54Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.480    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.559    -0.622    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.425    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y31         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.078    -0.470    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]
    SLICE_X55Y32         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.078    -0.469    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        5.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.618ns (35.537%)  route 2.935ns (64.463%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.337 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.966     3.303    Receiver/QPSK_Demodulator/ARG[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.303     3.606 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.606    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.029     8.667    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.636ns (36.136%)  route 2.891ns (63.864%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.923     3.279    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.302     3.581 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.581    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.714    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.636ns (36.179%)  route 2.886ns (63.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.917     3.273    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.302     3.575 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.575    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.077     8.712    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.616ns (36.765%)  route 2.779ns (63.235%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.339 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.811     3.150    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.449 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.449    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.032     8.670    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.600ns (36.462%)  route 2.788ns (63.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.316 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.820     3.136    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.442 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.442    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031     8.669    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.526ns (34.881%)  route 2.849ns (65.119%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.927 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           1.195     3.122    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.306     3.428 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     3.428    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)        0.079     8.714    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.714ns (39.343%)  route 2.643ns (60.657%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.674     3.104    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.410 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.410    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.714    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.502ns (34.900%)  route 2.802ns (65.100%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.225 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.833     3.058    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.357 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.357    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031     8.669    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.462ns (34.147%)  route 2.819ns (65.853%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.867 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.166     3.033    Receiver/QPSK_Demodulator/ARG[2]
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.302     3.335 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X45Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y39                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031     8.666    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.714ns (40.058%)  route 2.565ns (59.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.596     3.026    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.306     3.332 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.332    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029     8.664    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  5.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.462ns (60.619%)  route 0.300ns (39.381%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.116     0.036    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.107     0.143 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.143    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.617     0.138    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121     0.033    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.499ns (61.799%)  route 0.308ns (38.201%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.043 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.124     0.081    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.107     0.188 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y41         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.400%)  route 0.537ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.537     0.066    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.098     0.164 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.164    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.152%)  route 0.590ns (73.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.590     0.135    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.180    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.091     0.006    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.359ns (44.847%)  route 0.441ns (55.153%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.186 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.257     0.071    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.110     0.181 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.091     0.006    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.224%)  route 0.651ns (77.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.651     0.174    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.219 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.382ns (45.250%)  route 0.462ns (54.750%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.261    -0.194    Receiver/ADCInFace/Q[11]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.149 r  Receiver/ADCInFace/rawI[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.149    Receiver/ADCInFace/n_0_rawI[12]_i_5
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.086 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.201     0.115    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.110     0.225 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.342%)  route 0.650ns (75.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.650     0.194    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.272%)  route 0.652ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.652     0.197    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.242 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        6.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.890%)  route 2.440ns (76.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    42.263 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.263    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.218    48.634    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    48.711    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.711    
                         arrival time                         -42.263    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.232ns  (logic 0.792ns (24.502%)  route 2.440ns (75.498%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150    42.289 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.289    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.218    48.634    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    48.752    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.752    
                         arrival time                         -42.289    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.040ns  (logic 0.766ns (25.195%)  route 2.274ns (74.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.261    41.971    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.095 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.095    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.218    48.631    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.029    48.660    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.660    
                         arrival time                         -42.095    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.663%)  route 2.219ns (74.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.206    41.915    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.218    48.631    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.031    48.662    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.662    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.752ns  (logic 0.558ns (20.279%)  route 2.194ns (79.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.194    41.774    Transmitter/DACInterface/P[6]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.898 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.898    Transmitter/DACInterface/p_1_in[6]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.218    48.635    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.077    48.712    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.712    
                         arrival time                         -41.898    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.635ns  (logic 0.558ns (21.179%)  route 2.077ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.580 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.077    41.657    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.124    41.781 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    41.781    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X45Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.218    48.629    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029    48.658    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.658    
                         arrival time                         -41.781    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.575ns  (logic 0.558ns (21.672%)  route 2.017ns (78.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           2.017    41.597    Transmitter/DACInterface/P[8]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.721 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.721    Transmitter/DACInterface/p_1_in[8]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.218    48.635    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.079    48.714    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         48.714    
                         arrival time                         -41.721    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.480ns  (logic 0.558ns (22.499%)  route 1.922ns (77.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.922    41.502    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X49Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.447    48.452    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.850    
                         clock uncertainty           -0.218    48.632    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.031    48.663    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.410ns  (logic 0.558ns (23.157%)  route 1.852ns (76.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.852    41.432    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.556 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.556    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.218    48.629    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    48.706    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -41.556    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.361ns  (logic 0.558ns (23.635%)  route 1.803ns (76.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 48.450 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.803    41.383    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    41.507 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.507    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.445    48.450    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.848    
                         clock uncertainty           -0.218    48.630    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.032    48.662    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.662    
                         arrival time                         -41.507    
  -------------------------------------------------------------------
                         slack                                  7.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.171ns (25.016%)  route 0.513ns (74.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.513     0.111    Transmitter/DACInterface/P[4]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092     0.011    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.835%)  route 0.570ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.570     0.116    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.218    -0.082    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091     0.009    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.709%)  route 0.574ns (73.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.574     0.120    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.165 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.218    -0.082    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.010    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.171ns (25.428%)  route 0.501ns (74.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.446     0.044    Transmitter/DACInterface/P[3]
    SLICE_X53Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.089 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.055     0.145    Transmitter/DACInterface/p_1_in[3]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.060    -0.020    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.212ns (25.190%)  route 0.630ns (74.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.048     0.223 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.131     0.050    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.171ns (23.974%)  route 0.542ns (76.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.542     0.140    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.185 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.185    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.218    -0.082    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     0.010    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.170ns (23.305%)  route 0.559ns (76.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.559     0.158    Transmitter/DACInterface/P[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.044     0.202 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.202    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107     0.026    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.922%)  route 0.630ns (75.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.220 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.120     0.039    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.171ns (22.251%)  route 0.598ns (77.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.402 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.598     0.196    Transmitter/DACInterface/P[11]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.241 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.241    Transmitter/DACInterface/p_1_in[11]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.120     0.040    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.058%)  route 0.571ns (76.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.571     0.169    Receiver/Debug_PassThroughDAC/P[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.214 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.214    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092     0.008    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        6.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.890%)  route 2.440ns (76.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    42.263 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.263    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.218    48.634    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    48.711    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.711    
                         arrival time                         -42.263    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.232ns  (logic 0.792ns (24.502%)  route 2.440ns (75.498%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150    42.289 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.289    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.218    48.634    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    48.752    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.752    
                         arrival time                         -42.289    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.040ns  (logic 0.766ns (25.195%)  route 2.274ns (74.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.261    41.971    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.095 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.095    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.218    48.631    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.029    48.660    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.660    
                         arrival time                         -42.095    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.663%)  route 2.219ns (74.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.206    41.915    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.218    48.631    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.031    48.662    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.662    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.752ns  (logic 0.558ns (20.279%)  route 2.194ns (79.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.194    41.774    Transmitter/DACInterface/P[6]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.898 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.898    Transmitter/DACInterface/p_1_in[6]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.218    48.635    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.077    48.712    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.712    
                         arrival time                         -41.898    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.635ns  (logic 0.558ns (21.179%)  route 2.077ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.580 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.077    41.657    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.124    41.781 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    41.781    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X45Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.218    48.629    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029    48.658    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.658    
                         arrival time                         -41.781    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.575ns  (logic 0.558ns (21.672%)  route 2.017ns (78.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           2.017    41.597    Transmitter/DACInterface/P[8]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.721 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.721    Transmitter/DACInterface/p_1_in[8]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.218    48.635    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.079    48.714    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         48.714    
                         arrival time                         -41.721    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.480ns  (logic 0.558ns (22.499%)  route 1.922ns (77.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.922    41.502    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X49Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.447    48.452    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.850    
                         clock uncertainty           -0.218    48.632    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.031    48.663    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.663    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.410ns  (logic 0.558ns (23.157%)  route 1.852ns (76.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.852    41.432    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.556 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.556    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.218    48.629    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    48.706    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -41.556    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.361ns  (logic 0.558ns (23.635%)  route 1.803ns (76.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 48.450 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.803    41.383    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    41.507 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.507    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.445    48.450    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.848    
                         clock uncertainty           -0.218    48.630    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.032    48.662    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.662    
                         arrival time                         -41.507    
  -------------------------------------------------------------------
                         slack                                  7.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.171ns (25.016%)  route 0.513ns (74.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.513     0.111    Transmitter/DACInterface/P[4]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092     0.011    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.835%)  route 0.570ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.570     0.116    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.218    -0.082    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091     0.009    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.709%)  route 0.574ns (73.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.574     0.120    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.165 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.218    -0.082    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.010    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.171ns (25.428%)  route 0.501ns (74.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.446     0.044    Transmitter/DACInterface/P[3]
    SLICE_X53Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.089 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.055     0.145    Transmitter/DACInterface/p_1_in[3]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.060    -0.020    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.212ns (25.190%)  route 0.630ns (74.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.048     0.223 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.131     0.050    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.171ns (23.974%)  route 0.542ns (76.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.542     0.140    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.185 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.185    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.218    -0.082    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     0.010    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.170ns (23.305%)  route 0.559ns (76.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.559     0.158    Transmitter/DACInterface/P[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.044     0.202 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.202    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107     0.026    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.922%)  route 0.630ns (75.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.220 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.120     0.039    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.171ns (22.251%)  route 0.598ns (77.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.402 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.598     0.196    Transmitter/DACInterface/P[11]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.241 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.241    Transmitter/DACInterface/p_1_in[11]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.120     0.040    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.058%)  route 0.571ns (76.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.571     0.169    Receiver/Debug_PassThroughDAC/P[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.214 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.214    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092     0.008    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.863ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.773ns (25.478%)  route 2.261ns (74.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.564    -0.948    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.261     1.792    Receiver/Debug_PassThroughDAC/Q[6]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.295     2.087 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.087    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.448    48.453    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.016    
                         clock uncertainty           -0.098    48.918    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.031    48.949    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.949    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 46.863    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.698%)  route 2.215ns (74.302%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.037 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.098    48.958    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    49.035    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.035    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             47.013ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.792ns (26.341%)  route 2.215ns (73.659%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150     2.063 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.098    48.958    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    49.076    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.076    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 47.013    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[1]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[1]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[2]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[2]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.354    Receiver/ADCInFace/n_0_temp1_reg[4]
    SLICE_X47Y41         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.833    -0.857    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
                         clock pessimism              0.254    -0.602    
                         clock uncertainty            0.098    -0.504    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.070    -0.434    Receiver/ADCInFace/convertedValue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.561    -0.620    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.357    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.070    -0.439    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.436    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/p_1_in[2]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092    -0.427    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.351    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.098    -0.508    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.064    -0.444    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.137    -0.316    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    Transmitter/DACInterface/p_1_in[10]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.121    -0.381    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.208%)  route 0.151ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.326    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X47Y38         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.098    -0.505    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.051    -0.454    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.312%)  route 0.177ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X44Y39                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.301    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.098    -0.505    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.075    -0.430    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.331%)  route 0.199ns (51.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.199    -0.279    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[9]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120    -0.367    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/DACInterface/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    Transmitter/DACInterface/tempBuffer[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.042    -0.278 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.278    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107    -0.412    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.658%)  route 0.182ns (56.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.296    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.098    -0.508    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.076    -0.432    Receiver/ADCInFace/convertedValue_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.201ns (21.161%)  route 4.475ns (78.839%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.898     2.402    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.526 r  Receiver/MF_Q/shiftRegister_reg[128][0]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.526    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_srl32__2
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     2.740 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__0/O
                         net (fo=1, routed)           0.000     2.740    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__0
    SLICE_X54Y44         MUXF8 (Prop_muxf8_I1_O)      0.088     2.828 r  Receiver/MF_Q/shiftRegister_reg[128][0]_mux__3/O
                         net (fo=1, routed)           0.810     3.638    Receiver/MF_Q/n_0_shiftRegister_reg[128][0]_mux__3
    SLICE_X55Y45         LUT3 (Prop_lut3_I2_O)        0.319     3.957 r  Receiver/MF_Q/accum_reg_i_19__0/O
                         net (fo=1, routed)           0.766     4.723    Receiver/MF_Q/n_0_accum_reg_i_19__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.201ns (21.632%)  route 4.351ns (78.368%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         3.056     2.559    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y41         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.683 r  Receiver/MF_Q/shiftRegister_reg[128][5]_srl32__2/Q
                         net (fo=1, routed)           0.000     2.683    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_srl32__2
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     2.897 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__0/O
                         net (fo=1, routed)           0.000     2.897    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__0
    SLICE_X54Y41         MUXF8 (Prop_muxf8_I1_O)      0.088     2.985 r  Receiver/MF_Q/shiftRegister_reg[128][5]_mux__3/O
                         net (fo=1, routed)           0.579     3.564    Receiver/MF_Q/n_0_shiftRegister_reg[128][5]_mux__3
    SLICE_X55Y43         LUT3 (Prop_lut3_I2_O)        0.319     3.883 r  Receiver/MF_Q/accum_reg_i_14__0/O
                         net (fo=1, routed)           0.716     4.599    Receiver/MF_Q/n_0_accum_reg_i_14__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.814ns (15.604%)  route 4.403ns (84.396%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.330     4.273    Receiver/MF_I/E[0]
    SLICE_X34Y43         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.444     8.449    Receiver/MF_I/clk_out1
    SLICE_X34Y43                                                      r  Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6/CLK
                         clock pessimism              0.492     8.940    
                         clock uncertainty           -0.074     8.866    
    SLICE_X34Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.349    Receiver/MF_I/shiftRegister_reg[128][13]_srl32__6
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 Receiver/MF_Q/numMultiplications_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/accum_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.201ns (22.278%)  route 4.190ns (77.722%))
  Logic Levels:           4  (LUT3=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.559    -0.953    Receiver/MF_Q/clk_out1
    SLICE_X49Y52                                                      r  Receiver/MF_Q/numMultiplications_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  Receiver/MF_Q/numMultiplications_reg[0]/Q
                         net (fo=137, routed)         2.921     2.425    Receiver/MF_Q/numMultiplications_reg__0[0]
    SLICE_X54Y43         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     2.549 r  Receiver/MF_Q/shiftRegister_reg[128][10]_srl32__6/Q
                         net (fo=1, routed)           0.000     2.549    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_srl32__6
    SLICE_X54Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     2.763 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__2/O
                         net (fo=1, routed)           0.000     2.763    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__2
    SLICE_X54Y43         MUXF8 (Prop_muxf8_I1_O)      0.088     2.851 r  Receiver/MF_Q/shiftRegister_reg[128][10]_mux__4/O
                         net (fo=1, routed)           0.411     3.262    Receiver/MF_Q/n_0_shiftRegister_reg[128][10]_mux__4
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.319     3.581 r  Receiver/MF_Q/accum_reg_i_9__0/O
                         net (fo=1, routed)           0.857     4.438    Receiver/MF_Q/n_0_accum_reg_i_9__0
    DSP48_X1Y20          DSP48E1                                      r  Receiver/MF_Q/accum_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.532     8.537    Receiver/MF_Q/clk_out1
    DSP48_X1Y20                                                       r  Receiver/MF_Q/accum_reg/CLK
                         clock pessimism              0.562     9.099    
                         clock uncertainty           -0.074     9.024    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     8.574    Receiver/MF_Q/accum_reg
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__3
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__4
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.814ns (16.202%)  route 4.210ns (83.798%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    -0.944    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y38                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=17, routed)          0.488    -0.037    Transmitter/PSF_I/I1
    SLICE_X52Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.262 r  Transmitter/PSF_I/modemRx_in_sampleClk_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.585     1.847    modemRx_in_sampleClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.943 r  modemRx_in_sampleClk_BUFG_inst/O
                         net (fo=326, routed)         2.138     4.080    Receiver/MF_Q/E[0]
    SLICE_X52Y52         SRLC32E                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.443     8.447    Receiver/MF_Q/clk_out1
    SLICE_X52Y52                                                      r  Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5/CLK
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X52Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517     8.339    Receiver/MF_Q/shiftRegister_reg[128][11]_srl32__5
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.144    -0.342    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.357    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.114    -0.386    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X52Y25         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.821    -0.869    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y25                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X52Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.411    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Receiver/QPSK_Demodulator/rawI_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.907%)  route 0.158ns (49.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Receiver/QPSK_Demodulator/rawI_reg[9]/Q
                         net (fo=1, routed)           0.158    -0.296    Receiver/MF_I/Q[9]
    SLICE_X42Y42         SRLC32E                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/MF_I/clk_out1
    SLICE_X42Y42                                                      r  Receiver/MF_I/shiftRegister_reg[128][9]_srl32/CLK
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X42Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.326    Receiver/MF_I/shiftRegister_reg[128][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.115    -0.364    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[4]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.396    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.561    -0.620    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X57Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]/Q
                         net (fo=1, routed)           0.117    -0.363    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[3]
    SLICE_X54Y31         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X54Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.405    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.554    -0.627    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X53Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.440    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X52Y26         SRL16E                                       r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.822    -0.868    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X52Y26                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X52Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.484    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/Q
                         net (fo=1, routed)           0.059    -0.434    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[9]
    SLICE_X54Y32         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X54Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X54Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.478    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.558    -0.623    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X55Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.059    -0.436    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[9]
    SLICE_X54Y30         SRL16E                                       r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.827    -0.863    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X54Y30                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8/CLK
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.074    -0.536    
    SLICE_X54Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.480    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.559    -0.622    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.425    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6]
    SLICE_X55Y31         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.828    -0.862    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.078    -0.470    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.560    -0.621    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.424    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/n_0_gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]
    SLICE_X55Y32         FDRE                                         r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.829    -0.861    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y32                                                      r  Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.078    -0.469    Transmitter/PSF_Q/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.618ns (35.537%)  route 2.935ns (64.463%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.337 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.966     3.303    Receiver/QPSK_Demodulator/ARG[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.303     3.606 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.606    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.029     8.663    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.636ns (36.136%)  route 2.891ns (63.864%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.923     3.279    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.302     3.581 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.581    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.636ns (36.179%)  route 2.886ns (63.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.917     3.273    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.302     3.575 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.575    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.077     8.708    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.616ns (36.765%)  route 2.779ns (63.235%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.339 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.811     3.150    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.449 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.449    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.032     8.666    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.600ns (36.462%)  route 2.788ns (63.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.316 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.820     3.136    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.442 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.442    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031     8.665    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.526ns (34.881%)  route 2.849ns (65.119%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.927 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           1.195     3.122    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.306     3.428 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     3.428    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.714ns (39.343%)  route 2.643ns (60.657%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.674     3.104    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.410 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.410    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.502ns (34.900%)  route 2.802ns (65.100%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.225 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.833     3.058    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.357 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.357    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.218     8.634    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031     8.665    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.462ns (34.147%)  route 2.819ns (65.853%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.867 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.166     3.033    Receiver/QPSK_Demodulator/ARG[2]
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.302     3.335 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X45Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y39                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031     8.662    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.714ns (40.058%)  route 2.565ns (59.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.596     3.026    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.306     3.332 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.332    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.218     8.631    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029     8.660    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  5.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.462ns (60.619%)  route 0.300ns (39.381%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.116     0.036    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.107     0.143 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.143    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.009    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.617     0.138    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.218    -0.084    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121     0.037    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.499ns (61.799%)  route 0.308ns (38.201%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.043 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.124     0.081    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.107     0.188 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y41         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.120     0.037    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.400%)  route 0.537ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.537     0.066    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.098     0.164 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.164    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.009    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.152%)  route 0.590ns (73.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.590     0.135    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.180    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.091     0.010    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.359ns (44.847%)  route 0.441ns (55.153%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.186 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.257     0.071    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.110     0.181 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.218    -0.081    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.091     0.010    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.224%)  route 0.651ns (77.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.651     0.174    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.219 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.038    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.382ns (45.250%)  route 0.462ns (54.750%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.261    -0.194    Receiver/ADCInFace/Q[11]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.149 r  Receiver/ADCInFace/rawI[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.149    Receiver/ADCInFace/n_0_rawI[12]_i_5
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.086 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.201     0.115    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.110     0.225 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.038    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.342%)  route 0.650ns (75.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.650     0.194    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.038    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.272%)  route 0.652ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.652     0.197    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.242 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.218    -0.083    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.120     0.037    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        5.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.618ns (35.537%)  route 2.935ns (64.463%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.337 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.966     3.303    Receiver/QPSK_Demodulator/ARG[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.303     3.606 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     3.606    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.029     8.667    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.636ns (36.136%)  route 2.891ns (63.864%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.923     3.279    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.302     3.581 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.581    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.714    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.636ns (36.179%)  route 2.886ns (63.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.356 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.917     3.273    Receiver/QPSK_Demodulator/ARG[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.302     3.575 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.575    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.077     8.712    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.616ns (36.765%)  route 2.779ns (63.235%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.339 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.811     3.150    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.449 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.449    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.032     8.670    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.600ns (36.462%)  route 2.788ns (63.538%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.316 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.820     3.136    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X49Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.442 r  Receiver/QPSK_Demodulator/rawQ[7]_i_1/O
                         net (fo=1, routed)           0.000     3.442    Receiver/QPSK_Demodulator/n_0_rawQ[7]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[7]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)        0.031     8.669    Receiver/QPSK_Demodulator/rawQ_reg[7]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.526ns (34.881%)  route 2.849ns (65.119%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.927 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[3]
                         net (fo=2, routed)           1.195     3.122    Receiver/QPSK_Demodulator/ARG[3]
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.306     3.428 r  Receiver/QPSK_Demodulator/rawQ[3]_i_1/O
                         net (fo=1, routed)           0.000     3.428    Receiver/QPSK_Demodulator/n_0_rawQ[3]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[3]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)        0.079     8.714    Receiver/QPSK_Demodulator/rawQ_reg[3]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.714ns (39.343%)  route 2.643ns (60.657%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.674     3.104    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.306     3.410 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     3.410    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.079     8.714    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.502ns (34.900%)  route 2.802ns (65.100%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.225 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.833     3.058    Receiver/QPSK_Demodulator/ARG[4]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.299     3.357 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     3.357    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.449     8.454    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.398     8.852    
                         clock uncertainty           -0.214     8.638    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031     8.669    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.357    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.462ns (34.147%)  route 2.819ns (65.853%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.654     1.163    Receiver/ADCInFace/Q[1]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.287 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     1.287    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.867 r  Receiver/ADCInFace/rawI_reg[3]_i_2/O[2]
                         net (fo=2, routed)           1.166     3.033    Receiver/QPSK_Demodulator/ARG[2]
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.302     3.335 r  Receiver/QPSK_Demodulator/rawI[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    Receiver/QPSK_Demodulator/n_0_rawI[2]_i_1
    SLICE_X45Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y39                                                      r  Receiver/QPSK_Demodulator/rawI_reg[2]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031     8.666    Receiver/QPSK_Demodulator/rawI_reg[2]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.714ns (40.058%)  route 2.565ns (59.942%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/ADCInFace/convertedValue_reg[3]/Q
                         net (fo=4, routed)           1.969     1.478    Receiver/ADCInFace/Q[3]
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.602 r  Receiver/ADCInFace/rawI[3]_i_3/O
                         net (fo=1, routed)           0.000     1.602    Receiver/ADCInFace/n_0_rawI[3]_i_3
    SLICE_X47Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.003 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.003    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.117    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.596     3.026    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.306     3.332 r  Receiver/QPSK_Demodulator/rawI[12]_i_1/O
                         net (fo=1, routed)           0.000     3.332    Receiver/QPSK_Demodulator/n_0_rawI[12]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.446     8.451    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[12]/C
                         clock pessimism              0.398     8.849    
                         clock uncertainty           -0.214     8.635    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029     8.664    Receiver/QPSK_Demodulator/rawI_reg[12]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  5.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.462ns (60.619%)  route 0.300ns (39.381%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.116     0.036    Receiver/QPSK_Demodulator/ARG[8]
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.107     0.143 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     0.143    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.617     0.138    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.183 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.183    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X46Y39         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.832    -0.858    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y39                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121     0.033    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.499ns (61.799%)  route 0.308ns (38.201%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.134 r  Receiver/ADCInFace/rawI_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Receiver/ADCInFace/n_0_rawI_reg[7]_i_2
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    -0.043 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.124     0.081    Receiver/QPSK_Demodulator/ARG[9]
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.107     0.188 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y41         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y41                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.400%)  route 0.537ns (68.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.537     0.066    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X45Y40         LUT6 (Prop_lut6_I4_O)        0.098     0.164 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.164    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X45Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.152%)  route 0.590ns (73.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.590     0.135    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.180    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X49Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X49Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.091     0.006    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.359ns (44.847%)  route 0.441ns (55.153%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y39                                                      r  Receiver/ADCInFace/convertedValue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  Receiver/ADCInFace/convertedValue_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.294    Receiver/ADCInFace/Q[7]
    SLICE_X47Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  Receiver/ADCInFace/rawI[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.249    Receiver/ADCInFace/n_0_rawI[7]_i_3
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.186 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.257     0.071    Receiver/QPSK_Demodulator/ARG[7]
    SLICE_X48Y40         LUT6 (Prop_lut6_I0_O)        0.110     0.181 r  Receiver/QPSK_Demodulator/rawI[7]_i_1/O
                         net (fo=1, routed)           0.000     0.181    Receiver/QPSK_Demodulator/n_0_rawI[7]_i_1
    SLICE_X48Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.835    -0.855    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X48Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.091     0.006    Receiver/QPSK_Demodulator/rawI_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.224%)  route 0.651ns (77.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.651     0.174    Receiver/QPSK_Demodulator/Q[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.219 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.219    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.382ns (45.250%)  route 0.462ns (54.750%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[11]/Q
                         net (fo=4, routed)           0.261    -0.194    Receiver/ADCInFace/Q[11]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.045    -0.149 r  Receiver/ADCInFace/rawI[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.149    Receiver/ADCInFace/n_0_rawI[12]_i_5
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.086 r  Receiver/ADCInFace/rawI_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.201     0.115    Receiver/QPSK_Demodulator/ARG[11]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.110     0.225 r  Receiver/QPSK_Demodulator/rawQ[12]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawQ[12]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawQ_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.342%)  route 0.650ns (75.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.650     0.194    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.121     0.034    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.272%)  route 0.652ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Receiver/ADCInFace/convertedValue_reg[10]/Q
                         net (fo=4, routed)           0.652     0.197    Receiver/QPSK_Demodulator/Q[10]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.242 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     0.242    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X46Y40         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.833    -0.857    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y40                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.214    -0.087    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.120     0.033    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        6.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.890%)  route 2.440ns (76.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    42.263 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.263    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.214    48.638    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    48.715    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.715    
                         arrival time                         -42.263    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.232ns  (logic 0.792ns (24.502%)  route 2.440ns (75.498%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150    42.289 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.289    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.214    48.638    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    48.756    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.756    
                         arrival time                         -42.289    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.040ns  (logic 0.766ns (25.195%)  route 2.274ns (74.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.261    41.971    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.095 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.095    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.214    48.635    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.029    48.664    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.664    
                         arrival time                         -42.095    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.663%)  route 2.219ns (74.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.206    41.915    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.214    48.635    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.031    48.666    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.666    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.752ns  (logic 0.558ns (20.279%)  route 2.194ns (79.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.194    41.774    Transmitter/DACInterface/P[6]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.898 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.898    Transmitter/DACInterface/p_1_in[6]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.214    48.639    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.077    48.716    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -41.898    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.635ns  (logic 0.558ns (21.179%)  route 2.077ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.580 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.077    41.657    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.124    41.781 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    41.781    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X45Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.214    48.633    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029    48.662    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.662    
                         arrival time                         -41.781    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.575ns  (logic 0.558ns (21.672%)  route 2.017ns (78.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           2.017    41.597    Transmitter/DACInterface/P[8]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.721 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.721    Transmitter/DACInterface/p_1_in[8]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.214    48.639    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.079    48.718    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                         -41.721    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.480ns  (logic 0.558ns (22.499%)  route 1.922ns (77.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.922    41.502    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X49Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.447    48.452    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.850    
                         clock uncertainty           -0.214    48.636    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.031    48.667    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.667    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.410ns  (logic 0.558ns (23.157%)  route 1.852ns (76.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.852    41.432    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.556 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.556    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.214    48.633    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    48.710    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -41.556    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.361ns  (logic 0.558ns (23.635%)  route 1.803ns (76.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 48.450 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.803    41.383    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    41.507 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.507    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.445    48.450    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.848    
                         clock uncertainty           -0.214    48.634    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.032    48.666    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.666    
                         arrival time                         -41.507    
  -------------------------------------------------------------------
                         slack                                  7.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.171ns (25.016%)  route 0.513ns (74.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.513     0.111    Transmitter/DACInterface/P[4]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092     0.007    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.835%)  route 0.570ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.570     0.116    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.214    -0.086    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091     0.005    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.709%)  route 0.574ns (73.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.574     0.120    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.165 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.214    -0.086    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.006    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.171ns (25.428%)  route 0.501ns (74.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.446     0.044    Transmitter/DACInterface/P[3]
    SLICE_X53Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.089 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.055     0.145    Transmitter/DACInterface/p_1_in[3]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.214    -0.084    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.060    -0.024    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.212ns (25.190%)  route 0.630ns (74.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.048     0.223 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.131     0.046    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.171ns (23.974%)  route 0.542ns (76.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.542     0.140    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.185 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.185    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.214    -0.086    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     0.006    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.170ns (23.305%)  route 0.559ns (76.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.559     0.158    Transmitter/DACInterface/P[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.044     0.202 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.202    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107     0.022    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.922%)  route 0.630ns (75.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.220 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.120     0.035    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.171ns (22.251%)  route 0.598ns (77.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.402 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.598     0.196    Transmitter/DACInterface/P[11]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.241 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.241    Transmitter/DACInterface/p_1_in[11]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.214    -0.084    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.120     0.036    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.058%)  route 0.571ns (76.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.571     0.169    Receiver/Debug_PassThroughDAC/P[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.214 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.214    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.787ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.934%)  route 2.064ns (78.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.565    -0.947    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  Receiver/Debug_PassThroughDAC/currentState_reg[1]/Q
                         net (fo=20, routed)          1.416     0.925    Receiver/Debug_PassThroughDAC/currentState_0[1]
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.049 r  Receiver/Debug_PassThroughDAC/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.648     1.698    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[15]_i_1
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.012    
                         clock uncertainty           -0.098    48.914    
    SLICE_X44Y37         FDRE (Setup_fdre_C_R)       -0.429    48.485    Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.485    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                 46.787    

Slack (MET) :             46.863ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.773ns (25.478%)  route 2.261ns (74.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 48.453 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.564    -0.948    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           2.261     1.792    Receiver/Debug_PassThroughDAC/Q[6]
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.295     2.087 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.087    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.448    48.453    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.564    49.016    
                         clock uncertainty           -0.098    48.918    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.031    48.949    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.949    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 46.863    

Slack (MET) :             46.998ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.698%)  route 2.215ns (74.302%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124     2.037 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.098    48.958    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    49.035    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.035    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                 46.998    

Slack (MET) :             47.013ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.792ns (26.341%)  route 2.215ns (73.659%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          0.969     0.543    Transmitter/DACInterface/currentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124     0.667 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246     1.913    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150     2.063 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.603    49.056    
                         clock uncertainty           -0.098    48.958    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    49.076    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.076    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                 47.013    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[0]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[0]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[1]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[1]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    

Slack (MET) :             47.166ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/shiftCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.642ns (29.346%)  route 1.546ns (70.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.568    -0.944    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.065     0.640    Transmitter/DACInterface/currentState[0]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.764 r  Transmitter/DACInterface/shiftCount[3]_i_1/O
                         net (fo=4, routed)           0.480     1.244    Transmitter/DACInterface/parallelLoadEn
    SLICE_X52Y39         FDRE                                         r  Transmitter/DACInterface/shiftCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y39                                                      r  Transmitter/DACInterface/shiftCount_reg[2]/C
                         clock pessimism              0.578    49.032    
                         clock uncertainty           -0.098    48.934    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.524    48.410    Transmitter/DACInterface/shiftCount_reg[2]
  -------------------------------------------------------------------
                         required time                         48.410    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.354    Receiver/ADCInFace/n_0_temp1_reg[4]
    SLICE_X47Y41         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.833    -0.857    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y41                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
                         clock pessimism              0.254    -0.602    
                         clock uncertainty            0.098    -0.504    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.070    -0.434    Receiver/ADCInFace/convertedValue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.561    -0.620    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.357    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X44Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.070    -0.439    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.436    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/p_1_in[2]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092    -0.427    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.351    Receiver/ADCInFace/n_0_temp1_reg[9]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.098    -0.508    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.064    -0.444    Receiver/ADCInFace/convertedValue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.375%)  route 0.137ns (39.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.137    -0.316    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X52Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    Transmitter/DACInterface/p_1_in[10]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.600    
                         clock uncertainty            0.098    -0.502    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.121    -0.381    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.208%)  route 0.151ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y40                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.326    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X47Y38         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.098    -0.505    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.051    -0.454    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.312%)  route 0.177ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X44Y39                                                      r  Receiver/ADCInFace/temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.301    Receiver/ADCInFace/n_0_temp1_reg[0]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.098    -0.505    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.075    -0.430    Receiver/ADCInFace/convertedValue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.331%)  route 0.199ns (51.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.563    -0.618    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.199    -0.279    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[9]
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.830    -0.860    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120    -0.367    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.564    -0.617    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Transmitter/DACInterface/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    Transmitter/DACInterface/tempBuffer[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I3_O)        0.042    -0.278 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.278    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.098    -0.519    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107    -0.412    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/convertedValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.658%)  route 0.182ns (56.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.562    -0.619    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X47Y38                                                      r  Receiver/ADCInFace/temp1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Receiver/ADCInFace/temp1_reg[10]/Q
                         net (fo=2, routed)           0.182    -0.296    Receiver/ADCInFace/n_0_temp1_reg[10]
    SLICE_X46Y38         FDRE                                         r  Receiver/ADCInFace/convertedValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X46Y38                                                      r  Receiver/ADCInFace/convertedValue_reg[10]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.098    -0.508    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.076    -0.432    Receiver/ADCInFace/convertedValue_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        6.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.890%)  route 2.440ns (76.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.124    42.263 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.263    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.214    48.638    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.077    48.715    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.715    
                         arrival time                         -42.263    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.232ns  (logic 0.792ns (24.502%)  route 2.440ns (75.498%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 48.454 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 39.056 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.568    39.056    Transmitter/DACInterface/clk_out1
    SLICE_X50Y38                                                      r  Transmitter/DACInterface/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.518    39.574 r  Transmitter/DACInterface/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.195    40.769    Transmitter/DACInterface/startCurrentState[0]
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124    40.893 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.246    42.139    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X52Y38         LUT5 (Prop_lut5_I0_O)        0.150    42.289 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.289    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.449    48.454    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.852    
                         clock uncertainty           -0.214    48.638    
    SLICE_X52Y38         FDRE (Setup_fdre_C_D)        0.118    48.756    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.756    
                         arrival time                         -42.289    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.040ns  (logic 0.766ns (25.195%)  route 2.274ns (74.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.261    41.971    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.095 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.095    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.214    48.635    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.029    48.664    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.664    
                         arrival time                         -42.095    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.663%)  route 2.219ns (74.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 39.054 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.566    39.054    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X50Y36                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    39.572 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/Q
                         net (fo=4, routed)           1.013    40.585    Receiver/Debug_PassThroughDAC/startCurrentState[0]
    SLICE_X50Y36         LUT5 (Prop_lut5_I2_O)        0.124    40.709 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           1.206    41.915    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.039 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.039    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X49Y36         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.446    48.451    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y36                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.849    
                         clock uncertainty           -0.214    48.635    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)        0.031    48.666    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.666    
                         arrival time                         -42.039    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.752ns  (logic 0.558ns (20.279%)  route 2.194ns (79.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           2.194    41.774    Transmitter/DACInterface/P[6]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.898 r  Transmitter/DACInterface/tempBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.898    Transmitter/DACInterface/p_1_in[6]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[6]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.214    48.639    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.077    48.716    Transmitter/DACInterface/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -41.898    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.635ns  (logic 0.558ns (21.179%)  route 2.077ns (78.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.580 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.077    41.657    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.124    41.781 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    41.781    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X45Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.214    48.633    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.029    48.662    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.662    
                         arrival time                         -41.781    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.575ns  (logic 0.558ns (21.672%)  route 2.017ns (78.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 48.455 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           2.017    41.597    Transmitter/DACInterface/P[8]
    SLICE_X50Y39         LUT4 (Prop_lut4_I0_O)        0.124    41.721 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.721    Transmitter/DACInterface/p_1_in[8]
    SLICE_X50Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.450    48.455    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X50Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.398    48.853    
                         clock uncertainty           -0.214    48.639    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.079    48.718    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         48.718    
                         arrival time                         -41.721    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.480ns  (logic 0.558ns (22.499%)  route 1.922ns (77.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[26]
                         net (fo=5, routed)           1.922    41.502    Receiver/Debug_PassThroughDAC/P[9]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.626 r  Receiver/Debug_PassThroughDAC/tempBuffer[9]_i_1/O
                         net (fo=1, routed)           0.000    41.626    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[9]_i_1
    SLICE_X49Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.447    48.452    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]/C
                         clock pessimism              0.398    48.850    
                         clock uncertainty           -0.214    48.636    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.031    48.667    Receiver/Debug_PassThroughDAC/tempBuffer_reg[9]
  -------------------------------------------------------------------
                         required time                         48.667    
                         arrival time                         -41.626    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.410ns  (logic 0.558ns (23.157%)  route 1.852ns (76.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 48.449 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           1.852    41.432    Receiver/Debug_PassThroughDAC/P[10]
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124    41.556 r  Receiver/Debug_PassThroughDAC/tempBuffer[10]_i_1/O
                         net (fo=1, routed)           0.000    41.556    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[10]_i_1
    SLICE_X46Y37         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.444    48.449    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X46Y37                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]/C
                         clock pessimism              0.398    48.847    
                         clock uncertainty           -0.214    48.633    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    48.710    Receiver/Debug_PassThroughDAC/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -41.556    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.361ns  (logic 0.558ns (23.635%)  route 1.803ns (76.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 48.450 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 39.146 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        1.658    39.146    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.580 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.803    41.383    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.124    41.507 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.507    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.445    48.450    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.848    
                         clock uncertainty           -0.214    48.634    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.032    48.666    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.666    
                         arrival time                         -41.507    
  -------------------------------------------------------------------
                         slack                                  7.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.171ns (25.016%)  route 0.513ns (74.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           0.513     0.111    Transmitter/DACInterface/P[4]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/p_1_in[4]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092     0.007    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.835%)  route 0.570ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.570     0.116    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.214    -0.086    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091     0.005    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.709%)  route 0.574ns (73.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.564    -0.617    Receiver/ADCInFace/clk_out1
    SLICE_X50Y38                                                      r  Receiver/ADCInFace/startCurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Receiver/ADCInFace/startCurrentState_reg[0]/Q
                         net (fo=5, routed)           0.574     0.120    Receiver/ADCInFace/startCurrentState[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.165 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.165    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X48Y38         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X48Y38                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.214    -0.086    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     0.006    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.171ns (25.428%)  route 0.501ns (74.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           0.446     0.044    Transmitter/DACInterface/P[3]
    SLICE_X53Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.089 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.055     0.145    Transmitter/DACInterface/p_1_in[3]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.214    -0.084    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.060    -0.024    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.212ns (25.190%)  route 0.630ns (74.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.048     0.223 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.223    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.131     0.046    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.171ns (23.974%)  route 0.542ns (76.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.542     0.140    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.185 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.185    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X49Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.834    -0.856    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X49Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.214    -0.086    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     0.006    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.170ns (23.305%)  route 0.559ns (76.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.559     0.158    Transmitter/DACInterface/P[1]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.044     0.202 r  Transmitter/DACInterface/tempBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.202    Transmitter/DACInterface/p_1_in[1]
    SLICE_X53Y39         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X53Y39                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.107     0.022    Transmitter/DACInterface/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.922%)  route 0.630ns (75.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.563    -0.618    Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X52Y37                                                      r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Transmitter/PSF_I/PulseFilter/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=184, routed)         0.630     0.175    Transmitter/DACInterface/ps_out_sampleAvailable
    SLICE_X52Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.220 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.220    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X52Y38         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.835    -0.855    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y38                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.214    -0.085    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.120     0.035    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.171ns (22.251%)  route 0.598ns (77.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.402 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.598     0.196    Transmitter/DACInterface/P[11]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.241 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.241    Transmitter/DACInterface/p_1_in[11]
    SLICE_X52Y40         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.836    -0.854    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X52Y40                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.214    -0.084    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.120     0.036    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.171ns (23.058%)  route 0.571ns (76.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1420, routed)        0.653    -0.528    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y15                                                       r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126    -0.402 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[18]
                         net (fo=5, routed)           0.571     0.169    Receiver/Debug_PassThroughDAC/P[1]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.214 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.214    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X45Y38         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.832    -0.858    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X45Y38                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.214    -0.088    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.210    





