#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jan 28 17:35:19 2026
# Process ID         : 15252
# Current directory  : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8232 C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.xpr
# Log file           : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/vivado.log
# Journal file       : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1\vivado.jou
# Running On         : C27-5CG3121G96
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics     
# CPU Frequency      : 2695 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16442 MB
# Swap memory        : 7247 MB
# Total Virtual      : 23690 MB
# Available Virtual  : 6131 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.121 ; gain = 84.371
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1145.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B817F4B
set_property PROGRAM.FILE {C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.runs/impl_1/Lab1.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.runs/impl_1/Lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.043 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/utils_1/imports/synth_1/Lab1.dcp with file C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.runs/synth_1/Lab1.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 28 17:49:08 2026] Launched synth_1...
Run output will be captured here: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.runs/synth_1/runme.log
[Wed Jan 28 17:49:08 2026] Launched impl_1...
Run output will be captured here: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.runs/impl_1/Lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1248.504 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276B817F4B
set_property top instructor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\vga_log_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\vga_log_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\vga_log_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\vga_log_tb.vhd:]
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\vga_log_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\imports\Lab1_Cadet_Code_2026\color_mapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sim_1\imports\Downloads\vga_log_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.srcs\sources_1\new\Lab1.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.020 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1254.020 ; gain = 5.516
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/NumStepper_tb_behav1.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/NumStepper_tb_behav1.wcfg
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instructor_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'instructor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instructor_tb_vlog.prj"
"xvhdl --incr --relax -prj instructor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot instructor_tb_behav xil_defaultlib.instructor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instructor_tb_behav -key {Behavioral:sim_1:Functional:instructor_tb} -tclbatch {instructor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source instructor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 40ms
Note: Testing h_sync
Time: 100 ns  Iteration: 0  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing v_sync
Time: 64 us  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
Note: Testing blank
Time: 33600040 ns  Iteration: 1  Process: /instructor_tb/test_process  File: C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.srcs/sim_1/imports/Downloads/instructor_tb.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.449 ; gain = 23.082
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instructor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 40ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1277.449 ; gain = 23.430
