<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='uart2bus.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: uart2bus
    <br/>
    Created: Feb 12, 2010
    <br/>
    Updated: Sep 11, 2013
    <br/>
    SVN Updated: Feb 25, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog &amp; VHDL
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Have you ever needed a fast and easy way to test your new FPGA board?
     <br/>
     You know you have all the interfaces but it will take time to finish the software or the verification just to start debugging.
     <br/>
     This core might be what you are looking for.
     <br/>
     The UART to Bus IP Core is a simple command parser that can be used to access an internal bus via a UART interface. The parser supports two modes of operation: text mode commands and binary mode commands. Text mode commands are designed to be used with a hyper terminal software and enable easy access to the internal bus. Binary mode commands are more efficient and also support buffered read &amp; write operations with or without automatic address increment.
     <br/>
     VHDL version now available
     <br/>
     <h3>
      Block Diagram
     </h3>
     <img src="usercontent,img,1330166561" alt="Block Diagram 1.0"/>
     <br/>
     For detailed information download the
     
      Core Specifications 1.0
     
     document.
     <br/>
     <h3>
      Synthesis Results
     </h3>
     <table border="1">
      <tr>
       <th>
        Manufacturer
       </th>
       <th>
        Family
       </th>
       <th>
        Device
       </th>
       <th>
        Device Utilization
       </th>
       <th>
        Elements Utilization
       </th>
       <th>
        Fmax
       </th>
      </tr>
      <tr>
       <td>
        Xilinx
       </td>
       <td>
        Spartan 3
       </td>
       <td>
        xc3s50-5pq208
       </td>
       <td>
        25%
       </td>
       <td>
        195 Slices
       </td>
       <td>
        &gt;150MHz
       </td>
      </tr>
      <tr>
       <td>
        Xilinx
       </td>
       <td>
        Virtex 5
       </td>
       <td>
        xc5vlx30-3ff324
       </td>
       <td>
        2%
       </td>
       <td>
        99 Slices
       </td>
       <td>
        &gt;200MHz
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        Cyclone III
       </td>
       <td>
        ep3c5f256c6
       </td>
       <td>
        5%
       </td>
       <td>
        235 LEs
       </td>
       <td>
        &gt;200MHz
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        Startix III
       </td>
       <td>
        ep3sl50f484c2
       </td>
       <td>
       </td>
       <td>
        165 Registers, 186 ALUTs
       </td>
       <td>
        &gt;200MHz
       </td>
      </tr>
      <tr>
       <td>
        Lattice*
       </td>
       <td>
        MachXO
       </td>
       <td>
        LCMXO2280C-4T144C
       </td>
       <td>
        10%
       </td>
       <td>
        116 Slices
       </td>
       <td>
        &gt;100MHz
       </td>
      </tr>
     </table>
     <br/>
     * Lattice device synthesis results provided by Paul V. Shatov
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
