FPGA-bp-1 | Wormhole run-time reconfiguration | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-1 Wormhole run-time reconfiguration | 
FPGA-bp-2 | Signal processing at 250 MHz using high-performance FPGA's | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-2 Signal processing at 250 MHz using high-performance FPGA's | 
FPGA-bp-3 | Generation of synthetic sequential benchmark circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-3 Generation of synthetic sequential benchmark circuits | 
FPGA-bp-4 | DPGA utilization and application | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-4 DPGA utilization and application | 
FPGA-bp-5 | Evaluation of FPGA resources for built-in self-test of programmable logic blocks | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-5 Evaluation of FPGA resources for built-in self-test of programmable logic blocks | 
FPGA-bp-6 | Time-multiplexed routing resources for FPGA design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-6 Time-multiplexed routing resources for FPGA design | 
FPGA-bp-7 | HSRA: high-speed, hierarchical synchronous reconfigurable array | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-7 HSRA: high-speed, hierarchical synchronous reconfigurable array | 
FPGA-bp-8 | Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-8 Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) | 
FPGA-bp-9 | Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-9 Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density | 
FPGA-bp-10 | Cut ranking and pruning: enabling a general and efficient FPGA mapping solution | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-10 Cut ranking and pruning: enabling a general and efficient FPGA mapping solution | 
FPGA-bp-11 | FPGA routing architecture: segmentation and buffering to optimize speed and density | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-11 FPGA routing architecture: segmentation and buffering to optimize speed and density | 
FPGA-bp-12 | A survey of CORDIC algorithms for FPGA based computers | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-12 A survey of CORDIC algorithms for FPGA based computers | 
FPGA-bp-13 | Managing pipeline-reconfigurable FPGAs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-13 Managing pipeline-reconfigurable FPGAs | 
FPGA-bp-14 | REMARC: Reconfigurable Multimedia Array Coprocessor | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-14 REMARC: Reconfigurable Multimedia Array Coprocessor | 
FPGA-bp-15 | Dynamic power consumption in Virtex[tm]-II FPGA family. | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-15 Dynamic power consumption in Virtex[tm]-II FPGA family. | 
FPGA-bp-16 | A dynamically reconfigurable adaptive viterbi decoder | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-16 A dynamically reconfigurable adaptive viterbi decoder | 
FPGA-bp-17 | On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-17 On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques | 
FPGA-bp-18 | The stratixπ routing and logic architecture | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-18 The stratixπ routing and logic architecture | 
FPGA-bp-19 | The stratixπ routing and logic architecture | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-19 The stratixπ routing and logic architecture | 
FPGA-bp-20 | Reducing pin and area overhead in fault-tolerant FPGA-based designs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-20 Reducing pin and area overhead in fault-tolerant FPGA-based designs | 
FPGA-bp-21 | The effect of LUT and cluster size on deep-submicron FPGA performance and density | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-21 The effect of LUT and cluster size on deep-submicron FPGA performance and density | 
FPGA-bp-22 | Timing-driven placement for FPGAs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-22 Timing-driven placement for FPGAs | 
FPGA-bp-23 | Generating highly-routable sparse crossbars for PLDs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-23 Generating highly-routable sparse crossbars for PLDs | 
FPGA-bp-24 | Automatic generation of FPGA routing architectures from high-level descriptions | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-24 Automatic generation of FPGA routing architectures from high-level descriptions | 
FPGA-bp-25 | Using sparse crossbars within LUT | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-25 Using sparse crossbars within LUT | 
FPGA-bp-26 | Using sparse crossbars within LUT | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-26 Using sparse crossbars within LUT | 
FPGA-bp-27 | Using Sparse Crossbars within LUT Clusters | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-27 Using Sparse Crossbars within LUT Clusters | 
FPGA-bp-28 | Measuring the gap between FPGAs and ASICs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-28 Measuring the gap between FPGAs and ASICs | 
FPGA-bp-29 | Measuring the Gap Between FPGAs and ASICs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-29 Measuring the Gap Between FPGAs and ASICs | 
FPGA-bp-30 | Configuration tools for a new multilevel hierarchical FPGA | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-30 Configuration tools for a new multilevel hierarchical FPGA | 
FPGA-bp-31 | Designing efficient input interconnect blocks for LUT clusters using counting and entropy | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-31 Designing efficient input interconnect blocks for LUT clusters using counting and entropy | 
FPGA-bp-32 | Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-32 Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis | 
FPGA-bp-33 | Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, FPGA 2007, Monterey, California, USA, February 18-20, 2007 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-33 Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, FPGA 2007, Monterey, California, USA, February 18-20, 2007 | 
FPGA-bp-34 | FPGAs vs. CPUs: trends in peak floating-point performance | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-34 FPGAs vs. CPUs: trends in peak floating-point performance | 
FPGA-bp-35 | FPGAs vs. CPUs: trends in peak floating-point performance | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-35 FPGAs vs. CPUs: trends in peak floating-point performance | 
FPGA-bp-36 | Nanowire-based sublithographic programmable logic arrays | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-36 Nanowire-based sublithographic programmable logic arrays | 
FPGA-bp-37 | Active leakage power optimization for FPGAs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-37 Active leakage power optimization for FPGAs | 
FPGA-bp-38 | Efficient packet classification for network intrusion detection using FPGA | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-38 Efficient packet classification for network intrusion detection using FPGA | 
FPGA-bp-39 | The Stratix II logic and routing architecture | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-39 The Stratix II logic and routing architecture | 
FPGA-bp-40 | Hyper customized processors for bio-sequence database scanning on FPGAs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-40 Hyper customized processors for bio-sequence database scanning on FPGAs | 
FPGA-bp-41 | The 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '14, Monterey, CA, USA - February 26 - 28, 2014 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-41 The 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '14, Monterey, CA, USA - February 26 - 28, 2014 | 
FPGA-bp-42 | High-quality, deterministic parallel placement for FPGAs on commodity hardware | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-42 High-quality, deterministic parallel placement for FPGAs on commodity hardware | 
FPGA-bp-43 | The amorphous FPGA architecture | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-43 The amorphous FPGA architecture | 
FPGA-bp-44 | Efficient tiling patterns for reconfigurable gate arrays | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-44 Efficient tiling patterns for reconfigurable gate arrays | 
FPGA-bp-45 | High-performance, cost-effective heterogeneous 3D FPGA architectures | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-45 High-performance, cost-effective heterogeneous 3D FPGA architectures | 
FPGA-bp-46 | FPGA technology mapping with encoded libraries andstaged priority cuts | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-46 FPGA technology mapping with encoded libraries andstaged priority cuts | 
FPGA-bp-47 | Proceedings of the ACM/SIGDA 17th International Symposium on Field Programmable Gate Arrays, FPGA 2009, Monterey, California, USA, February 22-24, 2009 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-47 Proceedings of the ACM/SIGDA 17th International Symposium on Field Programmable Gate Arrays, FPGA 2009, Monterey, California, USA, February 22-24, 2009 | 
FPGA-bp-48 | VEGAS: soft vector processor with scratchpad memory | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-48 VEGAS: soft vector processor with scratchpad memory | 
FPGA-bp-49 | FPGA side-channel receivers | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-49 FPGA side-channel receivers | 
FPGA-bp-50 | A 65nm flash-based FPGA fabric optimized for low cost and power | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-50 A 65nm flash-based FPGA fabric optimized for low cost and power | 
FPGA-bp-51 | Efficient multi-ported memories for FPGAs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-51 Efficient multi-ported memories for FPGAs | 
FPGA-bp-52 | Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-52 Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010 | 
FPGA-bp-53 | Programming high performance signal processing systems in high level languages | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-53 Programming high performance signal processing systems in high level languages | 
FPGA-bp-54 | Polyhedral-based data reuse optimization for configurable computing | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-54 Polyhedral-based data reuse optimization for configurable computing | 
FPGA-bp-55 | The 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '13, Monterey, CA, USA, February 11-13, 2013 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-55 The 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '13, Monterey, CA, USA, February 11-13, 2013 | 
FPGA-bp-56 | Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-56 Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones | 
FPGA-bp-57 | Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-57 Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012 | 
