#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* C0o */
#define C0o__0__MASK 0x80u
#define C0o__0__PC CYREG_PRT0_PC7
#define C0o__0__PORT 0u
#define C0o__0__SHIFT 7
#define C0o__AG CYREG_PRT0_AG
#define C0o__AMUX CYREG_PRT0_AMUX
#define C0o__BIE CYREG_PRT0_BIE
#define C0o__BIT_MASK CYREG_PRT0_BIT_MASK
#define C0o__BYP CYREG_PRT0_BYP
#define C0o__CTL CYREG_PRT0_CTL
#define C0o__DM0 CYREG_PRT0_DM0
#define C0o__DM1 CYREG_PRT0_DM1
#define C0o__DM2 CYREG_PRT0_DM2
#define C0o__DR CYREG_PRT0_DR
#define C0o__INP_DIS CYREG_PRT0_INP_DIS
#define C0o__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define C0o__LCD_EN CYREG_PRT0_LCD_EN
#define C0o__MASK 0x80u
#define C0o__PORT 0u
#define C0o__PRT CYREG_PRT0_PRT
#define C0o__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define C0o__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define C0o__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define C0o__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define C0o__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define C0o__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define C0o__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define C0o__PS CYREG_PRT0_PS
#define C0o__SHIFT 7
#define C0o__SLW CYREG_PRT0_SLW

/* C1o */
#define C1o__0__MASK 0x20u
#define C1o__0__PC CYREG_PRT3_PC5
#define C1o__0__PORT 3u
#define C1o__0__SHIFT 5
#define C1o__AG CYREG_PRT3_AG
#define C1o__AMUX CYREG_PRT3_AMUX
#define C1o__BIE CYREG_PRT3_BIE
#define C1o__BIT_MASK CYREG_PRT3_BIT_MASK
#define C1o__BYP CYREG_PRT3_BYP
#define C1o__CTL CYREG_PRT3_CTL
#define C1o__DM0 CYREG_PRT3_DM0
#define C1o__DM1 CYREG_PRT3_DM1
#define C1o__DM2 CYREG_PRT3_DM2
#define C1o__DR CYREG_PRT3_DR
#define C1o__INP_DIS CYREG_PRT3_INP_DIS
#define C1o__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define C1o__LCD_EN CYREG_PRT3_LCD_EN
#define C1o__MASK 0x20u
#define C1o__PORT 3u
#define C1o__PRT CYREG_PRT3_PRT
#define C1o__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define C1o__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define C1o__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define C1o__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define C1o__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define C1o__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define C1o__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define C1o__PS CYREG_PRT3_PS
#define C1o__SHIFT 5
#define C1o__SLW CYREG_PRT3_SLW

/* C2o */
#define C2o__0__MASK 0x40u
#define C2o__0__PC CYREG_PRT0_PC6
#define C2o__0__PORT 0u
#define C2o__0__SHIFT 6
#define C2o__AG CYREG_PRT0_AG
#define C2o__AMUX CYREG_PRT0_AMUX
#define C2o__BIE CYREG_PRT0_BIE
#define C2o__BIT_MASK CYREG_PRT0_BIT_MASK
#define C2o__BYP CYREG_PRT0_BYP
#define C2o__CTL CYREG_PRT0_CTL
#define C2o__DM0 CYREG_PRT0_DM0
#define C2o__DM1 CYREG_PRT0_DM1
#define C2o__DM2 CYREG_PRT0_DM2
#define C2o__DR CYREG_PRT0_DR
#define C2o__INP_DIS CYREG_PRT0_INP_DIS
#define C2o__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define C2o__LCD_EN CYREG_PRT0_LCD_EN
#define C2o__MASK 0x40u
#define C2o__PORT 0u
#define C2o__PRT CYREG_PRT0_PRT
#define C2o__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define C2o__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define C2o__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define C2o__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define C2o__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define C2o__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define C2o__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define C2o__PS CYREG_PRT0_PS
#define C2o__SHIFT 6
#define C2o__SLW CYREG_PRT0_SLW

/* C3o */
#define C3o__0__MASK 0x08u
#define C3o__0__PC CYREG_PRT3_PC3
#define C3o__0__PORT 3u
#define C3o__0__SHIFT 3
#define C3o__AG CYREG_PRT3_AG
#define C3o__AMUX CYREG_PRT3_AMUX
#define C3o__BIE CYREG_PRT3_BIE
#define C3o__BIT_MASK CYREG_PRT3_BIT_MASK
#define C3o__BYP CYREG_PRT3_BYP
#define C3o__CTL CYREG_PRT3_CTL
#define C3o__DM0 CYREG_PRT3_DM0
#define C3o__DM1 CYREG_PRT3_DM1
#define C3o__DM2 CYREG_PRT3_DM2
#define C3o__DR CYREG_PRT3_DR
#define C3o__INP_DIS CYREG_PRT3_INP_DIS
#define C3o__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define C3o__LCD_EN CYREG_PRT3_LCD_EN
#define C3o__MASK 0x08u
#define C3o__PORT 3u
#define C3o__PRT CYREG_PRT3_PRT
#define C3o__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define C3o__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define C3o__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define C3o__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define C3o__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define C3o__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define C3o__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define C3o__PS CYREG_PRT3_PS
#define C3o__SHIFT 3
#define C3o__SLW CYREG_PRT3_SLW

/* OA0m */
#define OA0m__0__MASK 0x08u
#define OA0m__0__PC CYREG_PRT0_PC3
#define OA0m__0__PORT 0u
#define OA0m__0__SHIFT 3
#define OA0m__AG CYREG_PRT0_AG
#define OA0m__AMUX CYREG_PRT0_AMUX
#define OA0m__BIE CYREG_PRT0_BIE
#define OA0m__BIT_MASK CYREG_PRT0_BIT_MASK
#define OA0m__BYP CYREG_PRT0_BYP
#define OA0m__CTL CYREG_PRT0_CTL
#define OA0m__DM0 CYREG_PRT0_DM0
#define OA0m__DM1 CYREG_PRT0_DM1
#define OA0m__DM2 CYREG_PRT0_DM2
#define OA0m__DR CYREG_PRT0_DR
#define OA0m__INP_DIS CYREG_PRT0_INP_DIS
#define OA0m__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OA0m__LCD_EN CYREG_PRT0_LCD_EN
#define OA0m__MASK 0x08u
#define OA0m__PORT 0u
#define OA0m__PRT CYREG_PRT0_PRT
#define OA0m__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OA0m__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OA0m__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OA0m__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OA0m__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OA0m__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OA0m__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OA0m__PS CYREG_PRT0_PS
#define OA0m__SHIFT 3
#define OA0m__SLW CYREG_PRT0_SLW

/* OA0o */
#define OA0o__0__MASK 0x02u
#define OA0o__0__PC CYREG_PRT0_PC1
#define OA0o__0__PORT 0u
#define OA0o__0__SHIFT 1
#define OA0o__AG CYREG_PRT0_AG
#define OA0o__AMUX CYREG_PRT0_AMUX
#define OA0o__BIE CYREG_PRT0_BIE
#define OA0o__BIT_MASK CYREG_PRT0_BIT_MASK
#define OA0o__BYP CYREG_PRT0_BYP
#define OA0o__CTL CYREG_PRT0_CTL
#define OA0o__DM0 CYREG_PRT0_DM0
#define OA0o__DM1 CYREG_PRT0_DM1
#define OA0o__DM2 CYREG_PRT0_DM2
#define OA0o__DR CYREG_PRT0_DR
#define OA0o__INP_DIS CYREG_PRT0_INP_DIS
#define OA0o__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OA0o__LCD_EN CYREG_PRT0_LCD_EN
#define OA0o__MASK 0x02u
#define OA0o__PORT 0u
#define OA0o__PRT CYREG_PRT0_PRT
#define OA0o__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OA0o__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OA0o__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OA0o__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OA0o__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OA0o__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OA0o__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OA0o__PS CYREG_PRT0_PS
#define OA0o__SHIFT 1
#define OA0o__SLW CYREG_PRT0_SLW

/* OA1m */
#define OA1m__0__MASK 0x10u
#define OA1m__0__PC CYREG_PRT3_PC4
#define OA1m__0__PORT 3u
#define OA1m__0__SHIFT 4
#define OA1m__AG CYREG_PRT3_AG
#define OA1m__AMUX CYREG_PRT3_AMUX
#define OA1m__BIE CYREG_PRT3_BIE
#define OA1m__BIT_MASK CYREG_PRT3_BIT_MASK
#define OA1m__BYP CYREG_PRT3_BYP
#define OA1m__CTL CYREG_PRT3_CTL
#define OA1m__DM0 CYREG_PRT3_DM0
#define OA1m__DM1 CYREG_PRT3_DM1
#define OA1m__DM2 CYREG_PRT3_DM2
#define OA1m__DR CYREG_PRT3_DR
#define OA1m__INP_DIS CYREG_PRT3_INP_DIS
#define OA1m__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OA1m__LCD_EN CYREG_PRT3_LCD_EN
#define OA1m__MASK 0x10u
#define OA1m__PORT 3u
#define OA1m__PRT CYREG_PRT3_PRT
#define OA1m__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OA1m__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OA1m__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OA1m__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OA1m__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OA1m__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OA1m__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OA1m__PS CYREG_PRT3_PS
#define OA1m__SHIFT 4
#define OA1m__SLW CYREG_PRT3_SLW

/* OA1o */
#define OA1o__0__MASK 0x40u
#define OA1o__0__PC CYREG_PRT3_PC6
#define OA1o__0__PORT 3u
#define OA1o__0__SHIFT 6
#define OA1o__AG CYREG_PRT3_AG
#define OA1o__AMUX CYREG_PRT3_AMUX
#define OA1o__BIE CYREG_PRT3_BIE
#define OA1o__BIT_MASK CYREG_PRT3_BIT_MASK
#define OA1o__BYP CYREG_PRT3_BYP
#define OA1o__CTL CYREG_PRT3_CTL
#define OA1o__DM0 CYREG_PRT3_DM0
#define OA1o__DM1 CYREG_PRT3_DM1
#define OA1o__DM2 CYREG_PRT3_DM2
#define OA1o__DR CYREG_PRT3_DR
#define OA1o__INP_DIS CYREG_PRT3_INP_DIS
#define OA1o__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OA1o__LCD_EN CYREG_PRT3_LCD_EN
#define OA1o__MASK 0x40u
#define OA1o__PORT 3u
#define OA1o__PRT CYREG_PRT3_PRT
#define OA1o__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OA1o__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OA1o__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OA1o__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OA1o__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OA1o__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OA1o__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OA1o__PS CYREG_PRT3_PS
#define OA1o__SHIFT 6
#define OA1o__SLW CYREG_PRT3_SLW

/* OA2m */
#define OA2m__0__MASK 0x20u
#define OA2m__0__PC CYREG_PRT0_PC5
#define OA2m__0__PORT 0u
#define OA2m__0__SHIFT 5
#define OA2m__AG CYREG_PRT0_AG
#define OA2m__AMUX CYREG_PRT0_AMUX
#define OA2m__BIE CYREG_PRT0_BIE
#define OA2m__BIT_MASK CYREG_PRT0_BIT_MASK
#define OA2m__BYP CYREG_PRT0_BYP
#define OA2m__CTL CYREG_PRT0_CTL
#define OA2m__DM0 CYREG_PRT0_DM0
#define OA2m__DM1 CYREG_PRT0_DM1
#define OA2m__DM2 CYREG_PRT0_DM2
#define OA2m__DR CYREG_PRT0_DR
#define OA2m__INP_DIS CYREG_PRT0_INP_DIS
#define OA2m__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OA2m__LCD_EN CYREG_PRT0_LCD_EN
#define OA2m__MASK 0x20u
#define OA2m__PORT 0u
#define OA2m__PRT CYREG_PRT0_PRT
#define OA2m__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OA2m__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OA2m__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OA2m__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OA2m__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OA2m__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OA2m__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OA2m__PS CYREG_PRT0_PS
#define OA2m__SHIFT 5
#define OA2m__SLW CYREG_PRT0_SLW

/* OA2o */
#define OA2o__0__MASK 0x01u
#define OA2o__0__PC CYREG_PRT0_PC0
#define OA2o__0__PORT 0u
#define OA2o__0__SHIFT 0
#define OA2o__AG CYREG_PRT0_AG
#define OA2o__AMUX CYREG_PRT0_AMUX
#define OA2o__BIE CYREG_PRT0_BIE
#define OA2o__BIT_MASK CYREG_PRT0_BIT_MASK
#define OA2o__BYP CYREG_PRT0_BYP
#define OA2o__CTL CYREG_PRT0_CTL
#define OA2o__DM0 CYREG_PRT0_DM0
#define OA2o__DM1 CYREG_PRT0_DM1
#define OA2o__DM2 CYREG_PRT0_DM2
#define OA2o__DR CYREG_PRT0_DR
#define OA2o__INP_DIS CYREG_PRT0_INP_DIS
#define OA2o__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define OA2o__LCD_EN CYREG_PRT0_LCD_EN
#define OA2o__MASK 0x01u
#define OA2o__PORT 0u
#define OA2o__PRT CYREG_PRT0_PRT
#define OA2o__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define OA2o__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define OA2o__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define OA2o__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define OA2o__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define OA2o__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define OA2o__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define OA2o__PS CYREG_PRT0_PS
#define OA2o__SHIFT 0
#define OA2o__SLW CYREG_PRT0_SLW

/* OA3m */
#define OA3m__0__MASK 0x04u
#define OA3m__0__PC CYREG_PRT3_PC2
#define OA3m__0__PORT 3u
#define OA3m__0__SHIFT 2
#define OA3m__AG CYREG_PRT3_AG
#define OA3m__AMUX CYREG_PRT3_AMUX
#define OA3m__BIE CYREG_PRT3_BIE
#define OA3m__BIT_MASK CYREG_PRT3_BIT_MASK
#define OA3m__BYP CYREG_PRT3_BYP
#define OA3m__CTL CYREG_PRT3_CTL
#define OA3m__DM0 CYREG_PRT3_DM0
#define OA3m__DM1 CYREG_PRT3_DM1
#define OA3m__DM2 CYREG_PRT3_DM2
#define OA3m__DR CYREG_PRT3_DR
#define OA3m__INP_DIS CYREG_PRT3_INP_DIS
#define OA3m__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OA3m__LCD_EN CYREG_PRT3_LCD_EN
#define OA3m__MASK 0x04u
#define OA3m__PORT 3u
#define OA3m__PRT CYREG_PRT3_PRT
#define OA3m__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OA3m__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OA3m__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OA3m__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OA3m__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OA3m__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OA3m__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OA3m__PS CYREG_PRT3_PS
#define OA3m__SHIFT 2
#define OA3m__SLW CYREG_PRT3_SLW

/* OA3o */
#define OA3o__0__MASK 0x80u
#define OA3o__0__PC CYREG_PRT3_PC7
#define OA3o__0__PORT 3u
#define OA3o__0__SHIFT 7
#define OA3o__AG CYREG_PRT3_AG
#define OA3o__AMUX CYREG_PRT3_AMUX
#define OA3o__BIE CYREG_PRT3_BIE
#define OA3o__BIT_MASK CYREG_PRT3_BIT_MASK
#define OA3o__BYP CYREG_PRT3_BYP
#define OA3o__CTL CYREG_PRT3_CTL
#define OA3o__DM0 CYREG_PRT3_DM0
#define OA3o__DM1 CYREG_PRT3_DM1
#define OA3o__DM2 CYREG_PRT3_DM2
#define OA3o__DR CYREG_PRT3_DR
#define OA3o__INP_DIS CYREG_PRT3_INP_DIS
#define OA3o__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OA3o__LCD_EN CYREG_PRT3_LCD_EN
#define OA3o__MASK 0x80u
#define OA3o__PORT 3u
#define OA3o__PRT CYREG_PRT3_PRT
#define OA3o__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OA3o__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OA3o__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OA3o__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OA3o__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OA3o__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OA3o__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OA3o__PS CYREG_PRT3_PS
#define OA3o__SHIFT 7
#define OA3o__SLW CYREG_PRT3_SLW

/* RxDMA */
#define RxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define RxDMA__DRQ_NUMBER 0u
#define RxDMA__NUMBEROF_TDS 0u
#define RxDMA__PRIORITY 0u
#define RxDMA__TERMIN_EN 0u
#define RxDMA__TERMIN_SEL 0u
#define RxDMA__TERMOUT0_EN 1u
#define RxDMA__TERMOUT0_SEL 0u
#define RxDMA__TERMOUT1_EN 0u
#define RxDMA__TERMOUT1_SEL 0u

/* USBFS_arb_int */
#define USBFS_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_arb_int__INTC_MASK 0x400000u
#define USBFS_arb_int__INTC_NUMBER 22u
#define USBFS_arb_int__INTC_PRIOR_NUM 7u
#define USBFS_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBFS_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
#define USBFS_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_bus_reset__INTC_MASK 0x800000u
#define USBFS_bus_reset__INTC_NUMBER 23u
#define USBFS_bus_reset__INTC_PRIOR_NUM 7u
#define USBFS_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBFS_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_Dm */
#define USBFS_Dm__0__MASK 0x80u
#define USBFS_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBFS_Dm__0__PORT 15u
#define USBFS_Dm__0__SHIFT 7
#define USBFS_Dm__AG CYREG_PRT15_AG
#define USBFS_Dm__AMUX CYREG_PRT15_AMUX
#define USBFS_Dm__BIE CYREG_PRT15_BIE
#define USBFS_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dm__BYP CYREG_PRT15_BYP
#define USBFS_Dm__CTL CYREG_PRT15_CTL
#define USBFS_Dm__DM0 CYREG_PRT15_DM0
#define USBFS_Dm__DM1 CYREG_PRT15_DM1
#define USBFS_Dm__DM2 CYREG_PRT15_DM2
#define USBFS_Dm__DR CYREG_PRT15_DR
#define USBFS_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dm__MASK 0x80u
#define USBFS_Dm__PORT 15u
#define USBFS_Dm__PRT CYREG_PRT15_PRT
#define USBFS_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dm__PS CYREG_PRT15_PS
#define USBFS_Dm__SHIFT 7
#define USBFS_Dm__SLW CYREG_PRT15_SLW

/* USBFS_Dp */
#define USBFS_Dp__0__MASK 0x40u
#define USBFS_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBFS_Dp__0__PORT 15u
#define USBFS_Dp__0__SHIFT 6
#define USBFS_Dp__AG CYREG_PRT15_AG
#define USBFS_Dp__AMUX CYREG_PRT15_AMUX
#define USBFS_Dp__BIE CYREG_PRT15_BIE
#define USBFS_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBFS_Dp__BYP CYREG_PRT15_BYP
#define USBFS_Dp__CTL CYREG_PRT15_CTL
#define USBFS_Dp__DM0 CYREG_PRT15_DM0
#define USBFS_Dp__DM1 CYREG_PRT15_DM1
#define USBFS_Dp__DM2 CYREG_PRT15_DM2
#define USBFS_Dp__DR CYREG_PRT15_DR
#define USBFS_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBFS_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBFS_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBFS_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBFS_Dp__MASK 0x40u
#define USBFS_Dp__PORT 15u
#define USBFS_Dp__PRT CYREG_PRT15_PRT
#define USBFS_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBFS_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBFS_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBFS_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBFS_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBFS_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBFS_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBFS_Dp__PS CYREG_PRT15_PS
#define USBFS_Dp__SHIFT 6
#define USBFS_Dp__SLW CYREG_PRT15_SLW
#define USBFS_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
#define USBFS_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_dp_int__INTC_MASK 0x1000u
#define USBFS_dp_int__INTC_NUMBER 12u
#define USBFS_dp_int__INTC_PRIOR_NUM 7u
#define USBFS_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBFS_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
#define USBFS_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_0__INTC_MASK 0x1000000u
#define USBFS_ep_0__INTC_NUMBER 24u
#define USBFS_ep_0__INTC_PRIOR_NUM 7u
#define USBFS_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBFS_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
#define USBFS_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_2__INTC_MASK 0x02u
#define USBFS_ep_2__INTC_NUMBER 1u
#define USBFS_ep_2__INTC_PRIOR_NUM 7u
#define USBFS_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBFS_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
#define USBFS_ep_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ep_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ep_6__INTC_MASK 0x04u
#define USBFS_ep_6__INTC_NUMBER 2u
#define USBFS_ep_6__INTC_PRIOR_NUM 7u
#define USBFS_ep_6__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBFS_ep_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ep_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_ep2 */
#define USBFS_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBFS_ep2__DRQ_NUMBER 1u
#define USBFS_ep2__NUMBEROF_TDS 0u
#define USBFS_ep2__PRIORITY 2u
#define USBFS_ep2__TERMIN_EN 1u
#define USBFS_ep2__TERMIN_SEL 0u
#define USBFS_ep2__TERMOUT0_EN 0u
#define USBFS_ep2__TERMOUT0_SEL 0u
#define USBFS_ep2__TERMOUT1_EN 0u
#define USBFS_ep2__TERMOUT1_SEL 0u

/* USBFS_ep6 */
#define USBFS_ep6__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define USBFS_ep6__DRQ_NUMBER 5u
#define USBFS_ep6__NUMBEROF_TDS 0u
#define USBFS_ep6__PRIORITY 2u
#define USBFS_ep6__TERMIN_EN 1u
#define USBFS_ep6__TERMIN_SEL 0u
#define USBFS_ep6__TERMOUT0_EN 0u
#define USBFS_ep6__TERMOUT0_SEL 0u
#define USBFS_ep6__TERMOUT1_EN 0u
#define USBFS_ep6__TERMOUT1_SEL 0u

/* USBFS_ord_int */
#define USBFS_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_ord_int__INTC_MASK 0x2000000u
#define USBFS_ord_int__INTC_NUMBER 25u
#define USBFS_ord_int__INTC_PRIOR_NUM 7u
#define USBFS_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBFS_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
#define USBFS_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBFS_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBFS_sof_int__INTC_MASK 0x200000u
#define USBFS_sof_int__INTC_NUMBER 21u
#define USBFS_sof_int__INTC_PRIOR_NUM 7u
#define USBFS_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBFS_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBFS_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBFS_USB */
#define USBFS_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBFS_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBFS_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBFS_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBFS_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBFS_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBFS_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBFS_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBFS_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBFS_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBFS_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBFS_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBFS_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBFS_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBFS_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBFS_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBFS_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBFS_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBFS_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBFS_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBFS_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBFS_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBFS_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBFS_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBFS_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBFS_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBFS_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBFS_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBFS_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBFS_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBFS_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBFS_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBFS_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBFS_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBFS_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBFS_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBFS_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBFS_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBFS_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBFS_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBFS_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBFS_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBFS_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBFS_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBFS_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBFS_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBFS_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBFS_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBFS_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBFS_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBFS_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBFS_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBFS_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBFS_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBFS_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBFS_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBFS_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBFS_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBFS_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBFS_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBFS_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBFS_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBFS_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBFS_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBFS_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBFS_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBFS_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBFS_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBFS_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBFS_USB__CR0 CYREG_USB_CR0
#define USBFS_USB__CR1 CYREG_USB_CR1
#define USBFS_USB__CWA CYREG_USB_CWA
#define USBFS_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBFS_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBFS_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBFS_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBFS_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBFS_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBFS_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBFS_USB__EP0_CR CYREG_USB_EP0_CR
#define USBFS_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBFS_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBFS_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBFS_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBFS_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBFS_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBFS_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBFS_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBFS_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBFS_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBFS_USB__PM_ACT_MSK 0x01u
#define USBFS_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBFS_USB__PM_STBY_MSK 0x01u
#define USBFS_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBFS_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBFS_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBFS_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBFS_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBFS_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBFS_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBFS_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBFS_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBFS_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBFS_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBFS_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBFS_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBFS_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBFS_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBFS_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBFS_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBFS_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBFS_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBFS_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBFS_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBFS_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBFS_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBFS_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBFS_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBFS_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBFS_USB__SOF0 CYREG_USB_SOF0
#define USBFS_USB__SOF1 CYREG_USB_SOF1
#define USBFS_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBFS_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBFS_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Comp_0_ctComp */
#define Comp_0_ctComp__CLK CYREG_CMP0_CLK
#define Comp_0_ctComp__CMP_MASK 0x01u
#define Comp_0_ctComp__CMP_NUMBER 0u
#define Comp_0_ctComp__CR CYREG_CMP0_CR
#define Comp_0_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_0_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_0_ctComp__LUT__MSK_MASK 0x01u
#define Comp_0_ctComp__LUT__MSK_SHIFT 0
#define Comp_0_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_0_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_0_ctComp__LUT__SR_MASK 0x01u
#define Comp_0_ctComp__LUT__SR_SHIFT 0
#define Comp_0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_0_ctComp__PM_ACT_MSK 0x01u
#define Comp_0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_0_ctComp__PM_STBY_MSK 0x01u
#define Comp_0_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_0_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_0_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_0_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_0_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_0_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_0_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_0_ctComp__WRK CYREG_CMP_WRK
#define Comp_0_ctComp__WRK_MASK 0x01u
#define Comp_0_ctComp__WRK_SHIFT 0

/* Comp_1_ctComp */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3

/* Comp_2_ctComp */
#define Comp_2_ctComp__CLK CYREG_CMP1_CLK
#define Comp_2_ctComp__CMP_MASK 0x02u
#define Comp_2_ctComp__CMP_NUMBER 1u
#define Comp_2_ctComp__CR CYREG_CMP1_CR
#define Comp_2_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_2_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_2_ctComp__LUT__MSK_MASK 0x02u
#define Comp_2_ctComp__LUT__MSK_SHIFT 1
#define Comp_2_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_2_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_2_ctComp__LUT__SR_MASK 0x02u
#define Comp_2_ctComp__LUT__SR_SHIFT 1
#define Comp_2_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_2_ctComp__PM_ACT_MSK 0x02u
#define Comp_2_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_2_ctComp__PM_STBY_MSK 0x02u
#define Comp_2_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_2_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_2_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_2_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_2_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_2_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_2_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_2_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_2_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_2_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_2_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_2_ctComp__WRK CYREG_CMP_WRK
#define Comp_2_ctComp__WRK_MASK 0x02u
#define Comp_2_ctComp__WRK_SHIFT 1

/* Comp_3_ctComp */
#define Comp_3_ctComp__CLK CYREG_CMP2_CLK
#define Comp_3_ctComp__CMP_MASK 0x04u
#define Comp_3_ctComp__CMP_NUMBER 2u
#define Comp_3_ctComp__CR CYREG_CMP2_CR
#define Comp_3_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_3_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_3_ctComp__LUT__MSK_MASK 0x04u
#define Comp_3_ctComp__LUT__MSK_SHIFT 2
#define Comp_3_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_3_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_3_ctComp__LUT__SR_MASK 0x04u
#define Comp_3_ctComp__LUT__SR_SHIFT 2
#define Comp_3_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_3_ctComp__PM_ACT_MSK 0x04u
#define Comp_3_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_3_ctComp__PM_STBY_MSK 0x04u
#define Comp_3_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_3_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_3_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_3_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_3_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_3_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_3_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_3_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_3_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_3_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_3_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_3_ctComp__WRK CYREG_CMP_WRK
#define Comp_3_ctComp__WRK_MASK 0x04u
#define Comp_3_ctComp__WRK_SHIFT 2

/* Pin_6a */
#define Pin_6a__0__MASK 0x02u
#define Pin_6a__0__PC CYREG_PRT3_PC1
#define Pin_6a__0__PORT 3u
#define Pin_6a__0__SHIFT 1
#define Pin_6a__AG CYREG_PRT3_AG
#define Pin_6a__AMUX CYREG_PRT3_AMUX
#define Pin_6a__BIE CYREG_PRT3_BIE
#define Pin_6a__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_6a__BYP CYREG_PRT3_BYP
#define Pin_6a__CTL CYREG_PRT3_CTL
#define Pin_6a__DM0 CYREG_PRT3_DM0
#define Pin_6a__DM1 CYREG_PRT3_DM1
#define Pin_6a__DM2 CYREG_PRT3_DM2
#define Pin_6a__DR CYREG_PRT3_DR
#define Pin_6a__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_6a__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_6a__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_6a__MASK 0x02u
#define Pin_6a__PORT 3u
#define Pin_6a__PRT CYREG_PRT3_PRT
#define Pin_6a__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_6a__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_6a__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_6a__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_6a__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_6a__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_6a__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_6a__PS CYREG_PRT3_PS
#define Pin_6a__SHIFT 1
#define Pin_6a__SLW CYREG_PRT3_SLW

/* Opamp_0_ABuf */
#define Opamp_0_ABuf__CR CYREG_OPAMP0_CR
#define Opamp_0_ABuf__MX CYREG_OPAMP0_MX
#define Opamp_0_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_0_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_0_ABuf__PM_ACT_MSK 0x01u
#define Opamp_0_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_0_ABuf__PM_STBY_MSK 0x01u
#define Opamp_0_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Opamp_0_ABuf__SW CYREG_OPAMP0_SW
#define Opamp_0_ABuf__TR0 CYREG_OPAMP0_TR0
#define Opamp_0_ABuf__TR1 CYREG_OPAMP0_TR1

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x02u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x02u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
#define Opamp_2_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_2_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_2_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_2_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_2_ABuf__PM_ACT_MSK 0x04u
#define Opamp_2_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_2_ABuf__PM_STBY_MSK 0x04u
#define Opamp_2_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_2_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_2_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_2_ABuf__TR1 CYREG_OPAMP2_TR1

/* Opamp_3_ABuf */
#define Opamp_3_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_3_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_3_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_3_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_3_ABuf__PM_ACT_MSK 0x08u
#define Opamp_3_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_3_ABuf__PM_STBY_MSK 0x08u
#define Opamp_3_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_3_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_3_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_3_ABuf__TR1 CYREG_OPAMP3_TR1

/* Pin_12a */
#define Pin_12a__0__MASK 0x01u
#define Pin_12a__0__PC CYREG_PRT3_PC0
#define Pin_12a__0__PORT 3u
#define Pin_12a__0__SHIFT 0
#define Pin_12a__AG CYREG_PRT3_AG
#define Pin_12a__AMUX CYREG_PRT3_AMUX
#define Pin_12a__BIE CYREG_PRT3_BIE
#define Pin_12a__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_12a__BYP CYREG_PRT3_BYP
#define Pin_12a__CTL CYREG_PRT3_CTL
#define Pin_12a__DM0 CYREG_PRT3_DM0
#define Pin_12a__DM1 CYREG_PRT3_DM1
#define Pin_12a__DM2 CYREG_PRT3_DM2
#define Pin_12a__DR CYREG_PRT3_DR
#define Pin_12a__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_12a__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_12a__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_12a__MASK 0x01u
#define Pin_12a__PORT 3u
#define Pin_12a__PRT CYREG_PRT3_PRT
#define Pin_12a__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_12a__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_12a__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_12a__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_12a__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_12a__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_12a__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_12a__PS CYREG_PRT3_PS
#define Pin_12a__SHIFT 0
#define Pin_12a__SLW CYREG_PRT3_SLW

/* LED_sink */
#define LED_sink__0__MASK 0x20u
#define LED_sink__0__PC CYREG_PRT12_PC5
#define LED_sink__0__PORT 12u
#define LED_sink__0__SHIFT 5
#define LED_sink__AG CYREG_PRT12_AG
#define LED_sink__BIE CYREG_PRT12_BIE
#define LED_sink__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_sink__BYP CYREG_PRT12_BYP
#define LED_sink__DM0 CYREG_PRT12_DM0
#define LED_sink__DM1 CYREG_PRT12_DM1
#define LED_sink__DM2 CYREG_PRT12_DM2
#define LED_sink__DR CYREG_PRT12_DR
#define LED_sink__INP_DIS CYREG_PRT12_INP_DIS
#define LED_sink__MASK 0x20u
#define LED_sink__PORT 12u
#define LED_sink__PRT CYREG_PRT12_PRT
#define LED_sink__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_sink__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_sink__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_sink__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_sink__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_sink__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_sink__PS CYREG_PRT12_PS
#define LED_sink__SHIFT 5
#define LED_sink__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_sink__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_sink__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_sink__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_sink__SLW CYREG_PRT12_SLW

/* USBInDMA */
#define USBInDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBInDMA__DRQ_NUMBER 2u
#define USBInDMA__NUMBEROF_TDS 0u
#define USBInDMA__PRIORITY 3u
#define USBInDMA__TERMIN_EN 0u
#define USBInDMA__TERMIN_SEL 0u
#define USBInDMA__TERMOUT0_EN 1u
#define USBInDMA__TERMOUT0_SEL 2u
#define USBInDMA__TERMOUT1_EN 0u
#define USBInDMA__TERMOUT1_SEL 0u

/* isr_Tick */
#define isr_Tick__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Tick__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Tick__INTC_MASK 0x10u
#define isr_Tick__INTC_NUMBER 4u
#define isr_Tick__INTC_PRIOR_NUM 7u
#define isr_Tick__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_Tick__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Tick__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_CIC */
#define Clock_CIC__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_CIC__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_CIC__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_CIC__CFG2_SRC_SEL_MASK 0x07u
#define Clock_CIC__INDEX 0x00u
#define Clock_CIC__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_CIC__PM_ACT_MSK 0x01u
#define Clock_CIC__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_CIC__PM_STBY_MSK 0x01u

/* Clock_CIC_Running */
#define Clock_CIC_Running_Sync_ctrl_reg__0__MASK 0x01u
#define Clock_CIC_Running_Sync_ctrl_reg__0__POS 0
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Clock_CIC_Running_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Clock_CIC_Running_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Clock_CIC_Running_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Clock_CIC_Running_Sync_ctrl_reg__MASK 0x01u
#define Clock_CIC_Running_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Clock_CIC_Running_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Clock_CIC_Running_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* DMA_8to16 */
#define DMA_8to16__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_8to16__DRQ_NUMBER 3u
#define DMA_8to16__NUMBEROF_TDS 0u
#define DMA_8to16__PRIORITY 2u
#define DMA_8to16__TERMIN_EN 0u
#define DMA_8to16__TERMIN_SEL 0u
#define DMA_8to16__TERMOUT0_EN 1u
#define DMA_8to16__TERMOUT0_SEL 3u
#define DMA_8to16__TERMOUT1_EN 0u
#define DMA_8to16__TERMOUT1_SEL 0u

/* AudioClkGen_Clock_I2S */
#define AudioClkGen_Clock_I2S__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define AudioClkGen_Clock_I2S__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define AudioClkGen_Clock_I2S__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define AudioClkGen_Clock_I2S__CFG2_SRC_SEL_MASK 0x07u
#define AudioClkGen_Clock_I2S__INDEX 0x02u
#define AudioClkGen_Clock_I2S__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define AudioClkGen_Clock_I2S__PM_ACT_MSK 0x04u
#define AudioClkGen_Clock_I2S__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define AudioClkGen_Clock_I2S__PM_STBY_MSK 0x04u

/* AudioClkGen_Clock_SCK */
#define AudioClkGen_Clock_SCK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define AudioClkGen_Clock_SCK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define AudioClkGen_Clock_SCK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define AudioClkGen_Clock_SCK__CFG2_SRC_SEL_MASK 0x07u
#define AudioClkGen_Clock_SCK__INDEX 0x01u
#define AudioClkGen_Clock_SCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define AudioClkGen_Clock_SCK__PM_ACT_MSK 0x02u
#define AudioClkGen_Clock_SCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define AudioClkGen_Clock_SCK__PM_STBY_MSK 0x02u

/* AudioClkGen_Ref */
#define AudioClkGen_Ref__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define AudioClkGen_Ref__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define AudioClkGen_Ref__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define AudioClkGen_Ref__CFG2_SRC_SEL_MASK 0x07u
#define AudioClkGen_Ref__INDEX 0x03u
#define AudioClkGen_Ref__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define AudioClkGen_Ref__PM_ACT_MSK 0x08u
#define AudioClkGen_Ref__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define AudioClkGen_Ref__PM_STBY_MSK 0x08u

/* AudioClkGen_UDB_ACG */
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define AudioClkGen_UDB_ACG_div_Div_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define AudioClkGen_UDB_ACG_div_Div_u0__A0_REG CYREG_B0_UDB12_A0
#define AudioClkGen_UDB_ACG_div_Div_u0__A1_REG CYREG_B0_UDB12_A1
#define AudioClkGen_UDB_ACG_div_Div_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define AudioClkGen_UDB_ACG_div_Div_u0__D0_REG CYREG_B0_UDB12_D0
#define AudioClkGen_UDB_ACG_div_Div_u0__D1_REG CYREG_B0_UDB12_D1
#define AudioClkGen_UDB_ACG_div_Div_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define AudioClkGen_UDB_ACG_div_Div_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define AudioClkGen_UDB_ACG_div_Div_u0__F0_REG CYREG_B0_UDB12_F0
#define AudioClkGen_UDB_ACG_div_Div_u0__F1_REG CYREG_B0_UDB12_F1
#define AudioClkGen_UDB_ACG_div_Div_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define AudioClkGen_UDB_ACG_div_Div_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__A0_REG CYREG_B1_UDB08_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__A1_REG CYREG_B1_UDB08_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__D0_REG CYREG_B1_UDB08_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__D1_REG CYREG_B1_UDB08_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u0__F0_REG CYREG_B1_UDB08_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u0__F1_REG CYREG_B1_UDB08_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__A0_REG CYREG_B1_UDB09_A0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__A1_REG CYREG_B1_UDB09_A1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__D0_REG CYREG_B1_UDB09_D0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__D1_REG CYREG_B1_UDB09_D1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define AudioClkGen_UDB_ACG_shaper_Div_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define AudioClkGen_UDB_ACG_shaper_Div_u1__F0_REG CYREG_B1_UDB09_F0
#define AudioClkGen_UDB_ACG_shaper_Div_u1__F1_REG CYREG_B1_UDB09_F1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__A0_REG CYREG_B0_UDB10_A0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__A1_REG CYREG_B0_UDB10_A1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__D0_REG CYREG_B0_UDB10_D0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__D1_REG CYREG_B0_UDB10_D1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define AudioClkGen_UDB_ACG_sync_Counter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define AudioClkGen_UDB_ACG_sync_Counter_u0__F0_REG CYREG_B0_UDB10_F0
#define AudioClkGen_UDB_ACG_sync_Counter_u0__F1_REG CYREG_B0_UDB10_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_REG CYREG_B0_UDB08_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__A1_REG CYREG_B0_UDB08_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_REG CYREG_B0_UDB08_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__D1_REG CYREG_B0_UDB08_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_REG CYREG_B0_UDB08_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u0__F1_REG CYREG_B0_UDB08_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_REG CYREG_B0_UDB09_A0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__A1_REG CYREG_B0_UDB09_A1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_REG CYREG_B0_UDB09_D0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__D1_REG CYREG_B0_UDB09_D1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_REG CYREG_B0_UDB09_F0
#define AudioClkGen_UDB_ACG_sync_SofCounter_u1__F1_REG CYREG_B0_UDB09_F1

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_1_sts_sts_reg__4__POS 4
#define Status_Reg_1_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_1_sts_sts_reg__5__POS 5
#define Status_Reg_1_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_1_sts_sts_reg__6__POS 6
#define Status_Reg_1_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_1_sts_sts_reg__7__POS 7
#define Status_Reg_1_sts_sts_reg__MASK 0xFFu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B0_UDB14_MSK
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB14_ST

/* Sample_Hold_0_SC */
#define Sample_Hold_0_SC__BST CYREG_SC0_BST
#define Sample_Hold_0_SC__CLK CYREG_SC0_CLK
#define Sample_Hold_0_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_0_SC__CMPINV_MASK 0x01u
#define Sample_Hold_0_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_0_SC__CPTR_MASK 0x01u
#define Sample_Hold_0_SC__CR0 CYREG_SC0_CR0
#define Sample_Hold_0_SC__CR1 CYREG_SC0_CR1
#define Sample_Hold_0_SC__CR2 CYREG_SC0_CR2
#define Sample_Hold_0_SC__MSK CYREG_SC_MSK
#define Sample_Hold_0_SC__MSK_MASK 0x01u
#define Sample_Hold_0_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_0_SC__PM_ACT_MSK 0x01u
#define Sample_Hold_0_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_0_SC__PM_STBY_MSK 0x01u
#define Sample_Hold_0_SC__SR CYREG_SC_SR
#define Sample_Hold_0_SC__SR_MASK 0x01u
#define Sample_Hold_0_SC__SW0 CYREG_SC0_SW0
#define Sample_Hold_0_SC__SW10 CYREG_SC0_SW10
#define Sample_Hold_0_SC__SW2 CYREG_SC0_SW2
#define Sample_Hold_0_SC__SW3 CYREG_SC0_SW3
#define Sample_Hold_0_SC__SW4 CYREG_SC0_SW4
#define Sample_Hold_0_SC__SW6 CYREG_SC0_SW6
#define Sample_Hold_0_SC__SW7 CYREG_SC0_SW7
#define Sample_Hold_0_SC__SW8 CYREG_SC0_SW8
#define Sample_Hold_0_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_0_SC__WRK1_MASK 0x01u

/* Sample_Hold_1_SC */
#define Sample_Hold_1_SC__BST CYREG_SC3_BST
#define Sample_Hold_1_SC__CLK CYREG_SC3_CLK
#define Sample_Hold_1_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_1_SC__CMPINV_MASK 0x08u
#define Sample_Hold_1_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_1_SC__CPTR_MASK 0x08u
#define Sample_Hold_1_SC__CR0 CYREG_SC3_CR0
#define Sample_Hold_1_SC__CR1 CYREG_SC3_CR1
#define Sample_Hold_1_SC__CR2 CYREG_SC3_CR2
#define Sample_Hold_1_SC__MSK CYREG_SC_MSK
#define Sample_Hold_1_SC__MSK_MASK 0x08u
#define Sample_Hold_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_1_SC__PM_ACT_MSK 0x08u
#define Sample_Hold_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_1_SC__PM_STBY_MSK 0x08u
#define Sample_Hold_1_SC__SR CYREG_SC_SR
#define Sample_Hold_1_SC__SR_MASK 0x08u
#define Sample_Hold_1_SC__SW0 CYREG_SC3_SW0
#define Sample_Hold_1_SC__SW10 CYREG_SC3_SW10
#define Sample_Hold_1_SC__SW2 CYREG_SC3_SW2
#define Sample_Hold_1_SC__SW3 CYREG_SC3_SW3
#define Sample_Hold_1_SC__SW4 CYREG_SC3_SW4
#define Sample_Hold_1_SC__SW6 CYREG_SC3_SW6
#define Sample_Hold_1_SC__SW7 CYREG_SC3_SW7
#define Sample_Hold_1_SC__SW8 CYREG_SC3_SW8
#define Sample_Hold_1_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_1_SC__WRK1_MASK 0x08u

/* Sample_Hold_2_SC */
#define Sample_Hold_2_SC__BST CYREG_SC1_BST
#define Sample_Hold_2_SC__CLK CYREG_SC1_CLK
#define Sample_Hold_2_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_2_SC__CMPINV_MASK 0x02u
#define Sample_Hold_2_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_2_SC__CPTR_MASK 0x02u
#define Sample_Hold_2_SC__CR0 CYREG_SC1_CR0
#define Sample_Hold_2_SC__CR1 CYREG_SC1_CR1
#define Sample_Hold_2_SC__CR2 CYREG_SC1_CR2
#define Sample_Hold_2_SC__MSK CYREG_SC_MSK
#define Sample_Hold_2_SC__MSK_MASK 0x02u
#define Sample_Hold_2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_2_SC__PM_ACT_MSK 0x02u
#define Sample_Hold_2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_2_SC__PM_STBY_MSK 0x02u
#define Sample_Hold_2_SC__SR CYREG_SC_SR
#define Sample_Hold_2_SC__SR_MASK 0x02u
#define Sample_Hold_2_SC__SW0 CYREG_SC1_SW0
#define Sample_Hold_2_SC__SW10 CYREG_SC1_SW10
#define Sample_Hold_2_SC__SW2 CYREG_SC1_SW2
#define Sample_Hold_2_SC__SW3 CYREG_SC1_SW3
#define Sample_Hold_2_SC__SW4 CYREG_SC1_SW4
#define Sample_Hold_2_SC__SW6 CYREG_SC1_SW6
#define Sample_Hold_2_SC__SW7 CYREG_SC1_SW7
#define Sample_Hold_2_SC__SW8 CYREG_SC1_SW8
#define Sample_Hold_2_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_2_SC__WRK1_MASK 0x02u

/* Sample_Hold_3_SC */
#define Sample_Hold_3_SC__BST CYREG_SC2_BST
#define Sample_Hold_3_SC__CLK CYREG_SC2_CLK
#define Sample_Hold_3_SC__CMPINV CYREG_SC_CMPINV
#define Sample_Hold_3_SC__CMPINV_MASK 0x04u
#define Sample_Hold_3_SC__CPTR CYREG_SC_CPTR
#define Sample_Hold_3_SC__CPTR_MASK 0x04u
#define Sample_Hold_3_SC__CR0 CYREG_SC2_CR0
#define Sample_Hold_3_SC__CR1 CYREG_SC2_CR1
#define Sample_Hold_3_SC__CR2 CYREG_SC2_CR2
#define Sample_Hold_3_SC__MSK CYREG_SC_MSK
#define Sample_Hold_3_SC__MSK_MASK 0x04u
#define Sample_Hold_3_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Sample_Hold_3_SC__PM_ACT_MSK 0x04u
#define Sample_Hold_3_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Sample_Hold_3_SC__PM_STBY_MSK 0x04u
#define Sample_Hold_3_SC__SR CYREG_SC_SR
#define Sample_Hold_3_SC__SR_MASK 0x04u
#define Sample_Hold_3_SC__SW0 CYREG_SC2_SW0
#define Sample_Hold_3_SC__SW10 CYREG_SC2_SW10
#define Sample_Hold_3_SC__SW2 CYREG_SC2_SW2
#define Sample_Hold_3_SC__SW3 CYREG_SC2_SW3
#define Sample_Hold_3_SC__SW4 CYREG_SC2_SW4
#define Sample_Hold_3_SC__SW6 CYREG_SC2_SW6
#define Sample_Hold_3_SC__SW7 CYREG_SC2_SW7
#define Sample_Hold_3_SC__SW8 CYREG_SC2_SW8
#define Sample_Hold_3_SC__WRK1 CYREG_SC_WRK1
#define Sample_Hold_3_SC__WRK1_MASK 0x04u

/* isr_InDMADone */
#define isr_InDMADone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_InDMADone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_InDMADone__INTC_MASK 0x08u
#define isr_InDMADone__INTC_NUMBER 3u
#define isr_InDMADone__INTC_PRIOR_NUM 4u
#define isr_InDMADone__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_InDMADone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_InDMADone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_RxDMADone */
#define isr_RxDMADone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_RxDMADone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_RxDMADone__INTC_MASK 0x01u
#define isr_RxDMADone__INTC_NUMBER 0u
#define isr_RxDMADone__INTC_PRIOR_NUM 4u
#define isr_RxDMADone__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_RxDMADone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_RxDMADone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 45000000U
#define BCLK__BUS_CLK__KHZ 45000U
#define BCLK__BUS_CLK__MHZ 45U
#define CY_VERSION "PSoC Creator  3.1 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E105069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000008u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000002Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
