<stg><name>KeccakF1600_StatePer</name>


<trans_list>

<trans id="599" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_addr = getelementptr [25 x i64]* %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="5">
<![CDATA[
:1  %Aba = load i64* %state_addr, align 8

]]></Node>
<StgValue><ssdm name="Aba"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="5">
<![CDATA[
:1  %Aba = load i64* %state_addr, align 8

]]></Node>
<StgValue><ssdm name="Aba"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_addr_1 = getelementptr [25 x i64]* %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="5">
<![CDATA[
:3  %Abe = load i64* %state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Abe"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_addr_2 = getelementptr [25 x i64]* %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="5">
<![CDATA[
:5  %Abi = load i64* %state_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Abi"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="5">
<![CDATA[
:3  %Abe = load i64* %state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Abe"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="5">
<![CDATA[
:5  %Abi = load i64* %state_addr_2, align 8

]]></Node>
<StgValue><ssdm name="Abi"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_addr_3 = getelementptr [25 x i64]* %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
:7  %Abo = load i64* %state_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Abo"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_addr_4 = getelementptr [25 x i64]* %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:9  %Abu = load i64* %state_addr_4, align 8

]]></Node>
<StgValue><ssdm name="Abu"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
:7  %Abo = load i64* %state_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Abo"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:9  %Abu = load i64* %state_addr_4, align 8

]]></Node>
<StgValue><ssdm name="Abu"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_addr_5 = getelementptr [25 x i64]* %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:11  %Aga = load i64* %state_addr_5, align 8

]]></Node>
<StgValue><ssdm name="Aga"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_addr_6 = getelementptr [25 x i64]* %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
:13  %Age = load i64* %state_addr_6, align 8

]]></Node>
<StgValue><ssdm name="Age"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:11  %Aga = load i64* %state_addr_5, align 8

]]></Node>
<StgValue><ssdm name="Aga"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
:13  %Age = load i64* %state_addr_6, align 8

]]></Node>
<StgValue><ssdm name="Age"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_addr_7 = getelementptr [25 x i64]* %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
:15  %Agi = load i64* %state_addr_7, align 8

]]></Node>
<StgValue><ssdm name="Agi"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %state_addr_8 = getelementptr [25 x i64]* %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
:17  %Ago = load i64* %state_addr_8, align 8

]]></Node>
<StgValue><ssdm name="Ago"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
:15  %Agi = load i64* %state_addr_7, align 8

]]></Node>
<StgValue><ssdm name="Agi"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
:17  %Ago = load i64* %state_addr_8, align 8

]]></Node>
<StgValue><ssdm name="Ago"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %state_addr_9 = getelementptr [25 x i64]* %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:19  %Agu = load i64* %state_addr_9, align 8

]]></Node>
<StgValue><ssdm name="Agu"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %state_addr_10 = getelementptr [25 x i64]* %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:21  %Aka = load i64* %state_addr_10, align 8

]]></Node>
<StgValue><ssdm name="Aka"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
:19  %Agu = load i64* %state_addr_9, align 8

]]></Node>
<StgValue><ssdm name="Agu"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:21  %Aka = load i64* %state_addr_10, align 8

]]></Node>
<StgValue><ssdm name="Aka"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %state_addr_11 = getelementptr [25 x i64]* %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:23  %Ake = load i64* %state_addr_11, align 8

]]></Node>
<StgValue><ssdm name="Ake"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %state_addr_12 = getelementptr [25 x i64]* %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
:25  %Aki = load i64* %state_addr_12, align 8

]]></Node>
<StgValue><ssdm name="Aki"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
:23  %Ake = load i64* %state_addr_11, align 8

]]></Node>
<StgValue><ssdm name="Ake"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
:25  %Aki = load i64* %state_addr_12, align 8

]]></Node>
<StgValue><ssdm name="Aki"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %state_addr_13 = getelementptr [25 x i64]* %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="5">
<![CDATA[
:27  %Ako = load i64* %state_addr_13, align 8

]]></Node>
<StgValue><ssdm name="Ako"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %state_addr_14 = getelementptr [25 x i64]* %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
:29  %Aku = load i64* %state_addr_14, align 8

]]></Node>
<StgValue><ssdm name="Aku"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="5">
<![CDATA[
:27  %Ako = load i64* %state_addr_13, align 8

]]></Node>
<StgValue><ssdm name="Ako"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
:29  %Aku = load i64* %state_addr_14, align 8

]]></Node>
<StgValue><ssdm name="Aku"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %state_addr_15 = getelementptr [25 x i64]* %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
:31  %Ama = load i64* %state_addr_15, align 8

]]></Node>
<StgValue><ssdm name="Ama"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %state_addr_16 = getelementptr [25 x i64]* %state, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_addr_16"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
:33  %Ame = load i64* %state_addr_16, align 8

]]></Node>
<StgValue><ssdm name="Ame"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
:31  %Ama = load i64* %state_addr_15, align 8

]]></Node>
<StgValue><ssdm name="Ama"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
:33  %Ame = load i64* %state_addr_16, align 8

]]></Node>
<StgValue><ssdm name="Ame"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %state_addr_17 = getelementptr [25 x i64]* %state, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="state_addr_17"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
:35  %Ami = load i64* %state_addr_17, align 8

]]></Node>
<StgValue><ssdm name="Ami"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %state_addr_18 = getelementptr [25 x i64]* %state, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="state_addr_18"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
:37  %Amo = load i64* %state_addr_18, align 8

]]></Node>
<StgValue><ssdm name="Amo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
:35  %Ami = load i64* %state_addr_17, align 8

]]></Node>
<StgValue><ssdm name="Ami"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
:37  %Amo = load i64* %state_addr_18, align 8

]]></Node>
<StgValue><ssdm name="Amo"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %state_addr_19 = getelementptr [25 x i64]* %state, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="state_addr_19"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
:39  %Amu = load i64* %state_addr_19, align 8

]]></Node>
<StgValue><ssdm name="Amu"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %state_addr_20 = getelementptr [25 x i64]* %state, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="state_addr_20"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
:41  %Asa = load i64* %state_addr_20, align 8

]]></Node>
<StgValue><ssdm name="Asa"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
:39  %Amu = load i64* %state_addr_19, align 8

]]></Node>
<StgValue><ssdm name="Amu"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
:41  %Asa = load i64* %state_addr_20, align 8

]]></Node>
<StgValue><ssdm name="Asa"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %state_addr_21 = getelementptr [25 x i64]* %state, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="state_addr_21"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
:43  %Ase = load i64* %state_addr_21, align 8

]]></Node>
<StgValue><ssdm name="Ase"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %state_addr_22 = getelementptr [25 x i64]* %state, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="state_addr_22"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
:45  %Asi = load i64* %state_addr_22, align 8

]]></Node>
<StgValue><ssdm name="Asi"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="97" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
:43  %Ase = load i64* %state_addr_21, align 8

]]></Node>
<StgValue><ssdm name="Ase"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
:45  %Asi = load i64* %state_addr_22, align 8

]]></Node>
<StgValue><ssdm name="Asi"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %state_addr_23 = getelementptr [25 x i64]* %state, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="state_addr_23"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
:47  %Aso = load i64* %state_addr_23, align 8

]]></Node>
<StgValue><ssdm name="Aso"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %state_addr_24 = getelementptr [25 x i64]* %state, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="state_addr_24"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="5">
<![CDATA[
:49  %Asu = load i64* %state_addr_24, align 8

]]></Node>
<StgValue><ssdm name="Asu"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
:47  %Aso = load i64* %state_addr_23, align 8

]]></Node>
<StgValue><ssdm name="Aso"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="5">
<![CDATA[
:49  %Asu = load i64* %state_addr_24, align 8

]]></Node>
<StgValue><ssdm name="Asu"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %Aso1 = phi i64 [ %Aso, %0 ], [ %Aso_2, %2 ]

]]></Node>
<StgValue><ssdm name="Aso1"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %Asi1 = phi i64 [ %Asi, %0 ], [ %Asi_2, %2 ]

]]></Node>
<StgValue><ssdm name="Asi1"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %Ase1 = phi i64 [ %Ase, %0 ], [ %Ase_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ase1"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %Asa1 = phi i64 [ %Asa, %0 ], [ %Asa_2, %2 ]

]]></Node>
<StgValue><ssdm name="Asa1"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:4  %Amu1 = phi i64 [ %Amu, %0 ], [ %Amu_2, %2 ]

]]></Node>
<StgValue><ssdm name="Amu1"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:5  %Amo1 = phi i64 [ %Amo, %0 ], [ %Amo_2, %2 ]

]]></Node>
<StgValue><ssdm name="Amo1"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:6  %Ami1 = phi i64 [ %Ami, %0 ], [ %Ami_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ami1"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:7  %Ame1 = phi i64 [ %Ame, %0 ], [ %Ame_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ame1"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:8  %Ama1 = phi i64 [ %Ama, %0 ], [ %Ama_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ama1"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:9  %Aku1 = phi i64 [ %Aku, %0 ], [ %Aku_2, %2 ]

]]></Node>
<StgValue><ssdm name="Aku1"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:10  %Ako1 = phi i64 [ %Ako, %0 ], [ %Ako_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ako1"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:11  %Aki1 = phi i64 [ %Aki, %0 ], [ %Aki_2, %2 ]

]]></Node>
<StgValue><ssdm name="Aki1"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:12  %Ake1 = phi i64 [ %Ake, %0 ], [ %Ake_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ake1"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:13  %Aka1 = phi i64 [ %Aka, %0 ], [ %Aka_2, %2 ]

]]></Node>
<StgValue><ssdm name="Aka1"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:14  %Agu1 = phi i64 [ %Agu, %0 ], [ %Agu_2, %2 ]

]]></Node>
<StgValue><ssdm name="Agu1"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:15  %Ago1 = phi i64 [ %Ago, %0 ], [ %Ago_2, %2 ]

]]></Node>
<StgValue><ssdm name="Ago1"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:16  %Agi1 = phi i64 [ %Agi, %0 ], [ %Agi_2, %2 ]

]]></Node>
<StgValue><ssdm name="Agi1"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:17  %Age1 = phi i64 [ %Age, %0 ], [ %Age_2, %2 ]

]]></Node>
<StgValue><ssdm name="Age1"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:18  %Aga1 = phi i64 [ %Aga, %0 ], [ %Aga_2, %2 ]

]]></Node>
<StgValue><ssdm name="Aga1"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:19  %Abu1 = phi i64 [ %Abu, %0 ], [ %Abu_2, %2 ]

]]></Node>
<StgValue><ssdm name="Abu1"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:20  %Abo1 = phi i64 [ %Abo, %0 ], [ %Abo_2, %2 ]

]]></Node>
<StgValue><ssdm name="Abo1"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:21  %Abi1 = phi i64 [ %Abi, %0 ], [ %Abi_2, %2 ]

]]></Node>
<StgValue><ssdm name="Abi1"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:22  %Abe1 = phi i64 [ %Abe, %0 ], [ %Abe_2, %2 ]

]]></Node>
<StgValue><ssdm name="Abe1"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:23  %Aba1 = phi i64 [ %Aba, %0 ], [ %Aba_2, %2 ]

]]></Node>
<StgValue><ssdm name="Aba1"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:24  %round = phi i5 [ 0, %0 ], [ %round_1, %2 ]

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:25  %Asu1 = phi i64 [ %Asu, %0 ], [ %Asu_2, %2 ]

]]></Node>
<StgValue><ssdm name="Asu1"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26  %tmp = icmp ult i5 %round, -8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:27  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %tmp, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
:60  %tmp_11 = zext i5 %round to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %KeccakF_RoundConstan_1 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_1"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="5">
<![CDATA[
:62  %KeccakF_RoundConstan_2 = load i64* %KeccakF_RoundConstan_1, align 16

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_2"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:0  store i64 %Aba1, i64* %state_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 %Abe1, i64* %state_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp3 = xor i64 %Aka1, %Aga1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp5 = xor i64 %Ama1, %Aba1

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp4 = xor i64 %tmp5, %Asa1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %BCa = xor i64 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="BCa"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp8 = xor i64 %Ake1, %Age1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp1 = xor i64 %Ame1, %Abe1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp9 = xor i64 %tmp1, %Ase1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %BCe = xor i64 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="BCe"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp2 = xor i64 %Aki1, %Agi1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp6 = xor i64 %Ami1, %Abi1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp7 = xor i64 %tmp6, %Asi1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %BCi = xor i64 %tmp7, %tmp2

]]></Node>
<StgValue><ssdm name="BCi"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp10 = xor i64 %Ako1, %Ago1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp11 = xor i64 %Amo1, %Abo1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp12 = xor i64 %tmp11, %Aso1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %BCo = xor i64 %tmp12, %tmp10

]]></Node>
<StgValue><ssdm name="BCo"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp13 = xor i64 %Agu1, %Abu1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp14 = xor i64 %Aku1, %Asu1

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp15 = xor i64 %tmp14, %Amu1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %BCu = xor i64 %tmp15, %tmp13

]]></Node>
<StgValue><ssdm name="BCu"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="64">
<![CDATA[
:21  %tmp_17 = trunc i64 %BCe to i63

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:22  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:23  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_17, i1 %tmp_19)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %Da = xor i64 %BCu, %tmp_2

]]></Node>
<StgValue><ssdm name="Da"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="64">
<![CDATA[
:25  %tmp_21 = trunc i64 %BCi to i63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:26  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:27  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_21, i1 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %De = xor i64 %BCa, %tmp_5

]]></Node>
<StgValue><ssdm name="De"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
:29  %tmp_36 = trunc i64 %BCo to i63

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:30  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:31  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_36, i1 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %Di = xor i64 %BCe, %tmp_8

]]></Node>
<StgValue><ssdm name="Di"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="64">
<![CDATA[
:33  %tmp_40 = trunc i64 %BCu to i63

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:34  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:35  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_40, i1 %tmp_42)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %Do = xor i64 %tmp_3, %BCi

]]></Node>
<StgValue><ssdm name="Do"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="64">
<![CDATA[
:37  %tmp_48 = trunc i64 %BCa to i63

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:38  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:39  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_48, i1 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %Du = xor i64 %tmp_9, %BCo

]]></Node>
<StgValue><ssdm name="Du"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="5">
<![CDATA[
:62  %KeccakF_RoundConstan_2 = load i64* %KeccakF_RoundConstan_1, align 16

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_2"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:276  %tmp_122 = or i5 %round, 1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="5">
<![CDATA[
:277  %tmp_124 = zext i5 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %KeccakF_RoundConstan_3 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_3"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="5">
<![CDATA[
:279  %KeccakF_RoundConstan_4 = load i64* %KeccakF_RoundConstan_3, align 8

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_4"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:434  %round_1 = add i5 2, %round

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %Aba_3 = xor i64 %Da, %Aba1

]]></Node>
<StgValue><ssdm name="Aba_3"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %Age_1 = xor i64 %De, %Age1

]]></Node>
<StgValue><ssdm name="Age_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="64">
<![CDATA[
:43  %tmp_56 = trunc i64 %Age_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_s = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Age_1, i32 20, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="44">
<![CDATA[
:45  %BCe_1 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %tmp_56, i44 %tmp_s)

]]></Node>
<StgValue><ssdm name="BCe_1"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %Aki_1 = xor i64 %Di, %Aki1

]]></Node>
<StgValue><ssdm name="Aki_1"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="64">
<![CDATA[
:47  %tmp_58 = trunc i64 %Aki_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="43" op_0_bw="43" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %tmp_1 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Aki_1, i32 21, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="21" op_2_bw="43">
<![CDATA[
:49  %BCi_1 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %tmp_58, i43 %tmp_1)

]]></Node>
<StgValue><ssdm name="BCi_1"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %Amo_1 = xor i64 %Do, %Amo1

]]></Node>
<StgValue><ssdm name="Amo_1"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="43" op_0_bw="64">
<![CDATA[
:51  %tmp_60 = trunc i64 %Amo_1 to i43

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_4 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Amo_1, i32 43, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="43" op_2_bw="21">
<![CDATA[
:53  %BCo_1 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %tmp_60, i21 %tmp_4)

]]></Node>
<StgValue><ssdm name="BCo_1"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:54  %Asu_1 = xor i64 %Du, %Asu1

]]></Node>
<StgValue><ssdm name="Asu_1"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="50" op_0_bw="64">
<![CDATA[
:55  %tmp_62 = trunc i64 %Asu_1 to i50

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Asu_1, i32 50, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:57  %BCu_1 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %tmp_62, i14 %tmp_6)

]]></Node>
<StgValue><ssdm name="BCu_1"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %tmp_7 = xor i64 %BCe_1, -1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %tmp_10 = and i64 %BCi_1, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %tmp16 = xor i64 %tmp_10, %Aba_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %Eba = xor i64 %tmp16, %KeccakF_RoundConstan_2

]]></Node>
<StgValue><ssdm name="Eba"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %tmp_12 = xor i64 %BCi_1, -1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:66  %tmp_13 = and i64 %BCo_1, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:67  %Ebe = xor i64 %tmp_13, %BCe_1

]]></Node>
<StgValue><ssdm name="Ebe"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:68  %tmp_14 = xor i64 %BCo_1, -1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_15 = and i64 %BCu_1, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %Ebi = xor i64 %tmp_15, %BCi_1

]]></Node>
<StgValue><ssdm name="Ebi"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %tmp_16 = xor i64 %BCu_1, -1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:72  %tmp_18 = and i64 %Aba_3, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:73  %Ebo = xor i64 %BCo_1, %tmp_18

]]></Node>
<StgValue><ssdm name="Ebo"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_20 = xor i64 %Aba_3, -1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %tmp_22 = and i64 %BCe_1, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:76  %Ebu = xor i64 %BCu_1, %tmp_22

]]></Node>
<StgValue><ssdm name="Ebu"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:77  %Abo_1 = xor i64 %Do, %Abo1

]]></Node>
<StgValue><ssdm name="Abo_1"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="64">
<![CDATA[
:78  %tmp_74 = trunc i64 %Abo_1 to i36

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Abo_1, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
:80  %BCa_2 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %tmp_74, i28 %tmp_23)

]]></Node>
<StgValue><ssdm name="BCa_2"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:81  %Agu_1 = xor i64 %Du, %Agu1

]]></Node>
<StgValue><ssdm name="Agu_1"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="44" op_0_bw="64">
<![CDATA[
:82  %tmp_76 = trunc i64 %Agu_1 to i44

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="20" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %tmp_24 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Agu_1, i32 44, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="44" op_2_bw="20">
<![CDATA[
:84  %BCe_2 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %tmp_76, i20 %tmp_24)

]]></Node>
<StgValue><ssdm name="BCe_2"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:85  %Aka_1 = xor i64 %Da, %Aka1

]]></Node>
<StgValue><ssdm name="Aka_1"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="61" op_0_bw="64">
<![CDATA[
:86  %tmp_78 = trunc i64 %Aka_1 to i61

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87  %tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Aka_1, i32 61, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:88  %BCi_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_78, i3 %tmp_25)

]]></Node>
<StgValue><ssdm name="BCi_2"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:89  %Ame_1 = xor i64 %De, %Ame1

]]></Node>
<StgValue><ssdm name="Ame_1"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="19" op_0_bw="64">
<![CDATA[
:90  %tmp_80 = trunc i64 %Ame_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91  %tmp_26 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Ame_1, i32 19, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="19" op_2_bw="45">
<![CDATA[
:92  %BCo_2 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_80, i45 %tmp_26)

]]></Node>
<StgValue><ssdm name="BCo_2"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:93  %Asi_1 = xor i64 %Di, %Asi1

]]></Node>
<StgValue><ssdm name="Asi_1"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="64">
<![CDATA[
:94  %tmp_82 = trunc i64 %Asi_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95  %tmp_27 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Asi_1, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="61">
<![CDATA[
:96  %BCu_2 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %tmp_82, i61 %tmp_27)

]]></Node>
<StgValue><ssdm name="BCu_2"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:97  %tmp_28 = xor i64 %BCe_2, -1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:98  %tmp_29 = and i64 %BCi_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:99  %Ega = xor i64 %BCa_2, %tmp_29

]]></Node>
<StgValue><ssdm name="Ega"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:100  %tmp_30 = xor i64 %BCi_2, -1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:101  %tmp_31 = and i64 %BCo_2, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:102  %Ege = xor i64 %tmp_31, %BCe_2

]]></Node>
<StgValue><ssdm name="Ege"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:103  %tmp_32 = xor i64 %BCo_2, -1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:104  %tmp_33 = and i64 %BCu_2, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:105  %Egi = xor i64 %BCi_2, %tmp_33

]]></Node>
<StgValue><ssdm name="Egi"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:106  %tmp_35 = xor i64 %BCu_2, -1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:107  %tmp_37 = and i64 %BCa_2, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:108  %Ego = xor i64 %tmp_37, %BCo_2

]]></Node>
<StgValue><ssdm name="Ego"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:109  %tmp_39 = xor i64 %BCa_2, -1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:110  %tmp_41 = and i64 %BCe_2, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:111  %Egu = xor i64 %tmp_41, %BCu_2

]]></Node>
<StgValue><ssdm name="Egu"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:112  %Abe_1 = xor i64 %De, %Abe1

]]></Node>
<StgValue><ssdm name="Abe_1"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="63" op_0_bw="64">
<![CDATA[
:113  %tmp_94 = trunc i64 %Abe_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:114  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Abe_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:115  %BCa_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_94, i1 %tmp_96)

]]></Node>
<StgValue><ssdm name="BCa_3"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:116  %Agi_1 = xor i64 %Di, %Agi1

]]></Node>
<StgValue><ssdm name="Agi_1"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="58" op_0_bw="64">
<![CDATA[
:117  %tmp_98 = trunc i64 %Agi_1 to i58

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:118  %tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Agi_1, i32 58, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:119  %BCe_3 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %tmp_98, i6 %tmp_43)

]]></Node>
<StgValue><ssdm name="BCe_3"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:120  %Ako_1 = xor i64 %Do, %Ako1

]]></Node>
<StgValue><ssdm name="Ako_1"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="39" op_0_bw="64">
<![CDATA[
:121  %tmp_100 = trunc i64 %Ako_1 to i39

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:122  %tmp_44 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Ako_1, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:123  %BCi_3 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_100, i25 %tmp_44)

]]></Node>
<StgValue><ssdm name="BCi_3"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:124  %Amu_1 = xor i64 %Du, %Amu1

]]></Node>
<StgValue><ssdm name="Amu_1"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="56" op_0_bw="64">
<![CDATA[
:125  %tmp_102 = trunc i64 %Amu_1 to i56

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:126  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Amu_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:127  %BCo_3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %tmp_102, i8 %tmp_45)

]]></Node>
<StgValue><ssdm name="BCo_3"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:128  %Asa_1 = xor i64 %Da, %Asa1

]]></Node>
<StgValue><ssdm name="Asa_1"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="46" op_0_bw="64">
<![CDATA[
:129  %tmp_108 = trunc i64 %Asa_1 to i46

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:130  %tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Asa_1, i32 46, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:131  %BCu_3 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %tmp_108, i18 %tmp_46)

]]></Node>
<StgValue><ssdm name="BCu_3"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:132  %tmp_47 = xor i64 %BCe_3, -1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:133  %tmp_49 = and i64 %BCi_3, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:134  %Eka = xor i64 %tmp_49, %BCa_3

]]></Node>
<StgValue><ssdm name="Eka"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:135  %tmp_50 = xor i64 %BCi_3, -1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:136  %tmp_51 = and i64 %BCo_3, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:137  %Eke = xor i64 %tmp_51, %BCe_3

]]></Node>
<StgValue><ssdm name="Eke"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:138  %tmp_52 = xor i64 %BCo_3, -1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:139  %tmp_53 = and i64 %BCu_3, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:140  %Eki = xor i64 %BCi_3, %tmp_53

]]></Node>
<StgValue><ssdm name="Eki"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:141  %tmp_55 = xor i64 %BCu_3, -1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:142  %tmp_57 = and i64 %BCa_3, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:143  %Eko = xor i64 %tmp_57, %BCo_3

]]></Node>
<StgValue><ssdm name="Eko"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:144  %tmp_59 = xor i64 %BCa_3, -1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:145  %tmp_61 = and i64 %BCe_3, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:146  %Eku = xor i64 %BCu_3, %tmp_61

]]></Node>
<StgValue><ssdm name="Eku"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:147  %Abu_1 = xor i64 %Du, %Abu1

]]></Node>
<StgValue><ssdm name="Abu_1"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="37" op_0_bw="64">
<![CDATA[
:148  %tmp_110 = trunc i64 %Abu_1 to i37

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:149  %tmp_63 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Abu_1, i32 37, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="37" op_2_bw="27">
<![CDATA[
:150  %BCa_4 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %tmp_110, i27 %tmp_63)

]]></Node>
<StgValue><ssdm name="BCa_4"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:151  %Aga_1 = xor i64 %Da, %Aga1

]]></Node>
<StgValue><ssdm name="Aga_1"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="64">
<![CDATA[
:152  %tmp_112 = trunc i64 %Aga_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:153  %tmp_64 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Aga_1, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:154  %BCe_4 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_112, i36 %tmp_64)

]]></Node>
<StgValue><ssdm name="BCe_4"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:155  %Ake_1 = xor i64 %De, %Ake1

]]></Node>
<StgValue><ssdm name="Ake_1"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="64">
<![CDATA[
:156  %tmp_114 = trunc i64 %Ake_1 to i54

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157  %tmp_65 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Ake_1, i32 54, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:158  %BCi_4 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %tmp_114, i10 %tmp_65)

]]></Node>
<StgValue><ssdm name="BCi_4"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:159  %Ami_1 = xor i64 %Di, %Ami1

]]></Node>
<StgValue><ssdm name="Ami_1"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="49" op_0_bw="64">
<![CDATA[
:160  %tmp_115 = trunc i64 %Ami_1 to i49

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:161  %tmp_66 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Ami_1, i32 49, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
:162  %BCo_4 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %tmp_115, i15 %tmp_66)

]]></Node>
<StgValue><ssdm name="BCo_4"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:163  %Aso_1 = xor i64 %Do, %Aso1

]]></Node>
<StgValue><ssdm name="Aso_1"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="64">
<![CDATA[
:164  %tmp_117 = trunc i64 %Aso_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="56" op_0_bw="56" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:165  %tmp_67 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Aso_1, i32 8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
:166  %BCu_4 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_117, i56 %tmp_67)

]]></Node>
<StgValue><ssdm name="BCu_4"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:167  %tmp_68 = xor i64 %BCe_4, -1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:168  %tmp_69 = and i64 %BCi_4, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:169  %Ema = xor i64 %tmp_69, %BCa_4

]]></Node>
<StgValue><ssdm name="Ema"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:170  %tmp_70 = xor i64 %BCi_4, -1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:171  %tmp_71 = and i64 %BCo_4, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:172  %Eme = xor i64 %BCe_4, %tmp_71

]]></Node>
<StgValue><ssdm name="Eme"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:173  %tmp_72 = xor i64 %BCo_4, -1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:174  %tmp_73 = and i64 %BCu_4, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:175  %Emi = xor i64 %tmp_73, %BCi_4

]]></Node>
<StgValue><ssdm name="Emi"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:176  %tmp_75 = xor i64 %BCu_4, -1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:177  %tmp_77 = and i64 %BCa_4, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:178  %Emo = xor i64 %tmp_77, %BCo_4

]]></Node>
<StgValue><ssdm name="Emo"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:179  %tmp_79 = xor i64 %BCa_4, -1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:180  %tmp_81 = and i64 %BCe_4, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:181  %Emu = xor i64 %BCu_4, %tmp_81

]]></Node>
<StgValue><ssdm name="Emu"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:182  %Abi_1 = xor i64 %Di, %Abi1

]]></Node>
<StgValue><ssdm name="Abi_1"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="64">
<![CDATA[
:183  %tmp_118 = trunc i64 %Abi_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:184  %tmp_83 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Abi_1, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
:185  %BCa_5 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_118, i62 %tmp_83)

]]></Node>
<StgValue><ssdm name="BCa_5"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:186  %Ago_1 = xor i64 %Do, %Ago1

]]></Node>
<StgValue><ssdm name="Ago_1"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="64">
<![CDATA[
:187  %tmp_120 = trunc i64 %Ago_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:188  %tmp_84 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ago_1, i32 9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="9" op_2_bw="55">
<![CDATA[
:189  %BCe_5 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %tmp_120, i55 %tmp_84)

]]></Node>
<StgValue><ssdm name="BCe_5"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:190  %Aku_1 = xor i64 %Du, %Aku1

]]></Node>
<StgValue><ssdm name="Aku_1"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="25" op_0_bw="64">
<![CDATA[
:191  %tmp_123 = trunc i64 %Aku_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:192  %tmp_85 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Aku_1, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="25" op_2_bw="39">
<![CDATA[
:193  %BCi_5 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %tmp_123, i39 %tmp_85)

]]></Node>
<StgValue><ssdm name="BCi_5"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:194  %Ama_1 = xor i64 %Da, %Ama1

]]></Node>
<StgValue><ssdm name="Ama_1"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="23" op_0_bw="64">
<![CDATA[
:195  %tmp_126 = trunc i64 %Ama_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="41" op_0_bw="41" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:196  %tmp_86 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ama_1, i32 23, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="23" op_2_bw="41">
<![CDATA[
:197  %BCo_5 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %tmp_126, i41 %tmp_86)

]]></Node>
<StgValue><ssdm name="BCo_5"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:198  %Ase_1 = xor i64 %De, %Ase1

]]></Node>
<StgValue><ssdm name="Ase_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="62" op_0_bw="64">
<![CDATA[
:199  %tmp_129 = trunc i64 %Ase_1 to i62

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:200  %tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ase_1, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:201  %BCu_5 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %tmp_129, i2 %tmp_87)

]]></Node>
<StgValue><ssdm name="BCu_5"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:202  %tmp_88 = xor i64 %BCe_5, -1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:203  %tmp_89 = and i64 %BCi_5, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:204  %Esa = xor i64 %tmp_89, %BCa_5

]]></Node>
<StgValue><ssdm name="Esa"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:205  %tmp_90 = xor i64 %BCi_5, -1

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:206  %tmp_91 = and i64 %BCo_5, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:207  %Ese = xor i64 %BCe_5, %tmp_91

]]></Node>
<StgValue><ssdm name="Ese"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:208  %tmp_92 = xor i64 %BCo_5, -1

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:209  %tmp_93 = and i64 %BCu_5, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:210  %Esi = xor i64 %tmp_93, %BCi_5

]]></Node>
<StgValue><ssdm name="Esi"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:211  %tmp_95 = xor i64 %BCu_5, -1

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:212  %tmp_97 = and i64 %BCa_5, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:213  %Eso = xor i64 %BCo_5, %tmp_97

]]></Node>
<StgValue><ssdm name="Eso"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:214  %tmp_99 = xor i64 %BCa_5, -1

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:215  %tmp_101 = and i64 %BCe_5, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:216  %Esu = xor i64 %tmp_101, %BCu_5

]]></Node>
<StgValue><ssdm name="Esu"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:217  %tmp17 = xor i64 %Esa, %Eka

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:218  %tmp18 = xor i64 %Ega, %Eba

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:219  %tmp19 = xor i64 %tmp18, %Ema

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:220  %BCa_6 = xor i64 %tmp19, %tmp17

]]></Node>
<StgValue><ssdm name="BCa_6"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:221  %tmp20 = xor i64 %Ese, %Eke

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:222  %tmp21 = xor i64 %Ege, %Ebe

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:223  %tmp22 = xor i64 %tmp21, %Eme

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:224  %BCe_6 = xor i64 %tmp22, %tmp20

]]></Node>
<StgValue><ssdm name="BCe_6"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:225  %tmp23 = xor i64 %Eki, %Emi

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:226  %tmp24 = xor i64 %Esi, %Ebi

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:227  %tmp25 = xor i64 %tmp24, %Egi

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:228  %BCi_6 = xor i64 %tmp25, %tmp23

]]></Node>
<StgValue><ssdm name="BCi_6"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:229  %tmp26 = xor i64 %Ebo, %Emo

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:230  %tmp27 = xor i64 %Eko, %Ego

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:231  %tmp28 = xor i64 %tmp27, %Eso

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:232  %BCo_6 = xor i64 %tmp28, %tmp26

]]></Node>
<StgValue><ssdm name="BCo_6"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:233  %tmp29 = xor i64 %Emu, %Egu

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:234  %tmp30 = xor i64 %Ebu, %Esu

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:235  %tmp31 = xor i64 %tmp30, %Eku

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:236  %BCu_6 = xor i64 %tmp31, %tmp29

]]></Node>
<StgValue><ssdm name="BCu_6"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="63" op_0_bw="64">
<![CDATA[
:237  %tmp_131 = trunc i64 %BCe_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:238  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:239  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_131, i1 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:240  %Da_1 = xor i64 %tmp_103, %BCu_6

]]></Node>
<StgValue><ssdm name="Da_1"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="63" op_0_bw="64">
<![CDATA[
:241  %tmp_135 = trunc i64 %BCi_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:242  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:243  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_135, i1 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:244  %De_1 = xor i64 %BCa_6, %tmp_104

]]></Node>
<StgValue><ssdm name="De_1"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="63" op_0_bw="64">
<![CDATA[
:245  %tmp_151 = trunc i64 %BCo_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:246  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:247  %tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_151, i1 %tmp_153)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:248  %Di_1 = xor i64 %tmp_105, %BCe_6

]]></Node>
<StgValue><ssdm name="Di_1"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="63" op_0_bw="64">
<![CDATA[
:249  %tmp_155 = trunc i64 %BCu_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:250  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:251  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_155, i1 %tmp_157)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:252  %Do_1 = xor i64 %tmp_106, %BCi_6

]]></Node>
<StgValue><ssdm name="Do_1"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="63" op_0_bw="64">
<![CDATA[
:253  %tmp_163 = trunc i64 %BCa_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:254  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa_6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:255  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_163, i1 %tmp_169)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:256  %Du_1 = xor i64 %tmp_107, %BCo_6

]]></Node>
<StgValue><ssdm name="Du_1"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:257  %Eba_2 = xor i64 %Eba, %Da_1

]]></Node>
<StgValue><ssdm name="Eba_2"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:258  %Ege_1 = xor i64 %De_1, %Ege

]]></Node>
<StgValue><ssdm name="Ege_1"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="20" op_0_bw="64">
<![CDATA[
:259  %tmp_171 = trunc i64 %Ege_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:260  %tmp_109 = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Ege_1, i32 20, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="44">
<![CDATA[
:261  %BCe_7 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %tmp_171, i44 %tmp_109)

]]></Node>
<StgValue><ssdm name="BCe_7"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:262  %Eki_1 = xor i64 %Di_1, %Eki

]]></Node>
<StgValue><ssdm name="Eki_1"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="21" op_0_bw="64">
<![CDATA[
:263  %tmp_173 = trunc i64 %Eki_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="43" op_0_bw="43" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:264  %tmp_111 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Eki_1, i32 21, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="21" op_2_bw="43">
<![CDATA[
:265  %BCi_7 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %tmp_173, i43 %tmp_111)

]]></Node>
<StgValue><ssdm name="BCi_7"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:266  %Emo_1 = xor i64 %Do_1, %Emo

]]></Node>
<StgValue><ssdm name="Emo_1"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="43" op_0_bw="64">
<![CDATA[
:267  %tmp_175 = trunc i64 %Emo_1 to i43

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="21" op_0_bw="21" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:268  %tmp_113 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Emo_1, i32 43, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="43" op_2_bw="21">
<![CDATA[
:269  %BCo_7 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %tmp_175, i21 %tmp_113)

]]></Node>
<StgValue><ssdm name="BCo_7"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270  %Esu_1 = xor i64 %Du_1, %Esu

]]></Node>
<StgValue><ssdm name="Esu_1"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="50" op_0_bw="64">
<![CDATA[
:271  %tmp_177 = trunc i64 %Esu_1 to i50

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:272  %tmp_116 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Esu_1, i32 50, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="50" op_2_bw="14">
<![CDATA[
:273  %BCu_7 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %tmp_177, i14 %tmp_116)

]]></Node>
<StgValue><ssdm name="BCu_7"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:274  %tmp_119 = xor i64 %BCe_7, -1

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275  %tmp_121 = and i64 %BCi_7, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="5">
<![CDATA[
:279  %KeccakF_RoundConstan_4 = load i64* %KeccakF_RoundConstan_3, align 8

]]></Node>
<StgValue><ssdm name="KeccakF_RoundConstan_4"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:280  %tmp32 = xor i64 %Eba_2, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:281  %Aba_2 = xor i64 %tmp32, %KeccakF_RoundConstan_4

]]></Node>
<StgValue><ssdm name="Aba_2"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:282  %tmp_125 = xor i64 %BCi_7, -1

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:283  %tmp_127 = and i64 %BCo_7, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:284  %Abe_2 = xor i64 %BCe_7, %tmp_127

]]></Node>
<StgValue><ssdm name="Abe_2"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:285  %tmp_128 = xor i64 %BCo_7, -1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:286  %tmp_130 = and i64 %BCu_7, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:287  %Abi_2 = xor i64 %tmp_130, %BCi_7

]]></Node>
<StgValue><ssdm name="Abi_2"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:288  %tmp_132 = xor i64 %BCu_7, -1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:289  %tmp_134 = and i64 %Eba_2, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:290  %Abo_2 = xor i64 %tmp_134, %BCo_7

]]></Node>
<StgValue><ssdm name="Abo_2"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:291  %tmp_136 = xor i64 %Eba_2, -1

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:292  %tmp_137 = and i64 %BCe_7, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:293  %Abu_2 = xor i64 %BCu_7, %tmp_137

]]></Node>
<StgValue><ssdm name="Abu_2"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:294  %Ebo_1 = xor i64 %Do_1, %Ebo

]]></Node>
<StgValue><ssdm name="Ebo_1"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="36" op_0_bw="64">
<![CDATA[
:295  %tmp_189 = trunc i64 %Ebo_1 to i36

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="28" op_0_bw="28" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:296  %tmp_138 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Ebo_1, i32 36, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
:297  %BCa_8 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %tmp_189, i28 %tmp_138)

]]></Node>
<StgValue><ssdm name="BCa_8"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:298  %Egu_1 = xor i64 %Du_1, %Egu

]]></Node>
<StgValue><ssdm name="Egu_1"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="44" op_0_bw="64">
<![CDATA[
:299  %tmp_191 = trunc i64 %Egu_1 to i44

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="20" op_0_bw="20" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:300  %tmp_139 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Egu_1, i32 44, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="44" op_2_bw="20">
<![CDATA[
:301  %BCe_8 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %tmp_191, i20 %tmp_139)

]]></Node>
<StgValue><ssdm name="BCe_8"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:302  %Eka_1 = xor i64 %Da_1, %Eka

]]></Node>
<StgValue><ssdm name="Eka_1"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="61" op_0_bw="64">
<![CDATA[
:303  %tmp_193 = trunc i64 %Eka_1 to i61

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:304  %tmp_140 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Eka_1, i32 61, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
:305  %BCi_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_193, i3 %tmp_140)

]]></Node>
<StgValue><ssdm name="BCi_8"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:306  %Eme_1 = xor i64 %De_1, %Eme

]]></Node>
<StgValue><ssdm name="Eme_1"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="64">
<![CDATA[
:307  %tmp_195 = trunc i64 %Eme_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:308  %tmp_141 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Eme_1, i32 19, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="19" op_2_bw="45">
<![CDATA[
:309  %BCo_8 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_195, i45 %tmp_141)

]]></Node>
<StgValue><ssdm name="BCo_8"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:310  %Esi_1 = xor i64 %Di_1, %Esi

]]></Node>
<StgValue><ssdm name="Esi_1"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="64">
<![CDATA[
:311  %tmp_197 = trunc i64 %Esi_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:312  %tmp_142 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Esi_1, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="61">
<![CDATA[
:313  %BCu_8 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %tmp_197, i61 %tmp_142)

]]></Node>
<StgValue><ssdm name="BCu_8"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:314  %tmp_143 = xor i64 %BCe_8, -1

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:315  %tmp_144 = and i64 %BCi_8, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:316  %Aga_2 = xor i64 %tmp_144, %BCa_8

]]></Node>
<StgValue><ssdm name="Aga_2"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:317  %tmp_145 = xor i64 %BCi_8, -1

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:318  %tmp_146 = and i64 %BCo_8, %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:319  %Age_2 = xor i64 %BCe_8, %tmp_146

]]></Node>
<StgValue><ssdm name="Age_2"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:320  %tmp_147 = xor i64 %BCo_8, -1

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:321  %tmp_148 = and i64 %BCu_8, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:322  %Agi_2 = xor i64 %tmp_148, %BCi_8

]]></Node>
<StgValue><ssdm name="Agi_2"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:323  %tmp_150 = xor i64 %BCu_8, -1

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:324  %tmp_152 = and i64 %BCa_8, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:325  %Ago_2 = xor i64 %BCo_8, %tmp_152

]]></Node>
<StgValue><ssdm name="Ago_2"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:326  %tmp_154 = xor i64 %BCa_8, -1

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:327  %tmp_156 = and i64 %BCe_8, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:328  %Agu_2 = xor i64 %tmp_156, %BCu_8

]]></Node>
<StgValue><ssdm name="Agu_2"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:329  %Ebe_1 = xor i64 %De_1, %Ebe

]]></Node>
<StgValue><ssdm name="Ebe_1"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="63" op_0_bw="64">
<![CDATA[
:330  %tmp_209 = trunc i64 %Ebe_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:331  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Ebe_1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:332  %BCa_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_209, i1 %tmp_211)

]]></Node>
<StgValue><ssdm name="BCa_9"/></StgValue>
</operation>

<operation id="473" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:333  %Egi_1 = xor i64 %Di_1, %Egi

]]></Node>
<StgValue><ssdm name="Egi_1"/></StgValue>
</operation>

<operation id="474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="58" op_0_bw="64">
<![CDATA[
:334  %tmp_213 = trunc i64 %Egi_1 to i58

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:335  %tmp_158 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Egi_1, i32 58, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:336  %BCe_9 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %tmp_213, i6 %tmp_158)

]]></Node>
<StgValue><ssdm name="BCe_9"/></StgValue>
</operation>

<operation id="477" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:337  %Eko_1 = xor i64 %Do_1, %Eko

]]></Node>
<StgValue><ssdm name="Eko_1"/></StgValue>
</operation>

<operation id="478" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="39" op_0_bw="64">
<![CDATA[
:338  %tmp_215 = trunc i64 %Eko_1 to i39

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:339  %tmp_159 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Eko_1, i32 39, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
:340  %BCi_9 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_215, i25 %tmp_159)

]]></Node>
<StgValue><ssdm name="BCi_9"/></StgValue>
</operation>

<operation id="481" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:341  %Emu_1 = xor i64 %Du_1, %Emu

]]></Node>
<StgValue><ssdm name="Emu_1"/></StgValue>
</operation>

<operation id="482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="56" op_0_bw="64">
<![CDATA[
:342  %tmp_217 = trunc i64 %Emu_1 to i56

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:343  %tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Emu_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:344  %BCo_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %tmp_217, i8 %tmp_160)

]]></Node>
<StgValue><ssdm name="BCo_9"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:345  %Esa_1 = xor i64 %Da_1, %Esa

]]></Node>
<StgValue><ssdm name="Esa_1"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="46" op_0_bw="64">
<![CDATA[
:346  %tmp_223 = trunc i64 %Esa_1 to i46

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="18" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:347  %tmp_161 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Esa_1, i32 46, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
:348  %BCu_9 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %tmp_223, i18 %tmp_161)

]]></Node>
<StgValue><ssdm name="BCu_9"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:349  %tmp_162 = xor i64 %BCe_9, -1

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:350  %tmp_164 = and i64 %BCi_9, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:351  %Aka_2 = xor i64 %BCa_9, %tmp_164

]]></Node>
<StgValue><ssdm name="Aka_2"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:352  %tmp_165 = xor i64 %BCi_9, -1

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:353  %tmp_166 = and i64 %BCo_9, %tmp_165

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:354  %Ake_2 = xor i64 %tmp_166, %BCe_9

]]></Node>
<StgValue><ssdm name="Ake_2"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:355  %tmp_167 = xor i64 %BCo_9, -1

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:356  %tmp_168 = and i64 %BCu_9, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:357  %Aki_2 = xor i64 %tmp_168, %BCi_9

]]></Node>
<StgValue><ssdm name="Aki_2"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:358  %tmp_170 = xor i64 %BCu_9, -1

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:359  %tmp_172 = and i64 %BCa_9, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:360  %Ako_2 = xor i64 %BCo_9, %tmp_172

]]></Node>
<StgValue><ssdm name="Ako_2"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:361  %tmp_174 = xor i64 %BCa_9, -1

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:362  %tmp_176 = and i64 %BCe_9, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:363  %Aku_2 = xor i64 %tmp_176, %BCu_9

]]></Node>
<StgValue><ssdm name="Aku_2"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:364  %Ebu_1 = xor i64 %Du_1, %Ebu

]]></Node>
<StgValue><ssdm name="Ebu_1"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="37" op_0_bw="64">
<![CDATA[
:365  %tmp_224 = trunc i64 %Ebu_1 to i37

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:366  %tmp_178 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Ebu_1, i32 37, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="37" op_2_bw="27">
<![CDATA[
:367  %BCa_10 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %tmp_224, i27 %tmp_178)

]]></Node>
<StgValue><ssdm name="BCa_10"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:368  %Ega_1 = xor i64 %Da_1, %Ega

]]></Node>
<StgValue><ssdm name="Ega_1"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="28" op_0_bw="64">
<![CDATA[
:369  %tmp_225 = trunc i64 %Ega_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:370  %tmp_179 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Ega_1, i32 28, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
:371  %BCe_10 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_225, i36 %tmp_179)

]]></Node>
<StgValue><ssdm name="BCe_10"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:372  %Eke_1 = xor i64 %De_1, %Eke

]]></Node>
<StgValue><ssdm name="Eke_1"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="54" op_0_bw="64">
<![CDATA[
:373  %tmp_226 = trunc i64 %Eke_1 to i54

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:374  %tmp_180 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Eke_1, i32 54, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="10">
<![CDATA[
:375  %BCi_10 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %tmp_226, i10 %tmp_180)

]]></Node>
<StgValue><ssdm name="BCi_10"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:376  %Emi_1 = xor i64 %Di_1, %Emi

]]></Node>
<StgValue><ssdm name="Emi_1"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="49" op_0_bw="64">
<![CDATA[
:377  %tmp_227 = trunc i64 %Emi_1 to i49

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:378  %tmp_181 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Emi_1, i32 49, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="49" op_2_bw="15">
<![CDATA[
:379  %BCo_10 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %tmp_227, i15 %tmp_181)

]]></Node>
<StgValue><ssdm name="BCo_10"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:380  %Eso_1 = xor i64 %Do_1, %Eso

]]></Node>
<StgValue><ssdm name="Eso_1"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="64">
<![CDATA[
:381  %tmp_228 = trunc i64 %Eso_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="56" op_0_bw="56" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:382  %tmp_182 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Eso_1, i32 8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
:383  %BCu_10 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_228, i56 %tmp_182)

]]></Node>
<StgValue><ssdm name="BCu_10"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:384  %tmp_183 = xor i64 %BCe_10, -1

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:385  %tmp_184 = and i64 %BCi_10, %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:386  %Ama_2 = xor i64 %BCa_10, %tmp_184

]]></Node>
<StgValue><ssdm name="Ama_2"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:387  %tmp_185 = xor i64 %BCi_10, -1

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:388  %tmp_186 = and i64 %BCo_10, %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:389  %Ame_2 = xor i64 %tmp_186, %BCe_10

]]></Node>
<StgValue><ssdm name="Ame_2"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:390  %tmp_187 = xor i64 %BCo_10, -1

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:391  %tmp_188 = and i64 %BCu_10, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:392  %Ami_2 = xor i64 %BCi_10, %tmp_188

]]></Node>
<StgValue><ssdm name="Ami_2"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:393  %tmp_190 = xor i64 %BCu_10, -1

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:394  %tmp_192 = and i64 %BCa_10, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:395  %Amo_2 = xor i64 %tmp_192, %BCo_10

]]></Node>
<StgValue><ssdm name="Amo_2"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:396  %tmp_194 = xor i64 %BCa_10, -1

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:397  %tmp_196 = and i64 %BCe_10, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:398  %Amu_2 = xor i64 %tmp_196, %BCu_10

]]></Node>
<StgValue><ssdm name="Amu_2"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:399  %Ebi_1 = xor i64 %Di_1, %Ebi

]]></Node>
<StgValue><ssdm name="Ebi_1"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="64">
<![CDATA[
:400  %tmp_229 = trunc i64 %Ebi_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:401  %tmp_198 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Ebi_1, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
:402  %BCa_11 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_229, i62 %tmp_198)

]]></Node>
<StgValue><ssdm name="BCa_11"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:403  %Ego_1 = xor i64 %Do_1, %Ego

]]></Node>
<StgValue><ssdm name="Ego_1"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="64">
<![CDATA[
:404  %tmp_230 = trunc i64 %Ego_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="55" op_0_bw="55" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:405  %tmp_199 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ego_1, i32 9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="9" op_2_bw="55">
<![CDATA[
:406  %BCe_11 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %tmp_230, i55 %tmp_199)

]]></Node>
<StgValue><ssdm name="BCe_11"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:407  %Eku_1 = xor i64 %Du_1, %Eku

]]></Node>
<StgValue><ssdm name="Eku_1"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="25" op_0_bw="64">
<![CDATA[
:408  %tmp_231 = trunc i64 %Eku_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:409  %tmp_200 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Eku_1, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="25" op_2_bw="39">
<![CDATA[
:410  %BCi_11 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %tmp_231, i39 %tmp_200)

]]></Node>
<StgValue><ssdm name="BCi_11"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:411  %Ema_1 = xor i64 %Da_1, %Ema

]]></Node>
<StgValue><ssdm name="Ema_1"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="23" op_0_bw="64">
<![CDATA[
:412  %tmp_232 = trunc i64 %Ema_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="41" op_0_bw="41" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:413  %tmp_201 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ema_1, i32 23, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="23" op_2_bw="41">
<![CDATA[
:414  %BCo_11 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %tmp_232, i41 %tmp_201)

]]></Node>
<StgValue><ssdm name="BCo_11"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:415  %Ese_1 = xor i64 %De_1, %Ese

]]></Node>
<StgValue><ssdm name="Ese_1"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="62" op_0_bw="64">
<![CDATA[
:416  %tmp_233 = trunc i64 %Ese_1 to i62

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:417  %tmp_202 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ese_1, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:418  %BCu_11 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %tmp_233, i2 %tmp_202)

]]></Node>
<StgValue><ssdm name="BCu_11"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:419  %tmp_203 = xor i64 %BCe_11, -1

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:420  %tmp_204 = and i64 %BCi_11, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:421  %Asa_2 = xor i64 %tmp_204, %BCa_11

]]></Node>
<StgValue><ssdm name="Asa_2"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:422  %tmp_205 = xor i64 %BCi_11, -1

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:423  %tmp_206 = and i64 %BCo_11, %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:424  %Ase_2 = xor i64 %tmp_206, %BCe_11

]]></Node>
<StgValue><ssdm name="Ase_2"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:425  %tmp_207 = xor i64 %BCo_11, -1

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:426  %tmp_208 = and i64 %BCu_11, %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:427  %Asi_2 = xor i64 %BCi_11, %tmp_208

]]></Node>
<StgValue><ssdm name="Asi_2"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:428  %tmp_210 = xor i64 %BCu_11, -1

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:429  %tmp_212 = and i64 %BCa_11, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:430  %Aso_2 = xor i64 %tmp_212, %BCo_11

]]></Node>
<StgValue><ssdm name="Aso_2"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:431  %tmp_214 = xor i64 %BCa_11, -1

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:432  %tmp_216 = and i64 %BCe_11, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:433  %Asu_2 = xor i64 %BCu_11, %tmp_216

]]></Node>
<StgValue><ssdm name="Asu_2"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
:435  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="575" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 %Abi1, i64* %state_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:3  store i64 %Abo1, i64* %state_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="577" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:4  store i64 %Abu1, i64* %state_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:5  store i64 %Aga1, i64* %state_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="579" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:6  store i64 %Age1, i64* %state_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:7  store i64 %Agi1, i64* %state_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="581" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:8  store i64 %Ago1, i64* %state_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:9  store i64 %Agu1, i64* %state_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="583" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:10  store i64 %Aka1, i64* %state_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:11  store i64 %Ake1, i64* %state_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="585" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:12  store i64 %Aki1, i64* %state_addr_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:13  store i64 %Ako1, i64* %state_addr_13, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="587" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:14  store i64 %Aku1, i64* %state_addr_14, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:15  store i64 %Ama1, i64* %state_addr_15, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="589" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:16  store i64 %Ame1, i64* %state_addr_16, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:17  store i64 %Ami1, i64* %state_addr_17, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="591" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:18  store i64 %Amo1, i64* %state_addr_18, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:19  store i64 %Amu1, i64* %state_addr_19, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="593" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:20  store i64 %Asa1, i64* %state_addr_20, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:21  store i64 %Ase1, i64* %state_addr_21, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="595" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:22  store i64 %Asi1, i64* %state_addr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:23  store i64 %Aso1, i64* %state_addr_23, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="597" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:24  store i64 %Asu1, i64* %state_addr_24, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0">
<![CDATA[
:25  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
