

================================================================
== Vitis HLS Report for 'generic_round_double_s'
================================================================
* Date:           Thu Apr 10 17:55:57 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        cicada_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  3.064 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.500 ns|  12.500 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:188]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 5 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 6 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.98ns)   --->   "%icmp_ln1019 = icmp_ult  i11 %tmp_253, i11 1022"   --->   Operation 7 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.98ns)   --->   "%icmp_ln1019_1 = icmp_ugt  i11 %tmp_253, i11 1075"   --->   Operation 8 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57"   --->   Operation 9 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln527 = zext i6 %index"   --->   Operation 10 'zext' 'zext_ln527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln527" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:208]   --->   Operation 11 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.26ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:213]   --->   Operation 12 'load' 'mask' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%one_half_table_addr = getelementptr i53 %one_half_table, i64 0, i64 %zext_ln527" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:209]   --->   Operation 13 'getelementptr' 'one_half_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.26ns)   --->   "%one_half = load i6 %one_half_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:209]   --->   Operation 14 'load' 'one_half' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 15 [1/2] (2.26ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:213]   --->   Operation 15 'load' 'mask' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_2 : Operation 16 [1/2] (2.26ns)   --->   "%one_half = load i6 %one_half_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:209]   --->   Operation 16 'load' 'one_half' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 17 'bitselect' 'p_Result_s' <Predicate = (icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%p_Result_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 0"   --->   Operation 18 'bitconcatenate' 'p_Result_34' <Predicate = (icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i53 %one_half" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:204]   --->   Operation 19 'zext' 'zext_ln204' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.81ns)   --->   "%data_V_1 = add i64 %zext_ln204, i64 %data_V"   --->   Operation 20 'add' 'data_V_1' <Predicate = (!icmp_ln1019)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%tmp_254 = trunc i64 %data_V_1"   --->   Operation 21 'trunc' 'tmp_254' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%xor_ln1481 = xor i52 %mask, i52 4503599627370495"   --->   Operation 22 'xor' 'xor_ln1481' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%xs_sig_V = and i52 %tmp_254, i52 %xor_ln1481"   --->   Operation 23 'and' 'xs_sig_V' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %data_V_1, i32 52, i32 63"   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%p_Result_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %tmp, i52 %xs_sig_V"   --->   Operation 25 'bitconcatenate' 'p_Result_35' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%select_ln1019 = select i1 %icmp_ln1019, i64 %p_Result_34, i64 %p_Result_35"   --->   Operation 26 'select' 'select_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.62ns) (out node of the LUT)   --->   "%bitcast_ln1019 = bitcast i64 %select_ln1019"   --->   Operation 27 'bitcast' 'bitcast_ln1019' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019_1)   --->   "%xor_ln1019 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 28 'xor' 'xor_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019_1)   --->   "%and_ln1019 = and i1 %icmp_ln1019_1, i1 %xor_ln1019"   --->   Operation 29 'and' 'and_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln1019_1 = select i1 %and_ln1019, i64 %x_read, i64 %bitcast_ln1019"   --->   Operation 30 'select' 'select_ln1019_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln216 = ret i64 %select_ln1019_1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:216]   --->   Operation 31 'ret' 'ret_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	wire read operation ('x', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:188) on port 'x' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:188) [4]  (0 ns)
	'getelementptr' operation ('mask_table_addr', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:208) [13]  (0 ns)
	'load' operation ('mask', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:213) on array 'mask_table' [14]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('mask', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:213) on array 'mask_table' [14]  (2.27 ns)

 <State 3>: 3.06ns
The critical path consists of the following:
	'add' operation ('data.V') [18]  (1.81 ns)
	'select' operation ('select_ln1019') [24]  (0 ns)
	'select' operation ('select_ln1019_1') [28]  (0.625 ns)
	blocking operation 0.625 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
