// Seed: 241204570
`timescale 1ps / 1 ps
module module_0 (
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    output logic id_13,
    input id_14,
    output id_15,
    output id_16
);
  logic id_17;
  assign id_10 = id_4;
  assign id_5[1'd0] = id_13;
  assign id_7 = id_17;
  assign id_1 = id_4;
  always @(id_5) begin
    id_1 = 1;
  end
endmodule
