Running: C:\Arq\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/TB_ProcesadorMonociclo_isim_beh.exe -prj C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/TB_ProcesadorMonociclo_beh.prj work.TB_ProcesadorMonociclo 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/UnidadControl.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Seu.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Register_file.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/NPC.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Mux.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/IM.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/ALU.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Adder.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/Procesador.vhd" into library work
Parsing VHDL file "C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/TB_ProcesadorMonociclo.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture sum of entity Adder [adder_default]
Compiling architecture behavioral of entity NPC [npc_default]
Compiling architecture instructionmemory of entity IM [im_default]
Compiling architecture uc_arq of entity UnidadControl [unidadcontrol_default]
Compiling architecture arqui_rf of entity Register_file [register_file_default]
Compiling architecture mux_arq of entity Mux [mux_default]
Compiling architecture seu_arq of entity Seu [seu_default]
Compiling architecture alu_arq of entity ALU [alu_default]
Compiling architecture arq_proecesadorm of entity ProcesadorM [procesadorm_default]
Compiling architecture behavior of entity tb_procesadormonociclo
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable C:/Users/LuisaM/Documents/Universidad/Arq computadores/ProcesadorMonociclo/TB_ProcesadorMonociclo_isim_beh.exe
Fuse Memory Usage: 34280 KB
Fuse CPU Usage: 1483 ms
