
SPI_accelometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ba4  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d6c  08000d6c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d6c  08000d6c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000d6c  08000d6c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d6c  08000d6c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d6c  08000d6c  00010d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d70  08000d70  00010d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000d74  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  20000008  08000d78  00020008  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  08000d78  00020054  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000174d  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000684  00000000  00000000  000217c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000238  00000000  00000000  00021e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000018b  00000000  00000000  00022080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002072a  00000000  00000000  0002220b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002e1c  00000000  00000000  00042935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c65f6  00000000  00000000  00045751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000758  00000000  00000000  0010bd48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0010c4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000008 	.word	0x20000008
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000d54 	.word	0x08000d54

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000000c 	.word	0x2000000c
 8000204:	08000d54 	.word	0x08000d54

08000208 <__aeabi_dmul>:
 8000208:	b570      	push	{r4, r5, r6, lr}
 800020a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800020e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000212:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000216:	bf1d      	ittte	ne
 8000218:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800021c:	ea94 0f0c 	teqne	r4, ip
 8000220:	ea95 0f0c 	teqne	r5, ip
 8000224:	f000 f8de 	bleq	80003e4 <__aeabi_dmul+0x1dc>
 8000228:	442c      	add	r4, r5
 800022a:	ea81 0603 	eor.w	r6, r1, r3
 800022e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000232:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000236:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800023a:	bf18      	it	ne
 800023c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000240:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000244:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000248:	d038      	beq.n	80002bc <__aeabi_dmul+0xb4>
 800024a:	fba0 ce02 	umull	ip, lr, r0, r2
 800024e:	f04f 0500 	mov.w	r5, #0
 8000252:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000256:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800025a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800025e:	f04f 0600 	mov.w	r6, #0
 8000262:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000266:	f09c 0f00 	teq	ip, #0
 800026a:	bf18      	it	ne
 800026c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000270:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000274:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000278:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800027c:	d204      	bcs.n	8000288 <__aeabi_dmul+0x80>
 800027e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000282:	416d      	adcs	r5, r5
 8000284:	eb46 0606 	adc.w	r6, r6, r6
 8000288:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800028c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000290:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000294:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000298:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800029c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002a0:	bf88      	it	hi
 80002a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002a6:	d81e      	bhi.n	80002e6 <__aeabi_dmul+0xde>
 80002a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	pop	{r4, r5, r6, pc}
 80002bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002c0:	ea46 0101 	orr.w	r1, r6, r1
 80002c4:	ea40 0002 	orr.w	r0, r0, r2
 80002c8:	ea81 0103 	eor.w	r1, r1, r3
 80002cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002d0:	bfc2      	ittt	gt
 80002d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002da:	bd70      	popgt	{r4, r5, r6, pc}
 80002dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002e0:	f04f 0e00 	mov.w	lr, #0
 80002e4:	3c01      	subs	r4, #1
 80002e6:	f300 80ab 	bgt.w	8000440 <__aeabi_dmul+0x238>
 80002ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ee:	bfde      	ittt	le
 80002f0:	2000      	movle	r0, #0
 80002f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002f6:	bd70      	pople	{r4, r5, r6, pc}
 80002f8:	f1c4 0400 	rsb	r4, r4, #0
 80002fc:	3c20      	subs	r4, #32
 80002fe:	da35      	bge.n	800036c <__aeabi_dmul+0x164>
 8000300:	340c      	adds	r4, #12
 8000302:	dc1b      	bgt.n	800033c <__aeabi_dmul+0x134>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f305 	lsl.w	r3, r0, r5
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f205 	lsl.w	r2, r1, r5
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000320:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	fa21 f604 	lsr.w	r6, r1, r4
 800032c:	eb42 0106 	adc.w	r1, r2, r6
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 040c 	rsb	r4, r4, #12
 8000340:	f1c4 0520 	rsb	r5, r4, #32
 8000344:	fa00 f304 	lsl.w	r3, r0, r4
 8000348:	fa20 f005 	lsr.w	r0, r0, r5
 800034c:	fa01 f204 	lsl.w	r2, r1, r4
 8000350:	ea40 0002 	orr.w	r0, r0, r2
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000358:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f1c4 0520 	rsb	r5, r4, #32
 8000370:	fa00 f205 	lsl.w	r2, r0, r5
 8000374:	ea4e 0e02 	orr.w	lr, lr, r2
 8000378:	fa20 f304 	lsr.w	r3, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea43 0302 	orr.w	r3, r3, r2
 8000384:	fa21 f004 	lsr.w	r0, r1, r4
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	fa21 f204 	lsr.w	r2, r1, r4
 8000390:	ea20 0002 	bic.w	r0, r0, r2
 8000394:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f094 0f00 	teq	r4, #0
 80003a8:	d10f      	bne.n	80003ca <__aeabi_dmul+0x1c2>
 80003aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003ae:	0040      	lsls	r0, r0, #1
 80003b0:	eb41 0101 	adc.w	r1, r1, r1
 80003b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3c01      	subeq	r4, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1a6>
 80003be:	ea41 0106 	orr.w	r1, r1, r6
 80003c2:	f095 0f00 	teq	r5, #0
 80003c6:	bf18      	it	ne
 80003c8:	4770      	bxne	lr
 80003ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ce:	0052      	lsls	r2, r2, #1
 80003d0:	eb43 0303 	adc.w	r3, r3, r3
 80003d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3d01      	subeq	r5, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1c6>
 80003de:	ea43 0306 	orr.w	r3, r3, r6
 80003e2:	4770      	bx	lr
 80003e4:	ea94 0f0c 	teq	r4, ip
 80003e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ec:	bf18      	it	ne
 80003ee:	ea95 0f0c 	teqne	r5, ip
 80003f2:	d00c      	beq.n	800040e <__aeabi_dmul+0x206>
 80003f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f8:	bf18      	it	ne
 80003fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fe:	d1d1      	bne.n	80003a4 <__aeabi_dmul+0x19c>
 8000400:	ea81 0103 	eor.w	r1, r1, r3
 8000404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000408:	f04f 0000 	mov.w	r0, #0
 800040c:	bd70      	pop	{r4, r5, r6, pc}
 800040e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000412:	bf06      	itte	eq
 8000414:	4610      	moveq	r0, r2
 8000416:	4619      	moveq	r1, r3
 8000418:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041c:	d019      	beq.n	8000452 <__aeabi_dmul+0x24a>
 800041e:	ea94 0f0c 	teq	r4, ip
 8000422:	d102      	bne.n	800042a <__aeabi_dmul+0x222>
 8000424:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000428:	d113      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800042a:	ea95 0f0c 	teq	r5, ip
 800042e:	d105      	bne.n	800043c <__aeabi_dmul+0x234>
 8000430:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000434:	bf1c      	itt	ne
 8000436:	4610      	movne	r0, r2
 8000438:	4619      	movne	r1, r3
 800043a:	d10a      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800043c:	ea81 0103 	eor.w	r1, r1, r3
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000448:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800044c:	f04f 0000 	mov.w	r0, #0
 8000450:	bd70      	pop	{r4, r5, r6, pc}
 8000452:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000456:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800045a:	bd70      	pop	{r4, r5, r6, pc}

0800045c <__aeabi_drsub>:
 800045c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e002      	b.n	8000468 <__adddf3>
 8000462:	bf00      	nop

08000464 <__aeabi_dsub>:
 8000464:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000468 <__adddf3>:
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000472:	ea94 0f05 	teq	r4, r5
 8000476:	bf08      	it	eq
 8000478:	ea90 0f02 	teqeq	r0, r2
 800047c:	bf1f      	itttt	ne
 800047e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000482:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000486:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800048a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048e:	f000 80e2 	beq.w	8000656 <__adddf3+0x1ee>
 8000492:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000496:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800049a:	bfb8      	it	lt
 800049c:	426d      	neglt	r5, r5
 800049e:	dd0c      	ble.n	80004ba <__adddf3+0x52>
 80004a0:	442c      	add	r4, r5
 80004a2:	ea80 0202 	eor.w	r2, r0, r2
 80004a6:	ea81 0303 	eor.w	r3, r1, r3
 80004aa:	ea82 0000 	eor.w	r0, r2, r0
 80004ae:	ea83 0101 	eor.w	r1, r3, r1
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	2d36      	cmp	r5, #54	; 0x36
 80004bc:	bf88      	it	hi
 80004be:	bd30      	pophi	{r4, r5, pc}
 80004c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004d0:	d002      	beq.n	80004d8 <__adddf3+0x70>
 80004d2:	4240      	negs	r0, r0
 80004d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e4:	d002      	beq.n	80004ec <__adddf3+0x84>
 80004e6:	4252      	negs	r2, r2
 80004e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ec:	ea94 0f05 	teq	r4, r5
 80004f0:	f000 80a7 	beq.w	8000642 <__adddf3+0x1da>
 80004f4:	f1a4 0401 	sub.w	r4, r4, #1
 80004f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004fc:	db0d      	blt.n	800051a <__adddf3+0xb2>
 80004fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000502:	fa22 f205 	lsr.w	r2, r2, r5
 8000506:	1880      	adds	r0, r0, r2
 8000508:	f141 0100 	adc.w	r1, r1, #0
 800050c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000510:	1880      	adds	r0, r0, r2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	4159      	adcs	r1, r3
 8000518:	e00e      	b.n	8000538 <__adddf3+0xd0>
 800051a:	f1a5 0520 	sub.w	r5, r5, #32
 800051e:	f10e 0e20 	add.w	lr, lr, #32
 8000522:	2a01      	cmp	r2, #1
 8000524:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000528:	bf28      	it	cs
 800052a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	18c0      	adds	r0, r0, r3
 8000534:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	d507      	bpl.n	800054e <__adddf3+0xe6>
 800053e:	f04f 0e00 	mov.w	lr, #0
 8000542:	f1dc 0c00 	rsbs	ip, ip, #0
 8000546:	eb7e 0000 	sbcs.w	r0, lr, r0
 800054a:	eb6e 0101 	sbc.w	r1, lr, r1
 800054e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000552:	d31b      	bcc.n	800058c <__adddf3+0x124>
 8000554:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000558:	d30c      	bcc.n	8000574 <__adddf3+0x10c>
 800055a:	0849      	lsrs	r1, r1, #1
 800055c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000560:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000564:	f104 0401 	add.w	r4, r4, #1
 8000568:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800056c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000570:	f080 809a 	bcs.w	80006a8 <__adddf3+0x240>
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	ea41 0105 	orr.w	r1, r1, r5
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000590:	4140      	adcs	r0, r0
 8000592:	eb41 0101 	adc.w	r1, r1, r1
 8000596:	3c01      	subs	r4, #1
 8000598:	bf28      	it	cs
 800059a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800059e:	d2e9      	bcs.n	8000574 <__adddf3+0x10c>
 80005a0:	f091 0f00 	teq	r1, #0
 80005a4:	bf04      	itt	eq
 80005a6:	4601      	moveq	r1, r0
 80005a8:	2000      	moveq	r0, #0
 80005aa:	fab1 f381 	clz	r3, r1
 80005ae:	bf08      	it	eq
 80005b0:	3320      	addeq	r3, #32
 80005b2:	f1a3 030b 	sub.w	r3, r3, #11
 80005b6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ba:	da0c      	bge.n	80005d6 <__adddf3+0x16e>
 80005bc:	320c      	adds	r2, #12
 80005be:	dd08      	ble.n	80005d2 <__adddf3+0x16a>
 80005c0:	f102 0c14 	add.w	ip, r2, #20
 80005c4:	f1c2 020c 	rsb	r2, r2, #12
 80005c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005cc:	fa21 f102 	lsr.w	r1, r1, r2
 80005d0:	e00c      	b.n	80005ec <__adddf3+0x184>
 80005d2:	f102 0214 	add.w	r2, r2, #20
 80005d6:	bfd8      	it	le
 80005d8:	f1c2 0c20 	rsble	ip, r2, #32
 80005dc:	fa01 f102 	lsl.w	r1, r1, r2
 80005e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e4:	bfdc      	itt	le
 80005e6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ea:	4090      	lslle	r0, r2
 80005ec:	1ae4      	subs	r4, r4, r3
 80005ee:	bfa2      	ittt	ge
 80005f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f4:	4329      	orrge	r1, r5
 80005f6:	bd30      	popge	{r4, r5, pc}
 80005f8:	ea6f 0404 	mvn.w	r4, r4
 80005fc:	3c1f      	subs	r4, #31
 80005fe:	da1c      	bge.n	800063a <__adddf3+0x1d2>
 8000600:	340c      	adds	r4, #12
 8000602:	dc0e      	bgt.n	8000622 <__adddf3+0x1ba>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0220 	rsb	r2, r4, #32
 800060c:	fa20 f004 	lsr.w	r0, r0, r4
 8000610:	fa01 f302 	lsl.w	r3, r1, r2
 8000614:	ea40 0003 	orr.w	r0, r0, r3
 8000618:	fa21 f304 	lsr.w	r3, r1, r4
 800061c:	ea45 0103 	orr.w	r1, r5, r3
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f1c4 040c 	rsb	r4, r4, #12
 8000626:	f1c4 0220 	rsb	r2, r4, #32
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 f304 	lsl.w	r3, r1, r4
 8000632:	ea40 0003 	orr.w	r0, r0, r3
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	fa21 f004 	lsr.w	r0, r1, r4
 800063e:	4629      	mov	r1, r5
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f094 0f00 	teq	r4, #0
 8000646:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800064a:	bf06      	itte	eq
 800064c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000650:	3401      	addeq	r4, #1
 8000652:	3d01      	subne	r5, #1
 8000654:	e74e      	b.n	80004f4 <__adddf3+0x8c>
 8000656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800065a:	bf18      	it	ne
 800065c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000660:	d029      	beq.n	80006b6 <__adddf3+0x24e>
 8000662:	ea94 0f05 	teq	r4, r5
 8000666:	bf08      	it	eq
 8000668:	ea90 0f02 	teqeq	r0, r2
 800066c:	d005      	beq.n	800067a <__adddf3+0x212>
 800066e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000672:	bf04      	itt	eq
 8000674:	4619      	moveq	r1, r3
 8000676:	4610      	moveq	r0, r2
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	ea91 0f03 	teq	r1, r3
 800067e:	bf1e      	ittt	ne
 8000680:	2100      	movne	r1, #0
 8000682:	2000      	movne	r0, #0
 8000684:	bd30      	popne	{r4, r5, pc}
 8000686:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800068a:	d105      	bne.n	8000698 <__adddf3+0x230>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	4149      	adcs	r1, r1
 8000690:	bf28      	it	cs
 8000692:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd30      	pop	{r4, r5, pc}
 8000698:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800069c:	bf3c      	itt	cc
 800069e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006a2:	bd30      	popcc	{r4, r5, pc}
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006b0:	f04f 0000 	mov.w	r0, #0
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ba:	bf1a      	itte	ne
 80006bc:	4619      	movne	r1, r3
 80006be:	4610      	movne	r0, r2
 80006c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c4:	bf1c      	itt	ne
 80006c6:	460b      	movne	r3, r1
 80006c8:	4602      	movne	r2, r0
 80006ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ce:	bf06      	itte	eq
 80006d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d4:	ea91 0f03 	teqeq	r1, r3
 80006d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	bf00      	nop

080006e0 <__aeabi_ui2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f4:	f04f 0500 	mov.w	r5, #0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e750      	b.n	80005a0 <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_i2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000714:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000718:	bf48      	it	mi
 800071a:	4240      	negmi	r0, r0
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	e73e      	b.n	80005a0 <__adddf3+0x138>
 8000722:	bf00      	nop

08000724 <__aeabi_f2d>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800072a:	ea4f 0131 	mov.w	r1, r1, rrx
 800072e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000732:	bf1f      	itttt	ne
 8000734:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000738:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800073c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000740:	4770      	bxne	lr
 8000742:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000746:	bf08      	it	eq
 8000748:	4770      	bxeq	lr
 800074a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800074e:	bf04      	itt	eq
 8000750:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000754:	4770      	bxeq	lr
 8000756:	b530      	push	{r4, r5, lr}
 8000758:	f44f 7460 	mov.w	r4, #896	; 0x380
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	e71c      	b.n	80005a0 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_ul2d>:
 8000768:	ea50 0201 	orrs.w	r2, r0, r1
 800076c:	bf08      	it	eq
 800076e:	4770      	bxeq	lr
 8000770:	b530      	push	{r4, r5, lr}
 8000772:	f04f 0500 	mov.w	r5, #0
 8000776:	e00a      	b.n	800078e <__aeabi_l2d+0x16>

08000778 <__aeabi_l2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000786:	d502      	bpl.n	800078e <__aeabi_l2d+0x16>
 8000788:	4240      	negs	r0, r0
 800078a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000792:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000796:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800079a:	f43f aed8 	beq.w	800054e <__adddf3+0xe6>
 800079e:	f04f 0203 	mov.w	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ae:	bf18      	it	ne
 80007b0:	3203      	addne	r2, #3
 80007b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b6:	f1c2 0320 	rsb	r3, r2, #32
 80007ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80007be:	fa20 f002 	lsr.w	r0, r0, r2
 80007c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c6:	ea40 000e 	orr.w	r0, r0, lr
 80007ca:	fa21 f102 	lsr.w	r1, r1, r2
 80007ce:	4414      	add	r4, r2
 80007d0:	e6bd      	b.n	800054e <__adddf3+0xe6>
 80007d2:	bf00      	nop

080007d4 <adxl_read>:
#define	  READ_OPERATION		    0x80



void adxl_read(uint8_t address, uint8_t * rxdata)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	6039      	str	r1, [r7, #0]
 80007de:	71fb      	strb	r3, [r7, #7]

	  /*Set read operation*/
	  address |= READ_OPERATION;
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	71fb      	strb	r3, [r7, #7]

	  /*Enable multi-byte*/
	  address |= MULTI_BYTE_EN;
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	71fb      	strb	r3, [r7, #7]

	  /*Pull cs line low to enable slave*/
	  cs_enable();
 80007f4:	f000 f9f0 	bl	8000bd8 <cs_enable>

      /*Send address*/
	  spi1_transmit(&address,1);
 80007f8:	1dfb      	adds	r3, r7, #7
 80007fa:	2101      	movs	r1, #1
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f98d 	bl	8000b1c <spi1_transmit>

	  /*Read 6 bytes */
	  spi1_receive(rxdata,6);
 8000802:	2106      	movs	r1, #6
 8000804:	6838      	ldr	r0, [r7, #0]
 8000806:	f000 f9c1 	bl	8000b8c <spi1_receive>

	  /*Pull cs line high to disable slave*/
	  cs_disable();
 800080a:	f000 f9f5 	bl	8000bf8 <cs_disable>

}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}

08000816 <adxl_write>:

void adxl_write (uint8_t address, uint8_t value)
{
 8000816:	b580      	push	{r7, lr}
 8000818:	b084      	sub	sp, #16
 800081a:	af00      	add	r7, sp, #0
 800081c:	4603      	mov	r3, r0
 800081e:	460a      	mov	r2, r1
 8000820:	71fb      	strb	r3, [r7, #7]
 8000822:	4613      	mov	r3, r2
 8000824:	71bb      	strb	r3, [r7, #6]
  uint8_t data[2];

  /*Enable multi-byte, place address into buffer*/
  data[0] = address|MULTI_BYTE_EN;
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800082c:	b2db      	uxtb	r3, r3
 800082e:	733b      	strb	r3, [r7, #12]

  /*Place data into buffer*/
  data[1] = value;
 8000830:	79bb      	ldrb	r3, [r7, #6]
 8000832:	737b      	strb	r3, [r7, #13]

  /*Pull cs line low to enable slave*/
  cs_enable();
 8000834:	f000 f9d0 	bl	8000bd8 <cs_enable>

  /*Transmit data and address*/
  spi1_transmit(data, 2);
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2102      	movs	r1, #2
 800083e:	4618      	mov	r0, r3
 8000840:	f000 f96c 	bl	8000b1c <spi1_transmit>

  /*Pull cs line high to disable slave*/
  cs_disable();
 8000844:	f000 f9d8 	bl	8000bf8 <cs_disable>


}
 8000848:	bf00      	nop
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <adxl_init>:



void adxl_init (void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	/*Enable SPI gpio*/
	spi_gpio_init();
 8000854:	f000 f87e 	bl	8000954 <spi_gpio_init>

	/*Config SPI*/
	spi1_config();
 8000858:	f000 f906 	bl	8000a68 <spi1_config>

	/*Set data format range to +-4g*/
	adxl_write (DATA_FORMAT_R, FOUR_G);
 800085c:	2101      	movs	r1, #1
 800085e:	2031      	movs	r0, #49	; 0x31
 8000860:	f7ff ffd9 	bl	8000816 <adxl_write>

	/*Reset all bits*/
	adxl_write (POWER_CTL_R, RESET);
 8000864:	2100      	movs	r1, #0
 8000866:	202d      	movs	r0, #45	; 0x2d
 8000868:	f7ff ffd5 	bl	8000816 <adxl_write>

	/*Configure power control measure bit*/
	adxl_write (POWER_CTL_R, SET_MEASURE_B);
 800086c:	2108      	movs	r1, #8
 800086e:	202d      	movs	r0, #45	; 0x2d
 8000870:	f7ff ffd1 	bl	8000816 <adxl_write>
}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}

08000878 <main>:
double xg, yg, zg;

 uint8_t data_rec[6];

int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0


	adxl_init();
 800087c:	f7ff ffe8 	bl	8000850 <adxl_init>


	while(1)
	{
		adxl_read(DATA_START_ADDR,data_rec);
 8000880:	492d      	ldr	r1, [pc, #180]	; (8000938 <main+0xc0>)
 8000882:	2032      	movs	r0, #50	; 0x32
 8000884:	f7ff ffa6 	bl	80007d4 <adxl_read>

		 x = ((data_rec[1]<<8)|data_rec[0]);
 8000888:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <main+0xc0>)
 800088a:	785b      	ldrb	r3, [r3, #1]
 800088c:	021b      	lsls	r3, r3, #8
 800088e:	b21a      	sxth	r2, r3
 8000890:	4b29      	ldr	r3, [pc, #164]	; (8000938 <main+0xc0>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	b21b      	sxth	r3, r3
 8000896:	4313      	orrs	r3, r2
 8000898:	b21a      	sxth	r2, r3
 800089a:	4b28      	ldr	r3, [pc, #160]	; (800093c <main+0xc4>)
 800089c:	801a      	strh	r2, [r3, #0]
		 y = ((data_rec[3]<<8)|data_rec[2]);
 800089e:	4b26      	ldr	r3, [pc, #152]	; (8000938 <main+0xc0>)
 80008a0:	78db      	ldrb	r3, [r3, #3]
 80008a2:	021b      	lsls	r3, r3, #8
 80008a4:	b21a      	sxth	r2, r3
 80008a6:	4b24      	ldr	r3, [pc, #144]	; (8000938 <main+0xc0>)
 80008a8:	789b      	ldrb	r3, [r3, #2]
 80008aa:	b21b      	sxth	r3, r3
 80008ac:	4313      	orrs	r3, r2
 80008ae:	b21a      	sxth	r2, r3
 80008b0:	4b23      	ldr	r3, [pc, #140]	; (8000940 <main+0xc8>)
 80008b2:	801a      	strh	r2, [r3, #0]
		 z = ((data_rec[5]<<8)|data_rec[4]);
 80008b4:	4b20      	ldr	r3, [pc, #128]	; (8000938 <main+0xc0>)
 80008b6:	795b      	ldrb	r3, [r3, #5]
 80008b8:	021b      	lsls	r3, r3, #8
 80008ba:	b21a      	sxth	r2, r3
 80008bc:	4b1e      	ldr	r3, [pc, #120]	; (8000938 <main+0xc0>)
 80008be:	791b      	ldrb	r3, [r3, #4]
 80008c0:	b21b      	sxth	r3, r3
 80008c2:	4313      	orrs	r3, r2
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	4b1f      	ldr	r3, [pc, #124]	; (8000944 <main+0xcc>)
 80008c8:	801a      	strh	r2, [r3, #0]

		xg = (x * 0.0078);
 80008ca:	4b1c      	ldr	r3, [pc, #112]	; (800093c <main+0xc4>)
 80008cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff15 	bl	8000700 <__aeabi_i2d>
 80008d6:	a316      	add	r3, pc, #88	; (adr r3, 8000930 <main+0xb8>)
 80008d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008dc:	f7ff fc94 	bl	8000208 <__aeabi_dmul>
 80008e0:	4602      	mov	r2, r0
 80008e2:	460b      	mov	r3, r1
 80008e4:	4918      	ldr	r1, [pc, #96]	; (8000948 <main+0xd0>)
 80008e6:	e9c1 2300 	strd	r2, r3, [r1]
		yg = (y * 0.0078);
 80008ea:	4b15      	ldr	r3, [pc, #84]	; (8000940 <main+0xc8>)
 80008ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff ff05 	bl	8000700 <__aeabi_i2d>
 80008f6:	a30e      	add	r3, pc, #56	; (adr r3, 8000930 <main+0xb8>)
 80008f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008fc:	f7ff fc84 	bl	8000208 <__aeabi_dmul>
 8000900:	4602      	mov	r2, r0
 8000902:	460b      	mov	r3, r1
 8000904:	4911      	ldr	r1, [pc, #68]	; (800094c <main+0xd4>)
 8000906:	e9c1 2300 	strd	r2, r3, [r1]
		zg = (z * 0.0078);
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <main+0xcc>)
 800090c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff fef5 	bl	8000700 <__aeabi_i2d>
 8000916:	a306      	add	r3, pc, #24	; (adr r3, 8000930 <main+0xb8>)
 8000918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800091c:	f7ff fc74 	bl	8000208 <__aeabi_dmul>
 8000920:	4602      	mov	r2, r0
 8000922:	460b      	mov	r3, r1
 8000924:	490a      	ldr	r1, [pc, #40]	; (8000950 <main+0xd8>)
 8000926:	e9c1 2300 	strd	r2, r3, [r1]
		adxl_read(DATA_START_ADDR,data_rec);
 800092a:	e7a9      	b.n	8000880 <main+0x8>
 800092c:	f3af 8000 	nop.w
 8000930:	8e8a71de 	.word	0x8e8a71de
 8000934:	3f7ff2e4 	.word	0x3f7ff2e4
 8000938:	20000048 	.word	0x20000048
 800093c:	20000024 	.word	0x20000024
 8000940:	20000026 	.word	0x20000026
 8000944:	20000028 	.word	0x20000028
 8000948:	20000030 	.word	0x20000030
 800094c:	20000038 	.word	0x20000038
 8000950:	20000040 	.word	0x20000040

08000954 <spi_gpio_init>:

//PA9 -> Slave Select


void spi_gpio_init(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000958:	4b41      	ldr	r3, [pc, #260]	; (8000a60 <spi_gpio_init+0x10c>)
 800095a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095c:	4a40      	ldr	r2, [pc, #256]	; (8000a60 <spi_gpio_init+0x10c>)
 800095e:	f043 0301 	orr.w	r3, r3, #1
 8000962:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA5,PA6,PA7 mode to alternate function*/

	/*PA5*/
	GPIOA->MODER &=~(1U<<10);
 8000964:	4b3f      	ldr	r3, [pc, #252]	; (8000a64 <spi_gpio_init+0x110>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a3e      	ldr	r2, [pc, #248]	; (8000a64 <spi_gpio_init+0x110>)
 800096a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800096e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<11);
 8000970:	4b3c      	ldr	r3, [pc, #240]	; (8000a64 <spi_gpio_init+0x110>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a3b      	ldr	r2, [pc, #236]	; (8000a64 <spi_gpio_init+0x110>)
 8000976:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800097a:	6013      	str	r3, [r2, #0]

	/*PA6*/
	GPIOA->MODER &=~(1U<<12);
 800097c:	4b39      	ldr	r3, [pc, #228]	; (8000a64 <spi_gpio_init+0x110>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a38      	ldr	r2, [pc, #224]	; (8000a64 <spi_gpio_init+0x110>)
 8000982:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000986:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<13);
 8000988:	4b36      	ldr	r3, [pc, #216]	; (8000a64 <spi_gpio_init+0x110>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a35      	ldr	r2, [pc, #212]	; (8000a64 <spi_gpio_init+0x110>)
 800098e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000992:	6013      	str	r3, [r2, #0]

	/*PA7*/
	GPIOA->MODER &=~(1U<<14);
 8000994:	4b33      	ldr	r3, [pc, #204]	; (8000a64 <spi_gpio_init+0x110>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a32      	ldr	r2, [pc, #200]	; (8000a64 <spi_gpio_init+0x110>)
 800099a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800099e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<15);
 80009a0:	4b30      	ldr	r3, [pc, #192]	; (8000a64 <spi_gpio_init+0x110>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a2f      	ldr	r2, [pc, #188]	; (8000a64 <spi_gpio_init+0x110>)
 80009a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009aa:	6013      	str	r3, [r2, #0]


	/*Set PA9 as output pin*/
	GPIOA->MODER |=(1U<<18);
 80009ac:	4b2d      	ldr	r3, [pc, #180]	; (8000a64 <spi_gpio_init+0x110>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a2c      	ldr	r2, [pc, #176]	; (8000a64 <spi_gpio_init+0x110>)
 80009b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009b6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<19);
 80009b8:	4b2a      	ldr	r3, [pc, #168]	; (8000a64 <spi_gpio_init+0x110>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a29      	ldr	r2, [pc, #164]	; (8000a64 <spi_gpio_init+0x110>)
 80009be:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80009c2:	6013      	str	r3, [r2, #0]

	/*Set PA5,PA6,PA7 alternate function type to SPI1*/
	/*PA5*/
	GPIOA->AFR[0] |=(1U<<20);
 80009c4:	4b27      	ldr	r3, [pc, #156]	; (8000a64 <spi_gpio_init+0x110>)
 80009c6:	6a1b      	ldr	r3, [r3, #32]
 80009c8:	4a26      	ldr	r2, [pc, #152]	; (8000a64 <spi_gpio_init+0x110>)
 80009ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80009ce:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<21);
 80009d0:	4b24      	ldr	r3, [pc, #144]	; (8000a64 <spi_gpio_init+0x110>)
 80009d2:	6a1b      	ldr	r3, [r3, #32]
 80009d4:	4a23      	ldr	r2, [pc, #140]	; (8000a64 <spi_gpio_init+0x110>)
 80009d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80009da:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<22);
 80009dc:	4b21      	ldr	r3, [pc, #132]	; (8000a64 <spi_gpio_init+0x110>)
 80009de:	6a1b      	ldr	r3, [r3, #32]
 80009e0:	4a20      	ldr	r2, [pc, #128]	; (8000a64 <spi_gpio_init+0x110>)
 80009e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<23);
 80009e8:	4b1e      	ldr	r3, [pc, #120]	; (8000a64 <spi_gpio_init+0x110>)
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	4a1d      	ldr	r2, [pc, #116]	; (8000a64 <spi_gpio_init+0x110>)
 80009ee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80009f2:	6213      	str	r3, [r2, #32]

	/*PA6*/
	GPIOA->AFR[0] |=(1U<<24);
 80009f4:	4b1b      	ldr	r3, [pc, #108]	; (8000a64 <spi_gpio_init+0x110>)
 80009f6:	6a1b      	ldr	r3, [r3, #32]
 80009f8:	4a1a      	ldr	r2, [pc, #104]	; (8000a64 <spi_gpio_init+0x110>)
 80009fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009fe:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<25);
 8000a00:	4b18      	ldr	r3, [pc, #96]	; (8000a64 <spi_gpio_init+0x110>)
 8000a02:	6a1b      	ldr	r3, [r3, #32]
 8000a04:	4a17      	ldr	r2, [pc, #92]	; (8000a64 <spi_gpio_init+0x110>)
 8000a06:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000a0a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<26);
 8000a0c:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <spi_gpio_init+0x110>)
 8000a0e:	6a1b      	ldr	r3, [r3, #32]
 8000a10:	4a14      	ldr	r2, [pc, #80]	; (8000a64 <spi_gpio_init+0x110>)
 8000a12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000a16:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<27);
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <spi_gpio_init+0x110>)
 8000a1a:	6a1b      	ldr	r3, [r3, #32]
 8000a1c:	4a11      	ldr	r2, [pc, #68]	; (8000a64 <spi_gpio_init+0x110>)
 8000a1e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000a22:	6213      	str	r3, [r2, #32]

	/*PA7*/
	GPIOA->AFR[0] |=(1U<<28);
 8000a24:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <spi_gpio_init+0x110>)
 8000a26:	6a1b      	ldr	r3, [r3, #32]
 8000a28:	4a0e      	ldr	r2, [pc, #56]	; (8000a64 <spi_gpio_init+0x110>)
 8000a2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a2e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<29);
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <spi_gpio_init+0x110>)
 8000a32:	6a1b      	ldr	r3, [r3, #32]
 8000a34:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <spi_gpio_init+0x110>)
 8000a36:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000a3a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<30);
 8000a3c:	4b09      	ldr	r3, [pc, #36]	; (8000a64 <spi_gpio_init+0x110>)
 8000a3e:	6a1b      	ldr	r3, [r3, #32]
 8000a40:	4a08      	ldr	r2, [pc, #32]	; (8000a64 <spi_gpio_init+0x110>)
 8000a42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000a46:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<31);
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <spi_gpio_init+0x110>)
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	4a05      	ldr	r2, [pc, #20]	; (8000a64 <spi_gpio_init+0x110>)
 8000a4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	6213      	str	r3, [r2, #32]


}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40020000 	.word	0x40020000

08000a68 <spi1_config>:

void spi1_config(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
	/*Enable clock access to SPI1 module*/
	RCC->APB2ENR |= SPI1EN;
 8000a6c:	4b29      	ldr	r3, [pc, #164]	; (8000b14 <spi1_config+0xac>)
 8000a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a70:	4a28      	ldr	r2, [pc, #160]	; (8000b14 <spi1_config+0xac>)
 8000a72:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a76:	6453      	str	r3, [r2, #68]	; 0x44

	/*Set clock to fPCLK/4*/
	SPI1->CR1 |=(1U<<3);
 8000a78:	4b27      	ldr	r3, [pc, #156]	; (8000b18 <spi1_config+0xb0>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a26      	ldr	r2, [pc, #152]	; (8000b18 <spi1_config+0xb0>)
 8000a7e:	f043 0308 	orr.w	r3, r3, #8
 8000a82:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~(1U<<4);
 8000a84:	4b24      	ldr	r3, [pc, #144]	; (8000b18 <spi1_config+0xb0>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a23      	ldr	r2, [pc, #140]	; (8000b18 <spi1_config+0xb0>)
 8000a8a:	f023 0310 	bic.w	r3, r3, #16
 8000a8e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~(1U<<5);
 8000a90:	4b21      	ldr	r3, [pc, #132]	; (8000b18 <spi1_config+0xb0>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a20      	ldr	r2, [pc, #128]	; (8000b18 <spi1_config+0xb0>)
 8000a96:	f023 0320 	bic.w	r3, r3, #32
 8000a9a:	6013      	str	r3, [r2, #0]

	/*Set CPOL to 1 and CPHA to 1*/
	SPI1->CR1 |=(1U<<0);
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	; (8000b18 <spi1_config+0xb0>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a1d      	ldr	r2, [pc, #116]	; (8000b18 <spi1_config+0xb0>)
 8000aa2:	f043 0301 	orr.w	r3, r3, #1
 8000aa6:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=(1U<<1);
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <spi1_config+0xb0>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a1a      	ldr	r2, [pc, #104]	; (8000b18 <spi1_config+0xb0>)
 8000aae:	f043 0302 	orr.w	r3, r3, #2
 8000ab2:	6013      	str	r3, [r2, #0]

	/*Enable full duplex*/
	SPI1->CR1 &=~(1U<<10);
 8000ab4:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <spi1_config+0xb0>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a17      	ldr	r2, [pc, #92]	; (8000b18 <spi1_config+0xb0>)
 8000aba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000abe:	6013      	str	r3, [r2, #0]

	/*Set MSB first*/
	SPI1->CR1 &= ~(1U<<7);
 8000ac0:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <spi1_config+0xb0>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a14      	ldr	r2, [pc, #80]	; (8000b18 <spi1_config+0xb0>)
 8000ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000aca:	6013      	str	r3, [r2, #0]

	/*Set mode to MASTER*/
	SPI1->CR1 |= (1U<<2);
 8000acc:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <spi1_config+0xb0>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a11      	ldr	r2, [pc, #68]	; (8000b18 <spi1_config+0xb0>)
 8000ad2:	f043 0304 	orr.w	r3, r3, #4
 8000ad6:	6013      	str	r3, [r2, #0]

	/*Set 8 bit data mode*/
	SPI1->CR1 &= ~(1U<<11);
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <spi1_config+0xb0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a0e      	ldr	r2, [pc, #56]	; (8000b18 <spi1_config+0xb0>)
 8000ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ae2:	6013      	str	r3, [r2, #0]

	/*Select software slave management by
	 * setting SSM=1 and SSI=1*/
	SPI1->CR1 |= (1<<8);
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <spi1_config+0xb0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <spi1_config+0xb0>)
 8000aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aee:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<9);
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <spi1_config+0xb0>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a08      	ldr	r2, [pc, #32]	; (8000b18 <spi1_config+0xb0>)
 8000af6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000afa:	6013      	str	r3, [r2, #0]

	/*Enable SPI module*/
	SPI1->CR1 |= (1<<6);
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <spi1_config+0xb0>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a05      	ldr	r2, [pc, #20]	; (8000b18 <spi1_config+0xb0>)
 8000b02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b06:	6013      	str	r3, [r2, #0]

}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800
 8000b18:	40013000 	.word	0x40013000

08000b1c <spi1_transmit>:

void spi1_transmit(uint8_t *data,uint32_t size)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
	uint32_t i=0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	60fb      	str	r3, [r7, #12]
	uint8_t temp;

	while(i<size)
 8000b2a:	e00f      	b.n	8000b4c <spi1_transmit+0x30>
	{
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SR_TXE))){}
 8000b2c:	bf00      	nop
 8000b2e:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <spi1_transmit+0x6c>)
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d0f9      	beq.n	8000b2e <spi1_transmit+0x12>

		/*Write the data to the data register*/
		SPI1->DR = data[i];
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	4413      	add	r3, r2
 8000b40:	781a      	ldrb	r2, [r3, #0]
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <spi1_transmit+0x6c>)
 8000b44:	60da      	str	r2, [r3, #12]
		i++;
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	60fb      	str	r3, [r7, #12]
	while(i<size)
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d3eb      	bcc.n	8000b2c <spi1_transmit+0x10>
	}
	/*Wait until TXE is set*/
	while(!(SPI1->SR & (SR_TXE))){}
 8000b54:	bf00      	nop
 8000b56:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <spi1_transmit+0x6c>)
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d0f9      	beq.n	8000b56 <spi1_transmit+0x3a>

	/*Wait for BUSY flag to reset*/
	while((SPI1->SR & (SR_BSY))){}
 8000b62:	bf00      	nop
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <spi1_transmit+0x6c>)
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d1f9      	bne.n	8000b64 <spi1_transmit+0x48>

	/*Clear OVR flag*/
	temp = SPI1->DR;
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <spi1_transmit+0x6c>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	72fb      	strb	r3, [r7, #11]
	temp = SPI1->SR;
 8000b76:	4b04      	ldr	r3, [pc, #16]	; (8000b88 <spi1_transmit+0x6c>)
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	72fb      	strb	r3, [r7, #11]
}
 8000b7c:	bf00      	nop
 8000b7e:	3714      	adds	r7, #20
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	40013000 	.word	0x40013000

08000b8c <spi1_receive>:

void spi1_receive(uint8_t *data,uint32_t size)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
	while(size)
 8000b96:	e013      	b.n	8000bc0 <spi1_receive+0x34>
	{
		/*Send dummy data*/
		SPI1->DR =0;
 8000b98:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <spi1_receive+0x48>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	60da      	str	r2, [r3, #12]

		/*Wait for RXNE flag to be set*/
		while(!(SPI1->SR & (SR_RXNE))){}
 8000b9e:	bf00      	nop
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	; (8000bd4 <spi1_receive+0x48>)
 8000ba2:	689b      	ldr	r3, [r3, #8]
 8000ba4:	f003 0301 	and.w	r3, r3, #1
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d0f9      	beq.n	8000ba0 <spi1_receive+0x14>

		/*Read data from data register*/
		*data++ = (SPI1->DR);
 8000bac:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <spi1_receive+0x48>)
 8000bae:	68d9      	ldr	r1, [r3, #12]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	1c5a      	adds	r2, r3, #1
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	b2ca      	uxtb	r2, r1
 8000bb8:	701a      	strb	r2, [r3, #0]
		size--;
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	3b01      	subs	r3, #1
 8000bbe:	603b      	str	r3, [r7, #0]
	while(size)
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1e8      	bne.n	8000b98 <spi1_receive+0xc>
	}
}
 8000bc6:	bf00      	nop
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	40013000 	.word	0x40013000

08000bd8 <cs_enable>:


void cs_enable(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~(1U<<9);
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <cs_enable+0x1c>)
 8000bde:	695b      	ldr	r3, [r3, #20]
 8000be0:	4a04      	ldr	r2, [pc, #16]	; (8000bf4 <cs_enable+0x1c>)
 8000be2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000be6:	6153      	str	r3, [r2, #20]

}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	40020000 	.word	0x40020000

08000bf8 <cs_disable>:

/*Pull high to disable*/
void cs_disable(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
	GPIOA->ODR |=(1U<<9);
 8000bfc:	4b05      	ldr	r3, [pc, #20]	; (8000c14 <cs_disable+0x1c>)
 8000bfe:	695b      	ldr	r3, [r3, #20]
 8000c00:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <cs_disable+0x1c>)
 8000c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c06:	6153      	str	r3, [r2, #20]
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	40020000 	.word	0x40020000

08000c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c1c:	e7fe      	b.n	8000c1c <NMI_Handler+0x4>

08000c1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c22:	e7fe      	b.n	8000c22 <HardFault_Handler+0x4>

08000c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c28:	e7fe      	b.n	8000c28 <MemManage_Handler+0x4>

08000c2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2e:	e7fe      	b.n	8000c2e <BusFault_Handler+0x4>

08000c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c34:	e7fe      	b.n	8000c34 <UsageFault_Handler+0x4>

08000c36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c52:	b480      	push	{r7}
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c64:	f000 f83e 	bl	8000ce4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <SystemInit+0x20>)
 8000c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c76:	4a05      	ldr	r2, [pc, #20]	; (8000c8c <SystemInit+0x20>)
 8000c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cc8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c94:	480d      	ldr	r0, [pc, #52]	; (8000ccc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c96:	490e      	ldr	r1, [pc, #56]	; (8000cd0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c98:	4a0e      	ldr	r2, [pc, #56]	; (8000cd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a0b      	ldr	r2, [pc, #44]	; (8000cd8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cac:	4c0b      	ldr	r4, [pc, #44]	; (8000cdc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cba:	f7ff ffd7 	bl	8000c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cbe:	f000 f825 	bl	8000d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cc2:	f7ff fdd9 	bl	8000878 <main>
  bx  lr    
 8000cc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000cc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000cd4:	08000d74 	.word	0x08000d74
  ldr r2, =_sbss
 8000cd8:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000cdc:	20000054 	.word	0x20000054

08000ce0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC_IRQHandler>
	...

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000000 	.word	0x20000000
 8000d08:	20000050 	.word	0x20000050

08000d0c <__libc_init_array>:
 8000d0c:	b570      	push	{r4, r5, r6, lr}
 8000d0e:	4d0d      	ldr	r5, [pc, #52]	; (8000d44 <__libc_init_array+0x38>)
 8000d10:	4c0d      	ldr	r4, [pc, #52]	; (8000d48 <__libc_init_array+0x3c>)
 8000d12:	1b64      	subs	r4, r4, r5
 8000d14:	10a4      	asrs	r4, r4, #2
 8000d16:	2600      	movs	r6, #0
 8000d18:	42a6      	cmp	r6, r4
 8000d1a:	d109      	bne.n	8000d30 <__libc_init_array+0x24>
 8000d1c:	4d0b      	ldr	r5, [pc, #44]	; (8000d4c <__libc_init_array+0x40>)
 8000d1e:	4c0c      	ldr	r4, [pc, #48]	; (8000d50 <__libc_init_array+0x44>)
 8000d20:	f000 f818 	bl	8000d54 <_init>
 8000d24:	1b64      	subs	r4, r4, r5
 8000d26:	10a4      	asrs	r4, r4, #2
 8000d28:	2600      	movs	r6, #0
 8000d2a:	42a6      	cmp	r6, r4
 8000d2c:	d105      	bne.n	8000d3a <__libc_init_array+0x2e>
 8000d2e:	bd70      	pop	{r4, r5, r6, pc}
 8000d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d34:	4798      	blx	r3
 8000d36:	3601      	adds	r6, #1
 8000d38:	e7ee      	b.n	8000d18 <__libc_init_array+0xc>
 8000d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d3e:	4798      	blx	r3
 8000d40:	3601      	adds	r6, #1
 8000d42:	e7f2      	b.n	8000d2a <__libc_init_array+0x1e>
 8000d44:	08000d6c 	.word	0x08000d6c
 8000d48:	08000d6c 	.word	0x08000d6c
 8000d4c:	08000d6c 	.word	0x08000d6c
 8000d50:	08000d70 	.word	0x08000d70

08000d54 <_init>:
 8000d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d56:	bf00      	nop
 8000d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d5a:	bc08      	pop	{r3}
 8000d5c:	469e      	mov	lr, r3
 8000d5e:	4770      	bx	lr

08000d60 <_fini>:
 8000d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d62:	bf00      	nop
 8000d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d66:	bc08      	pop	{r3}
 8000d68:	469e      	mov	lr, r3
 8000d6a:	4770      	bx	lr
