
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000330                       # Number of seconds simulated
sim_ticks                                   329699500                       # Number of ticks simulated
final_tick                                  329699500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    977                       # Simulator instruction rate (inst/s)
host_op_rate                                     1065                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1065378                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                   309.47                       # Real time elapsed on the host
sim_insts                                      302465                       # Number of instructions simulated
sim_ops                                        329480                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          432448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             483264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       183232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          183232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          154128229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1311642875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1465771104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     154128229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154128229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       555754558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555754558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       555754558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         154128229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1311642875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2021525662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6319                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6319                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 282688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  200640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  248576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  483328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               404416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2410                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              729                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     329698500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    392.536513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.646281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.659639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343     25.56%     25.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          298     22.21%     47.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          156     11.62%     59.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          128      9.54%     68.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           86      6.41%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      3.50%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.19%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.49%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248     18.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1342                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.665254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.262183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.719591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               3      1.27%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             28     11.86%     13.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            60     25.42%     38.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            62     26.27%     64.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            48     20.34%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            18      7.63%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             8      3.39%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             3      1.27%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      0.42%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.42%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.457627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.424272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.104298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              194     82.20%     82.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      3.39%     85.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      5.93%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      5.08%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.69%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           236                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     85663750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               168482500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22085000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19394.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38144.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       857.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1465.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1226.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3555                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23768.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5133660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2702040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10488660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5543640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42818970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               822720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       100960680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4704480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              198989730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.547862                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            233625250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       944000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     12243750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      84172000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    221419750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4526760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2390850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21041580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               14730840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25814880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             53916870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               559200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        94850280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          768000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              218599260                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            663.024750                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            210037750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       294000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1999250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     108447750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    208038500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   69840                       # Number of BP lookups
system.cpu.branchPred.condPredicted             54142                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4194                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38453                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34161                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.838322                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5276                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                559                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2634                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1627                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1007                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       329699500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           659400                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              26914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         419162                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       69840                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41064                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        572152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           477                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          653                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    146660                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   373                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             604775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.777200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.126115                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   368000     60.85%     60.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   101369     16.76%     77.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37556      6.21%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    97850     16.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               604775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.105914                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.635672                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    46192                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                399559                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    121696                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 33672                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3656                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31032                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   742                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 395237                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15324                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3656                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    80287                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  188489                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          66204                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    119524                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                146615                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 378844                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  5937                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  8701                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1665                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  32117                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  86342                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              385209                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1787625                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           440746                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330124                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    55085                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                405                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            403                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    101028                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               133507                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55265                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28917                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     372675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 695                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    352497                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1527                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           43889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       121847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        604775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.582856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.875776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              379712     62.79%     62.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              126281     20.88%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72449     11.98%     95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               24014      3.97%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2319      0.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          604775                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15073     17.96%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62137     74.02%     91.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6726      8.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                168662     47.85%     47.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   64      0.02%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130368     36.98%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53387     15.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 352497                       # Type of FU issued
system.cpu.iq.rate                           0.534572                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       83944                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.238141                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1395200                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            417286                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       345186                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 436417                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      24                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45457                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11337                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4081                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          305                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3656                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   18148                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8381                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              373377                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                133507                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55265                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                393                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    269                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7947                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1164                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2522                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3686                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                347899                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                128402                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4598                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       181239                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48153                       # Number of branches executed
system.cpu.iew.exec_stores                      52837                       # Number of stores executed
system.cpu.iew.exec_rate                     0.527599                       # Inst execution rate
system.cpu.iew.wb_sent                         345473                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        345202                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    216944                       # num instructions producing a value
system.cpu.iew.wb_consumers                    320067                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.523509                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.677808                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           38487                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3552                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       597970                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.550998                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.356495                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       457616     76.53%     76.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76598     12.81%     89.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13749      2.30%     91.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21046      3.52%     95.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4116      0.69%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15873      2.65%     98.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2170      0.36%     98.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1019      0.17%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5783      0.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       597970                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302465                       # Number of instructions committed
system.cpu.commit.committedOps                 329480                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173354                       # Number of memory references committed
system.cpu.commit.loads                        122170                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45501                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290240                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156122     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122170     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51168     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329480                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5783                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       959296                       # The number of ROB reads
system.cpu.rob.rob_writes                      742744                       # The number of ROB writes
system.cpu.timesIdled                             800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           54625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302465                       # Number of Instructions Simulated
system.cpu.committedOps                        329480                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.180087                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.180087                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.458697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.458697                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   360709                       # number of integer regfile reads
system.cpu.int_regfile_writes                  209980                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1418197                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   133415                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181401                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    603                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6741                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.980491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              111683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.528489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            883000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.980491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            528245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           528245                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        72174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        38907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38907                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        111081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           111081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       111081                       # number of overall hits
system.cpu.dcache.overall_hits::total          111081                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         7897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7897                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10789                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        18686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        18686                       # number of overall misses
system.cpu.dcache.overall_misses::total         18686                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    369649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    369649500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    517925500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    517925500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       113500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       113500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    887575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    887575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    887575000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    887575000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       129767                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129767                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       129767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129767                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.098625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.098625                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.217100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.217100                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.143997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.143997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.143997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.143997                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46808.851463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46808.851463                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48004.958754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48004.958754                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 37833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47499.464840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47499.464840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47499.464840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47499.464840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        68480                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1028                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.614786                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6741                       # number of writebacks
system.cpu.dcache.writebacks::total              6741                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         3119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3119                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         8810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8810                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11929                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11929                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11929                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11929                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4778                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1979                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         6757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         6757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6757                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    228538500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    228538500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    105364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    333902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    333902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    333902500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    333902500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.059672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.039822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052070                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47831.414818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47831.414818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53241.030824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53241.030824                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49415.791032                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49415.791032                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49415.791032                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49415.791032                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               419                       # number of replacements
system.cpu.icache.tags.tagsinuse           335.607338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              145740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.551637                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   335.607338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.655483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            294108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           294108                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       145740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          145740                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        145740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           145740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       145740                       # number of overall hits
system.cpu.icache.overall_hits::total          145740                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           917                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            917                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          917                       # number of overall misses
system.cpu.icache.overall_misses::total           917                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53081992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53081992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53081992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53081992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53081992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53081992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       146657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       146657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       146657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       146657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       146657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       146657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006253                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006253                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57886.577972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57886.577972                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57886.577972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57886.577972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57886.577972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57886.577972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12087                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               138                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.586957                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          419                       # number of writebacks
system.cpu.icache.writebacks::total               419                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          795                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          795                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          795                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          795                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          795                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47247493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47247493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47247493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47247493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47247493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47247493                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005421                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59430.808805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59430.808805                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59430.808805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59430.808805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59430.808805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59430.808805                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         14712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          841                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    329699500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5571                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2863                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4297                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1980                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1980                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            795                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4777                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        77632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       863872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7552                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.111626                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.314927                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6709     88.84%     88.84% # Request fanout histogram
system.membus.snoop_fanout::1                     843     11.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7552                       # Request fanout histogram
system.membus.reqLayer0.occupancy            44732500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4189987                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35011494                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
