# Comparing `tmp/nvidia_cuda_runtime_cu12-12.4.127-py3-none-win_amd64.whl.zip` & `tmp/nvidia_cuda_runtime_cu12-12.4.99-py3-none-win_amd64.whl.zip`

## zipinfo {}

```diff
@@ -1,107 +1,107 @@
-Zip file size: 878808 bytes, number of entries: 105
--rw-r--r--  2.0 unx        0 b- defN 24-Mar-15 23:09 nvidia/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/bin/__init__.py
--rw-r--r--  2.0 unx   553984 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/bin/cudart64_12.dll
--rw-r--r--  2.0 unx        0 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/__init__.py
--rw-r--r--  2.0 unx     3214 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/builtin_types.h
--rw-r--r--  2.0 unx    22070 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/channel_descriptor.h
--rw-r--r--  2.0 unx     3475 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/common_functions.h
--rw-r--r--  2.0 unx    62062 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups.h
--rw-r--r--  2.0 unx    12534 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuComplex.h
--rw-r--r--  2.0 unx  1072817 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda.h
--rw-r--r--  2.0 unx    32930 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaD3D10.h
--rw-r--r--  2.0 unx     7333 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaD3D10Typedefs.h
--rw-r--r--  2.0 unx    14444 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaD3D11.h
--rw-r--r--  2.0 unx     4484 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaD3D11Typedefs.h
--rw-r--r--  2.0 unx    37091 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaD3D9.h
--rw-r--r--  2.0 unx     8533 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaD3D9Typedefs.h
--rw-r--r--  2.0 unx    23109 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaGL.h
--rw-r--r--  2.0 unx     6699 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaGLTypedefs.h
--rw-r--r--  2.0 unx     3375 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaProfilerTypedefs.h
--rw-r--r--  2.0 unx   111489 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudaTypedefs.h
--rw-r--r--  2.0 unx     9620 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_awbarrier.h
--rw-r--r--  2.0 unx    12854 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_awbarrier_helpers.h
--rw-r--r--  2.0 unx     4808 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_awbarrier_primitives.h
--rw-r--r--  2.0 unx   193045 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_bf16.h
--rw-r--r--  2.0 unx   137972 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_bf16.hpp
--rw-r--r--  2.0 unx    29316 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_d3d10_interop.h
--rw-r--r--  2.0 unx    12787 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_d3d11_interop.h
--rw-r--r--  2.0 unx    31646 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_d3d9_interop.h
--rw-r--r--  2.0 unx    47138 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_device_runtime_api.h
--rw-r--r--  2.0 unx    37751 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_egl_interop.h
--rw-r--r--  2.0 unx   183142 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_fp16.h
--rw-r--r--  2.0 unx   123191 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_fp16.hpp
--rw-r--r--  2.0 unx    14200 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_fp8.h
--rw-r--r--  2.0 unx    65996 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_fp8.hpp
--rw-r--r--  2.0 unx    19664 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_gl_interop.h
--rw-r--r--  2.0 unx    69137 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_occupancy.h
--rw-r--r--  2.0 unx     8354 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_pipeline.h
--rw-r--r--  2.0 unx    14225 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_pipeline_helpers.h
--rw-r--r--  2.0 unx     8823 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_pipeline_primitives.h
--rw-r--r--  2.0 unx    93057 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_runtime.h
--rw-r--r--  2.0 unx   622639 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_runtime_api.h
--rw-r--r--  2.0 unx     3764 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_surface_types.h
--rw-r--r--  2.0 unx     3764 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cuda_texture_types.h
--rw-r--r--  2.0 unx     2774 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cudart_platform.h
--rw-r--r--  2.0 unx     9693 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/device_atomic_functions.h
--rw-r--r--  2.0 unx    10740 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/device_atomic_functions.hpp
--rw-r--r--  2.0 unx     3517 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/device_double_functions.h
--rw-r--r--  2.0 unx     3475 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/device_functions.h
--rw-r--r--  2.0 unx     3964 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/device_launch_parameters.h
--rw-r--r--  2.0 unx     3669 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/device_types.h
--rw-r--r--  2.0 unx     4770 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/driver_functions.h
--rw-r--r--  2.0 unx   181424 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/driver_types.h
--rw-r--r--  2.0 unx     3445 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/host_config.h
--rw-r--r--  2.0 unx     3451 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/host_defines.h
--rw-r--r--  2.0 unx     4942 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/library_types.h
--rw-r--r--  2.0 unx     7760 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/math_constants.h
--rw-r--r--  2.0 unx     3463 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/math_functions.h
--rw-r--r--  2.0 unx     2992 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/mma.h
--rw-r--r--  2.0 unx     4579 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_20_atomic_functions.h
--rw-r--r--  2.0 unx     4199 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_20_atomic_functions.hpp
--rw-r--r--  2.0 unx    52606 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_20_intrinsics.h
--rw-r--r--  2.0 unx     7915 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_20_intrinsics.hpp
--rw-r--r--  2.0 unx    17214 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_30_intrinsics.h
--rw-r--r--  2.0 unx    25171 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_30_intrinsics.hpp
--rw-r--r--  2.0 unx     5825 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_32_atomic_functions.h
--rw-r--r--  2.0 unx     6743 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_32_atomic_functions.hpp
--rw-r--r--  2.0 unx    34055 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_32_intrinsics.h
--rw-r--r--  2.0 unx    71204 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_32_intrinsics.hpp
--rw-r--r--  2.0 unx     2967 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_35_atomic_functions.h
--rw-r--r--  2.0 unx     2770 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_35_intrinsics.h
--rw-r--r--  2.0 unx    13508 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_60_atomic_functions.h
--rw-r--r--  2.0 unx    23645 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_60_atomic_functions.hpp
--rw-r--r--  2.0 unx    11140 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_61_intrinsics.h
--rw-r--r--  2.0 unx     6948 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/sm_61_intrinsics.hpp
--rw-r--r--  2.0 unx     6906 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/surface_functions.h
--rw-r--r--  2.0 unx    11120 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/surface_indirect_functions.h
--rw-r--r--  2.0 unx     4641 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/surface_types.h
--rw-r--r--  2.0 unx    12691 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/texture_fetch_functions.h
--rw-r--r--  2.0 unx    21801 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/texture_indirect_functions.h
--rw-r--r--  2.0 unx     6540 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/texture_types.h
--rw-r--r--  2.0 unx     8184 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/vector_functions.h
--rw-r--r--  2.0 unx    10376 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/vector_functions.hpp
--rw-r--r--  2.0 unx    13845 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/vector_types.h
--rw-r--r--  2.0 unx     3022 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/memcpy_async.h
--rw-r--r--  2.0 unx     3012 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/reduce.h
--rw-r--r--  2.0 unx     3003 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/scan.h
--rw-r--r--  2.0 unx    19574 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/async.h
--rw-r--r--  2.0 unx     4352 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/coalesced_reduce.h
--rw-r--r--  2.0 unx     7487 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/coalesced_scan.h
--rw-r--r--  2.0 unx     4063 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/driver_abi.h
--rw-r--r--  2.0 unx     9117 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/functional.h
--rw-r--r--  2.0 unx    27169 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/helpers.h
--rw-r--r--  2.0 unx    12922 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/info.h
--rw-r--r--  2.0 unx     8805 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/invoke.h
--rw-r--r--  2.0 unx     5619 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/memory.h
--rw-r--r--  2.0 unx     7284 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/partitioning.h
--rw-r--r--  2.0 unx    22530 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/reduce.h
--rw-r--r--  2.0 unx    17486 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/scan.h
--rw-r--r--  2.0 unx    10920 b- defN 24-Mar-15 23:09 nvidia/cuda_runtime/include/cooperative_groups/details/sync.h
--rw-r--r--  2.0 unx    59262 b- defN 24-Mar-15 23:09 nvidia_cuda_runtime_cu12-12.4.127.dist-info/License.txt
--rw-r--r--  2.0 unx     1507 b- defN 24-Mar-15 23:09 nvidia_cuda_runtime_cu12-12.4.127.dist-info/METADATA
--rw-r--r--  2.0 unx       98 b- defN 24-Mar-15 23:09 nvidia_cuda_runtime_cu12-12.4.127.dist-info/WHEEL
--rw-r--r--  2.0 unx        7 b- defN 24-Mar-15 23:09 nvidia_cuda_runtime_cu12-12.4.127.dist-info/top_level.txt
--rw-rw-r--  2.0 unx    11059 b- defN 24-Mar-15 23:09 nvidia_cuda_runtime_cu12-12.4.127.dist-info/RECORD
-105 files, 4601506 bytes uncompressed, 860634 bytes compressed:  81.3%
+Zip file size: 878420 bytes, number of entries: 105
+-rw-r--r--  2.0 unx        0 b- defN 24-Feb-28 02:56 nvidia/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/__init__.py
+-rw-r--r--  2.0 unx        0 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/bin/__init__.py
+-rw-r--r--  2.0 unx   553984 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/bin/cudart64_12.dll
+-rw-r--r--  2.0 unx        0 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/__init__.py
+-rw-r--r--  2.0 unx     3214 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/builtin_types.h
+-rw-r--r--  2.0 unx    22070 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/channel_descriptor.h
+-rw-r--r--  2.0 unx     3475 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/common_functions.h
+-rw-r--r--  2.0 unx    62062 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups.h
+-rw-r--r--  2.0 unx    12534 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuComplex.h
+-rw-r--r--  2.0 unx  1072817 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda.h
+-rw-r--r--  2.0 unx    32930 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaD3D10.h
+-rw-r--r--  2.0 unx     7333 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaD3D10Typedefs.h
+-rw-r--r--  2.0 unx    14444 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaD3D11.h
+-rw-r--r--  2.0 unx     4484 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaD3D11Typedefs.h
+-rw-r--r--  2.0 unx    37091 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaD3D9.h
+-rw-r--r--  2.0 unx     8533 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaD3D9Typedefs.h
+-rw-r--r--  2.0 unx    23109 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaGL.h
+-rw-r--r--  2.0 unx     6699 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaGLTypedefs.h
+-rw-r--r--  2.0 unx     3375 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaProfilerTypedefs.h
+-rw-r--r--  2.0 unx   111489 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudaTypedefs.h
+-rw-r--r--  2.0 unx     9620 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_awbarrier.h
+-rw-r--r--  2.0 unx    12854 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_awbarrier_helpers.h
+-rw-r--r--  2.0 unx     4808 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_awbarrier_primitives.h
+-rw-r--r--  2.0 unx   190502 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_bf16.h
+-rw-r--r--  2.0 unx   141792 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_bf16.hpp
+-rw-r--r--  2.0 unx    29316 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_d3d10_interop.h
+-rw-r--r--  2.0 unx    12787 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_d3d11_interop.h
+-rw-r--r--  2.0 unx    31646 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_d3d9_interop.h
+-rw-r--r--  2.0 unx    47138 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_device_runtime_api.h
+-rw-r--r--  2.0 unx    37751 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_egl_interop.h
+-rw-r--r--  2.0 unx   180800 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_fp16.h
+-rw-r--r--  2.0 unx   126782 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_fp16.hpp
+-rw-r--r--  2.0 unx    14200 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_fp8.h
+-rw-r--r--  2.0 unx    65996 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_fp8.hpp
+-rw-r--r--  2.0 unx    19664 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_gl_interop.h
+-rw-r--r--  2.0 unx    69137 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_occupancy.h
+-rw-r--r--  2.0 unx     8354 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_pipeline.h
+-rw-r--r--  2.0 unx    14225 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_pipeline_helpers.h
+-rw-r--r--  2.0 unx     8823 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_pipeline_primitives.h
+-rw-r--r--  2.0 unx    93057 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_runtime.h
+-rw-r--r--  2.0 unx   622639 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_runtime_api.h
+-rw-r--r--  2.0 unx     3764 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_surface_types.h
+-rw-r--r--  2.0 unx     3764 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cuda_texture_types.h
+-rw-r--r--  2.0 unx     2774 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cudart_platform.h
+-rw-r--r--  2.0 unx     9693 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/device_atomic_functions.h
+-rw-r--r--  2.0 unx    10740 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/device_atomic_functions.hpp
+-rw-r--r--  2.0 unx     3517 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/device_double_functions.h
+-rw-r--r--  2.0 unx     3475 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/device_functions.h
+-rw-r--r--  2.0 unx     3964 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/device_launch_parameters.h
+-rw-r--r--  2.0 unx     3669 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/device_types.h
+-rw-r--r--  2.0 unx     4770 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/driver_functions.h
+-rw-r--r--  2.0 unx   181424 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/driver_types.h
+-rw-r--r--  2.0 unx     3445 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/host_config.h
+-rw-r--r--  2.0 unx     3451 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/host_defines.h
+-rw-r--r--  2.0 unx     4942 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/library_types.h
+-rw-r--r--  2.0 unx     7760 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/math_constants.h
+-rw-r--r--  2.0 unx     3463 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/math_functions.h
+-rw-r--r--  2.0 unx     2992 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/mma.h
+-rw-r--r--  2.0 unx     4579 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_20_atomic_functions.h
+-rw-r--r--  2.0 unx     4199 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_20_atomic_functions.hpp
+-rw-r--r--  2.0 unx    52606 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_20_intrinsics.h
+-rw-r--r--  2.0 unx     7915 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_20_intrinsics.hpp
+-rw-r--r--  2.0 unx    17214 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_30_intrinsics.h
+-rw-r--r--  2.0 unx    25171 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_30_intrinsics.hpp
+-rw-r--r--  2.0 unx     5825 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_32_atomic_functions.h
+-rw-r--r--  2.0 unx     6743 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_32_atomic_functions.hpp
+-rw-r--r--  2.0 unx    34055 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_32_intrinsics.h
+-rw-r--r--  2.0 unx    71204 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_32_intrinsics.hpp
+-rw-r--r--  2.0 unx     2967 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_35_atomic_functions.h
+-rw-r--r--  2.0 unx     2770 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_35_intrinsics.h
+-rw-r--r--  2.0 unx    13508 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_60_atomic_functions.h
+-rw-r--r--  2.0 unx    23645 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_60_atomic_functions.hpp
+-rw-r--r--  2.0 unx    11140 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_61_intrinsics.h
+-rw-r--r--  2.0 unx     6948 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/sm_61_intrinsics.hpp
+-rw-r--r--  2.0 unx     6906 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/surface_functions.h
+-rw-r--r--  2.0 unx    11120 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/surface_indirect_functions.h
+-rw-r--r--  2.0 unx     4641 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/surface_types.h
+-rw-r--r--  2.0 unx    12691 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/texture_fetch_functions.h
+-rw-r--r--  2.0 unx    21801 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/texture_indirect_functions.h
+-rw-r--r--  2.0 unx     6540 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/texture_types.h
+-rw-r--r--  2.0 unx     8184 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/vector_functions.h
+-rw-r--r--  2.0 unx    10376 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/vector_functions.hpp
+-rw-r--r--  2.0 unx    13845 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/vector_types.h
+-rw-r--r--  2.0 unx     3022 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/memcpy_async.h
+-rw-r--r--  2.0 unx     3012 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/reduce.h
+-rw-r--r--  2.0 unx     3003 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/scan.h
+-rw-r--r--  2.0 unx    19574 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/async.h
+-rw-r--r--  2.0 unx     4352 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/coalesced_reduce.h
+-rw-r--r--  2.0 unx     7487 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/coalesced_scan.h
+-rw-r--r--  2.0 unx     4063 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/driver_abi.h
+-rw-r--r--  2.0 unx     9117 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/functional.h
+-rw-r--r--  2.0 unx    27169 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/helpers.h
+-rw-r--r--  2.0 unx    12922 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/info.h
+-rw-r--r--  2.0 unx     8805 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/invoke.h
+-rw-r--r--  2.0 unx     5619 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/memory.h
+-rw-r--r--  2.0 unx     7284 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/partitioning.h
+-rw-r--r--  2.0 unx    22530 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/reduce.h
+-rw-r--r--  2.0 unx    17486 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/scan.h
+-rw-r--r--  2.0 unx    10920 b- defN 24-Feb-28 02:56 nvidia/cuda_runtime/include/cooperative_groups/details/sync.h
+-rw-r--r--  2.0 unx    59262 b- defN 24-Feb-28 02:56 nvidia_cuda_runtime_cu12-12.4.99.dist-info/License.txt
+-rw-r--r--  2.0 unx     1506 b- defN 24-Feb-28 02:56 nvidia_cuda_runtime_cu12-12.4.99.dist-info/METADATA
+-rw-r--r--  2.0 unx       98 b- defN 24-Feb-28 02:56 nvidia_cuda_runtime_cu12-12.4.99.dist-info/WHEEL
+-rw-r--r--  2.0 unx        7 b- defN 24-Feb-28 02:56 nvidia_cuda_runtime_cu12-12.4.99.dist-info/top_level.txt
+-rw-rw-r--  2.0 unx    11054 b- defN 24-Feb-28 02:56 nvidia_cuda_runtime_cu12-12.4.99.dist-info/RECORD
+105 files, 4604026 bytes uncompressed, 860256 bytes compressed:  81.3%
```

## zipnote {}

```diff
@@ -294,23 +294,23 @@
 
 Filename: nvidia/cuda_runtime/include/cooperative_groups/details/scan.h
 Comment: 
 
 Filename: nvidia/cuda_runtime/include/cooperative_groups/details/sync.h
 Comment: 
 
-Filename: nvidia_cuda_runtime_cu12-12.4.127.dist-info/License.txt
+Filename: nvidia_cuda_runtime_cu12-12.4.99.dist-info/License.txt
 Comment: 
 
-Filename: nvidia_cuda_runtime_cu12-12.4.127.dist-info/METADATA
+Filename: nvidia_cuda_runtime_cu12-12.4.99.dist-info/METADATA
 Comment: 
 
-Filename: nvidia_cuda_runtime_cu12-12.4.127.dist-info/WHEEL
+Filename: nvidia_cuda_runtime_cu12-12.4.99.dist-info/WHEEL
 Comment: 
 
-Filename: nvidia_cuda_runtime_cu12-12.4.127.dist-info/top_level.txt
+Filename: nvidia_cuda_runtime_cu12-12.4.99.dist-info/top_level.txt
 Comment: 
 
-Filename: nvidia_cuda_runtime_cu12-12.4.127.dist-info/RECORD
+Filename: nvidia_cuda_runtime_cu12-12.4.99.dist-info/RECORD
 Comment: 
 
 Zip file comment:
```

## nvidia/cuda_runtime/bin/cudart64_12.dll

### objdump

```diff
@@ -4,15 +4,15 @@
 start address 0x0000000180053ad8
 
 Characteristics 0x2022
 	executable
 	large address aware
 	DLL
 
-Time/Date		Fri Mar 15 22:40:37 2024
+Time/Date		Wed Feb 28 01:59:35 2024
 Magic			020b	(PE32+)
 MajorLinkerVersion	14
 MinorLinkerVersion	0
 SizeOfCode		000000000005be00
 SizeOfInitializedData	000000000002e200
 SizeOfUninitializedData	0000000000000000
 AddressOfEntryPoint	0000000000053ad8
@@ -41,15 +41,15 @@
 SizeOfHeapCommit	0000000000001000
 LoaderFlags		00000000
 NumberOfRvaAndSizes	00000010
 
 The Data Directory
 Entry 0 0000000000074760 00003d52 Export Directory [.edata (or where ever we found it)]
 Entry 1 00000000000784b4 0000017c Import Directory [parts of .idata]
-Entry 2 0000000000086000 00006858 Resource Directory [.rsrc]
+Entry 2 0000000000086000 00006848 Resource Directory [.rsrc]
 Entry 3 000000000007e000 00004a94 Exception Directory [.pdata]
 Entry 4 0000000000000000 00000000 Security Directory
 Entry 5 000000000008d000 00000c3c Base Relocation Directory [.reloc]
 Entry 6 0000000000071260 0000001c Debug Directory
 Entry 7 0000000000000000 00000000 Description Directory
 Entry 8 0000000000000000 00000000 Special Directory
 Entry 9 0000000000071318 00000028 Thread Storage Directory [.tls]
@@ -234,15 +234,15 @@
  0007861c	00000000 00000000 00000000 00000000 00000000
 
 There is an export table in .rdata at 0x180074760
 
 The Export Tables (interpreted .rdata section contents)
 
 Export Flags 			0
-Time/Date stamp 		65f4ce65
+Time/Date stamp 		65de9387
 Major/Minor 			0/0
 Name 				00000000000758cc cudart64_12.dll
 Ordinal Base 			1
 Number in:
 	Export Address Table 		000001ba
 	[Name Pointer/Ordinal] Table	000001ba
 Table Addresses
@@ -12738,15 +12738,15 @@
 	  000: 01 00 00 00 5d c8 05 00 90 c8 05 00 a0 cb 05 00
 	  010: 90 c8 05 00
  0000000180074758 (rva: 00074758): 000000018005c8e0 - 000000018005c931
 	Version: 1, Flags: none
 	Nbr codes: 1, Prologue size: 0x04, Frame offset: 0x0, Frame reg: none
 	  pc+0x04: alloc small area: rsp = rsp - 0x10
 	User data:
-	  000: 00 00 00 00 65 ce f4 65 00 00 00 00 cc 58 07 00
+	  000: 00 00 00 00 87 93 de 65 00 00 00 00 cc 58 07 00
 	  010: 01 00 00 00 ba 01 00 00 ba 01 00 00 88 47 07 00
 	  020: 70 4e 07 00 58 55 07 00 24 a0 07 00 a0 5d 00 00
 	  030: c0 26 01 00 90 27 01 00 f0 27 01 00 50 28 01 00
 	  040: 20 29 01 00 e0 29 01 00 10 2a 01 00 30 2a 01 00
 	  050: d0 2a 01 00 20 2b 01 00 d0 2b 01 00 30 2c 01 00
 	  060: e0 2c 01 00 a0 b3 02 00 20 b5 02 00 90 b6 02 00
 	  070: 00 b8 02 00 50 b9 02 00 a0 ba 02 00 60 bc 02 00
@@ -15582,30 +15582,30 @@
 198       Entry: ID: 0x000409, Value: 0x000248
 248        Leaf: Addr: 0x08c458, Size: 0x000084, Codepage: 0
 020   Entry: ID: 0x000010, Value: 0x80000098
 098    Name Table: Char: 0, Time: 00000000, Ver: 0/0, Num Names: 0, IDs: 1
 0a8     Entry: ID: 0x000001, Value: 0x800001a0
 1a0      Language Table: Char: 0, Time: 00000000, Ver: 0/0, Num Names: 0, IDs: 1
 1b0       Entry: ID: 0x000409, Value: 0x000258
-258        Leaf: Addr: 0x08c4e0, Size: 0x000374, Codepage: 0
+258        Leaf: Addr: 0x08c4e0, Size: 0x000368, Codepage: 0
  Resources start at offset: 0x270
 
 Sections:
 Idx Name          Size      VMA               LMA               File off  Algn
   0 .text         0005bc18  0000000180001000  0000000180001000  00000400  2**4
                   CONTENTS, ALLOC, LOAD, READONLY, CODE
   1 .rdata        0001c190  000000018005d000  000000018005d000  0005c200  2**4
                   CONTENTS, ALLOC, LOAD, READONLY, DATA
   2 .data         00000a00  000000018007a000  000000018007a000  00078400  2**4
                   CONTENTS, ALLOC, LOAD, DATA
   3 .pdata        00004a94  000000018007e000  000000018007e000  00078e00  2**2
                   CONTENTS, ALLOC, LOAD, READONLY, DATA
   4 .tls          00002001  0000000180083000  0000000180083000  0007da00  2**2
                   CONTENTS, ALLOC, LOAD, DATA
-  5 .rsrc         00006858  0000000180086000  0000000180086000  0007fc00  2**2
+  5 .rsrc         00006848  0000000180086000  0000000180086000  0007fc00  2**2
                   CONTENTS, ALLOC, LOAD, READONLY, DATA
   6 .reloc        00000c3c  000000018008d000  000000018008d000  00086600  2**2
                   CONTENTS, ALLOC, LOAD, READONLY, DATA
 SYMBOL TABLE:
 no symbols
 
 
@@ -149791,17 +149791,15 @@
    18007125b:	(bad)
    18007125c:	(bad)
    18007125d:	(bad)
    18007125e:	(bad)
    18007125f:	ret
    180071260:	add    %al,(%rax)
    180071262:	add    %al,(%rax)
-   180071264:	gs (bad)
-   180071266:	hlt
-   180071267:	add    %al,%gs:(%rax)
+   180071264:	xchg   %edx,0x65de(%rbx)
    18007126a:	add    %al,(%rax)
    18007126c:	or     $0xc0000000,%eax
    180071271:	add    (%rax),%eax
    180071273:	add    %dh,%ah
    180071275:	adc    (%rdi),%eax
    180071277:	add    %dh,%ah
    180071279:	add    $0x7,%eax
@@ -150315,15 +150313,16 @@
    180071794:	jb,pn  0x18007180a
    180071797:	jb     0x1800717fc
    180071799:	and    $0x30,%al
    18007179b:	xor    %eax,(%rax)
    18007179d:	add    %al,(%rax)
    18007179f:	add    %dh,0x62(%rax)
    1800717a2:	or     %al,(%rax)
-   1800717a4:	call   0x1ae07180e
+   1800717a4:	fsubs  0x0(%rbp)
+   1800717a7:	add    %ch,(%rsi)
    1800717a9:	jb     0x18007181e
    1800717ab:	jb     0x180071810
    1800717ad:	and    $0x30,%al
    1800717af:	xor    (%rax),%al
 	...
    1800717d5:	add    %al,(%rax)
    1800717d7:	add    %al,(%rcx)
@@ -155464,17 +155463,15 @@
    18007474f:	add    %ah,-0x6ffffa35(%rax)
    180074755:	enter  $0x5,$0x1
    180074759:	add    $0x1,%al
    18007475b:	add    %al,(%rdx,%rdx,1)
    18007475e:	add    %al,(%rax)
    180074760:	add    %al,(%rax)
    180074762:	add    %al,(%rax)
-   180074764:	gs (bad)
-   180074766:	hlt
-   180074767:	add    %al,%gs:(%rax)
+   180074764:	xchg   %edx,0x65de(%rbx)
    18007476a:	add    %al,(%rax)
    18007476c:	int3
    18007476d:	pop    %rax
    18007476e:	(bad)
    18007476f:	add    %al,(%rcx)
    180074771:	add    %al,(%rax)
    180074773:	add    %bh,-0x45ffffff(%rdx)
@@ -163253,21 +163250,24 @@
 	...
 
 Disassembly of section .data:
 
 000000018007a000 <.data>:
    18007a000:	fcmovb %st(0),%st
    18007a002:	fcmovb %st(0),%st
-   18007a004:	ss rorb $1,0x40d23fc6(%rcx)
-   18007a00b:	lcall  *0x6aceb786(%rdi)
-   18007a011:	ja     0x18007a003
-   18007a013:	xor    $0xc,%eax
+   18007a004:	(bad)
+   18007a005:	mov    $0x9e4833e2,%esp
+   18007a00a:	rex.WB setl (%r14)
+   18007a00e:	add    %dh,%ah
+   18007a010:	ret
+   18007a011:	test   $0xc347f,%eax
+   18007a016:	add    %al,(%rax)
    18007a018:	add    $0x0,%al
    18007a01a:	add    %al,(%rax)
-   18007a01c:	jg     0x18007a01e
+   18007a01c:	movsxd (%rax),%eax
    18007a01e:	add    %al,(%rax)
    18007a020:	add    (%rax),%al
    18007a022:	add    %al,(%rax)
    18007a024:	add    %eax,(%rax)
    18007a026:	add    %al,(%rax)
    18007a028:	loopne 0x18007a035
    18007a02a:	(bad)
@@ -171297,25 +171297,25 @@
    180086249:	(bad)
    18008624a:	or     %al,(%rax)
    18008624c:	test   %al,(%rax)
 	...
    180086256:	add    %al,(%rax)
    180086258:	loopne 0x18008621e
    18008625a:	or     %al,(%rax)
-   18008625c:	je     0x180086261
+   18008625c:	push   $0x3
 	...
-   18008626e:	add    %al,(%rax)
-   180086270:	sub    %al,(%rax)
-   180086272:	add    %al,(%rax)
-   180086274:	xor    %al,(%rax)
-   180086276:	add    %al,(%rax)
-   180086278:	(bad)
-   180086279:	add    %al,(%rax)
-   18008627b:	add    %al,(%rcx)
-   18008627d:	add    %al,(%rax,%rax,1)
+   18008626d:	add    %al,(%rax)
+   18008626f:	add    %ch,(%rax)
+   180086271:	add    %al,(%rax)
+   180086273:	add    %dh,(%rax)
+   180086275:	add    %al,(%rax)
+   180086277:	add    %ah,0x0(%rax)
+   18008627a:	add    %al,(%rax)
+   18008627c:	add    %eax,(%rax)
+   18008627e:	add    $0x0,%al
    180086280:	add    %al,(%rax)
    180086282:	add    %al,(%rax)
    180086284:	addb   $0x0,(%rax,%rax,1)
 	...
    18008629c:	add    %al,(%rax)
    18008629e:	addb   $0x0,(%rax)
    1800862a1:	addb   $0x0,(%rax)
@@ -177319,31 +177319,29 @@
    18008c4d1:	add    %al,(%rcx)
    18008c4d3:	add    %ah,(%rax)
    18008c4d5:	add    %ch,0x4(%rax)
    18008c4d8:	add    %al,(%rax)
    18008c4da:	or     %eax,(%rax)
    18008c4dc:	add    %al,(%rax)
    18008c4de:	add    %al,(%rax)
-   18008c4e0:	je     0x18008c4e5
-   18008c4e2:	xor    $0x0,%al
-   18008c4e4:	add    %al,(%rax)
-   18008c4e6:	push   %rsi
-   18008c4e7:	add    %dl,0x0(%rbx)
-   18008c4ea:	pop    %rdi
-   18008c4eb:	add    %dl,0x0(%rsi)
-   18008c4ee:	add    %r10b,0x0(%r10)
-   18008c4f2:	push   %rbx
-   18008c4f3:	add    %cl,0x0(%rcx)
-   18008c4f6:	rex.WRXB add %r9b,0x0(%r14)
-   18008c4fa:	pop    %rdi
-   18008c4fb:	add    %cl,0x0(%rcx)
-   18008c4fe:	rex.WRX add %r8b,0x0(%rsi)
-   18008c502:	rex.WRXB add %r8b,(%r8)
-   18008c505:	add    %al,(%rax)
-   18008c507:	add    %bh,0xfeef04(%rbp)
+   18008c4e0:	push   $0x3403
+   18008c4e5:	add    %dl,0x0(%rsi)
+   18008c4e8:	push   %rbx
+   18008c4e9:	add    %bl,0x0(%rdi)
+   18008c4ec:	push   %rsi
+   18008c4ed:	add    %al,0x0(%rbp)
+   18008c4f0:	push   %rdx
+   18008c4f1:	add    %dl,0x0(%rbx)
+   18008c4f4:	rex.WB add %cl,0x0(%r15)
+   18008c4f8:	rex.WRX add %r11b,0x0(%rdi)
+   18008c4fc:	rex.WB add %cl,0x0(%r14)
+   18008c500:	rex.RX add %r9b,0x0(%rdi)
+   18008c504:	add    %al,(%rax)
+   18008c506:	add    %al,(%rax)
+   18008c508:	mov    $0xfeef04,%ebp
    18008c50d:	add    %al,(%rcx)
    18008c50f:	add    %cl,(%rsi)
    18008c511:	add    %al,(%rsi)
    18008c513:	add    %cl,(%rax)
    18008c515:	(bad)
    18008c516:	or     (%rax),%eax
    18008c518:	add    %al,(%rax)
@@ -177355,32 +177353,32 @@
    18008c523:	add    %cl,(%rax)
    18008c525:	add    %al,(%rax)
    18008c527:	add    %al,(%rax,%rax,1)
    18008c52a:	add    $0x0,%al
    18008c52c:	add    (%rax),%al
 	...
    18008c53a:	add    %al,(%rax)
-   18008c53c:	(bad)
-   18008c53d:	add    (%rax),%al
-   18008c53f:	add    %al,(%rcx)
-   18008c541:	add    %dl,0x0(%rbx)
-   18008c544:	je     0x18008c546
-   18008c546:	jb     0x18008c548
-   18008c548:	imul   $0x67006e,(%rax),%eax
+   18008c53c:	enter  $0x2,$0x0
+   18008c540:	add    %eax,(%rax)
+   18008c542:	push   %rbx
+   18008c543:	add    %dh,0x72(%rax,%rax,1)
+   18008c547:	add    %ch,0x0(%rcx)
+   18008c54a:	outsb  %ds:(%rsi),(%dx)
+   18008c54b:	add    %ah,0x0(%rdi)
    18008c54e:	rex.RX add %r13b,0x0(%rcx)
    18008c552:	insb   (%dx),%es:(%rdi)
    18008c553:	add    %ah,0x0(%rbp)
    18008c556:	rex.WB add %bpl,0x0(%r14)
    18008c55a:	data16 add %ch,0x0(%rdi)
    18008c55e:	add    %al,(%rax)
-   18008c560:	mov    $0x2,%al
-   18008c562:	add    %al,(%rax)
-   18008c564:	add    %eax,(%rax)
-   18008c566:	xor    %al,(%rax)
-   18008c568:	xor    $0x0,%al
+   18008c560:	movsb  %ds:(%rsi),%es:(%rdi)
+   18008c561:	add    (%rax),%al
+   18008c563:	add    %al,(%rcx)
+   18008c565:	add    %dh,(%rax)
+   18008c567:	add    %dh,(%rax,%rax,1)
    18008c56a:	xor    %al,(%rax)
    18008c56c:	cmp    %eax,(%rax)
    18008c56e:	xor    %al,(%rax)
    18008c570:	xor    $0x0,%al
    18008c572:	add    %r14b,(%r8,%rax,1)
    18008c576:	add    %al,(%rax)
    18008c578:	rex.RX add %r10b,(%rbx)
@@ -177408,16 +177406,15 @@
    18008c5af:	add    %dh,0x0(%rdx)
    18008c5b2:	(bad)
    18008c5b3:	add    %dh,0x69(%rax,%rax,1)
    18008c5b7:	add    %ch,0x0(%rdi)
    18008c5ba:	outsb  %ds:(%rsi),(%dx)
    18008c5bb:	add    %al,(%rax)
    18008c5bd:	add    %al,(%rax)
-   18008c5bf:	add    %dh,0x0(%rsi)
-   18008c5c2:	(bad)
+   18008c5bf:	add    %dh,0x26(%rax,%rax,1)
    18008c5c3:	add    %al,(%rcx)
    18008c5c5:	add    %al,0x0(%rsi)
    18008c5c8:	imul   $0x65006c,(%rax),%eax
    18008c5ce:	add    %r12b,0x0(%rbp)
    18008c5d2:	jae    0x18008c5d4
    18008c5d4:	movsxd (%rax),%eax
    18008c5d6:	jb     0x18008c5d8
@@ -177444,234 +177441,229 @@
    18008c616:	jb     0x18008c618
    18008c618:	jae    0x18008c61a
    18008c61a:	imul   $0x6e006f,(%rax),%eax
    18008c620:	and    %al,(%rax)
    18008c622:	xor    %eax,(%rax)
    18008c624:	xor    (%rax),%al
    18008c626:	cs add %dh,(%rax,%rax,1)
-   18008c62a:	cs add %dh,(%rcx)
-   18008c62d:	add    %dh,(%rdx)
-   18008c62f:	add    %dh,(%rdi)
-   18008c631:	add    %ah,(%rax)
-   18008c633:	add    %al,(%rax)
-   18008c635:	add    %al,(%rax)
-   18008c637:	add    %bh,(%rax,%rax,1)
-   18008c63a:	(bad)
-   18008c63b:	add    %al,(%rcx)
-   18008c63d:	add    %al,0x0(%rsi)
-   18008c640:	imul   $0x65006c,(%rax),%eax
-   18008c646:	push   %rsi
-   18008c647:	add    %ah,0x0(%rbp)
-   18008c64a:	jb     0x18008c64c
-   18008c64c:	jae    0x18008c64e
-   18008c64e:	imul   $0x6e006f,(%rax),%eax
-   18008c654:	add    %al,(%rax)
-   18008c656:	add    %al,(%rax)
-   18008c658:	ss add %ch,(%rax,%rax,1)
-   18008c65c:	xor    %eax,(%rax)
-   18008c65e:	xor    $0x0,%al
-   18008c660:	sub    $0x0,%al
-   18008c662:	xor    %eax,(%rax)
+   18008c62a:	cs add %bh,(%rcx)
+   18008c62d:	add    %bh,(%rcx)
+   18008c62f:	add    %ah,(%rax)
+   18008c631:	add    %al,(%rax)
+   18008c633:	add    %bh,(%rax,%rax,1)
+   18008c636:	(bad)
+   18008c637:	add    %al,(%rcx)
+   18008c639:	add    %al,0x0(%rsi)
+   18008c63c:	imul   $0x65006c,(%rax),%eax
+   18008c642:	push   %rsi
+   18008c643:	add    %ah,0x0(%rbp)
+   18008c646:	jb     0x18008c648
+   18008c648:	jae    0x18008c64a
+   18008c64a:	imul   $0x6e006f,(%rax),%eax
+   18008c650:	add    %al,(%rax)
+   18008c652:	add    %al,(%rax)
+   18008c654:	ss add %ch,(%rax,%rax,1)
+   18008c658:	xor    %eax,(%rax)
+   18008c65a:	xor    $0x0,%al
+   18008c65c:	sub    $0x0,%al
+   18008c65e:	xor    %eax,(%rax)
+   18008c660:	xor    %eax,(%rax)
+   18008c662:	sub    $0x0,%al
    18008c664:	xor    %eax,(%rax)
-   18008c666:	sub    $0x0,%al
-   18008c668:	xor    %eax,(%rax)
-   18008c66a:	xor    (%rax),%al
+   18008c666:	xor    (%rax),%al
+   18008c668:	xor    %al,(%rax)
+   18008c66a:	xor    $0x0,%al
    18008c66c:	xor    %al,(%rax)
-   18008c66e:	xor    $0x0,%al
-   18008c670:	xor    %al,(%rax)
-   18008c672:	add    %al,(%rax)
-   18008c674:	cs add %al,(%rdi)
-   18008c677:	add    %al,(%rcx)
-   18008c679:	add    %cl,0x0(%rcx)
-   18008c67c:	outsb  %ds:(%rsi),(%dx)
-   18008c67d:	add    %dh,0x65(%rax,%rax,1)
-   18008c681:	add    %dh,0x0(%rdx)
-   18008c684:	outsb  %ds:(%rsi),(%dx)
-   18008c685:	add    %ah,0x0(%rcx)
-   18008c688:	insb   (%dx),%es:(%rdi)
-   18008c689:	add    %cl,0x0(%rsi)
-   18008c68c:	(bad)
-   18008c68d:	add    %ch,0x0(%rbp)
-   18008c690:	add    %al,%gs:(%rax)
-   18008c693:	add    %al,0x0(%rbx)
-   18008c696:	push   %rbp
-   18008c697:	add    %al,0x41(%rax,%rax,1)
-   18008c69b:	add    %dl,0x0(%rdx)
-   18008c69e:	push   %rsp
-   18008c69f:	add    %al,(%rax)
-   18008c6a1:	add    %al,(%rax)
-   18008c6a3:	add    %bh,0x0(%rdx)
-   18008c6a6:	sub    (%rax),%eax
-   18008c6a8:	add    %eax,(%rax)
-   18008c6aa:	rex.WR add %r12b,0x0(%rbp)
-   18008c6ae:	add    %ah,0x0(%ecx)
-   18008c6b2:	insb   (%dx),%es:(%rdi)
-   18008c6b3:	add    %al,0x0(%rbx)
-   18008c6b6:	outsl  %ds:(%rsi),(%dx)
-   18008c6b7:	add    %dh,0x0(%rax)
-   18008c6ba:	jns    0x18008c6bc
-   18008c6bc:	jb     0x18008c6be
-   18008c6be:	imul   $0x680067,(%rax),%eax
-   18008c6c4:	je     0x18008c6c6
-   18008c6c6:	add    %al,(%rax)
-   18008c6c8:	rex.XB add %bpl,0x0(%r15)
-   18008c6cc:	jo     0x18008c6ce
-   18008c6ce:	jns    0x18008c6d0
-   18008c6d0:	jb     0x18008c6d2
-   18008c6d2:	imul   $0x680067,(%rax),%eax
-   18008c6d8:	je     0x18008c6da
-   18008c6da:	and    %al,(%rax)
-   18008c6dc:	test   $0x4e002000,%eax
-   18008c6e1:	add    %dl,0x0(%rsi)
-   18008c6e4:	rex.WB add %al,0x49(%r8,%rax,1)
-   18008c6e9:	add    %al,0x0(%rcx)
-   18008c6ec:	and    %al,(%rax)
-   18008c6ee:	rex.XB add %bpl,0x0(%r15)
-   18008c6f2:	jb     0x18008c6f4
-   18008c6f4:	jo     0x18008c6f6
-   18008c6f6:	outsl  %ds:(%rsi),(%dx)
-   18008c6f7:	add    %dh,0x0(%rdx)
-   18008c6fa:	(bad)
-   18008c6fb:	add    %dh,0x69(%rax,%rax,1)
-   18008c6ff:	add    %ch,0x0(%rdi)
-   18008c702:	outsb  %ds:(%rsi),(%dx)
-   18008c703:	add    %ah,(%rax)
-   18008c705:	add    %dh,(%rcx)
-   18008c707:	add    %bh,(%rcx)
-   18008c709:	add    %bh,(%rcx)
-   18008c70b:	add    %dh,(%rbx)
-   18008c70d:	add    %ah,(%rax)
-   18008c70f:	add    %ch,0x32002000(%rip)        # 0x1b208e715
-   18008c715:	add    %dh,(%rax)
-   18008c717:	add    %dh,(%rdx)
-   18008c719:	add    %dh,(%rcx)
-   18008c71b:	add    %al,(%rax)
-   18008c71d:	add    %al,(%rax)
-   18008c71f:	add    %dl,0x0(%rdx)
-   18008c722:	adc    $0x4f000100,%eax
-   18008c727:	add    %dh,0x0(%rdx)
-   18008c72a:	imul   $0x690067,(%rax),%eax
-   18008c730:	outsb  %ds:(%rsi),(%dx)
-   18008c731:	add    %ah,0x0(%rcx)
-   18008c734:	insb   (%dx),%es:(%rdi)
-   18008c735:	add    %al,0x0(%rsi)
-   18008c738:	imul   $0x65006c,(%rax),%eax
-   18008c73e:	outsb  %ds:(%rsi),(%dx)
-   18008c73f:	add    %ah,0x0(%rcx)
-   18008c742:	insl   (%dx),%es:(%rdi)
-   18008c743:	add    %ah,0x0(%rbp)
-   18008c746:	add    %al,(%rax)
-   18008c748:	rex.XB add %dl,0x0(%r13)
-   18008c74c:	add    %r8b,0x0(%rcx)
-   18008c750:	push   %rdx
-   18008c751:	add    %dl,0x36(%rax,%rax,1)
-   18008c755:	add    %dh,(%rax,%rax,1)
-   18008c758:	pop    %rdi
-   18008c759:	add    %dh,(%rcx)
-   18008c75b:	add    %dh,(%rdx)
-   18008c75d:	add    %dh,(%rax,%rax,1)
-   18008c760:	pop    %rdi
-   18008c761:	add    %dh,(%rcx)
-   18008c763:	add    %dh,(%rdx)
-   18008c765:	add    %dh,(%rdi)
-   18008c767:	add    %ch,(%rsi)
-   18008c769:	add    %al,0x4c(%rax,%rax,1)
-   18008c76d:	add    %cl,0x0(%rax,%rax,1)
-   18008c771:	add    %al,(%rax)
-   18008c773:	add    %bl,0x0(%rdx)
-   18008c776:	sbb    $0x50000100,%eax
-   18008c77b:	add    %dh,0x0(%rdx)
-   18008c77e:	outsl  %ds:(%rsi),(%dx)
-   18008c77f:	add    %ah,0x75(%rax,%rax,1)
-   18008c783:	add    %ah,0x0(%rbx)
-   18008c786:	je     0x18008c788
-   18008c788:	rex.WRX add %r12b,0x0(%rcx)
-   18008c78c:	insl   (%dx),%es:(%rdi)
-   18008c78d:	add    %ah,0x0(%rbp)
-   18008c790:	add    %al,(%rax)
-   18008c792:	add    %al,(%rax)
-   18008c794:	rex.WRX add %r10b,0x0(%rsi)
-   18008c798:	rex.WB add %al,0x49(%r8,%rax,1)
-   18008c79d:	add    %al,0x0(%rcx)
-   18008c7a0:	and    %al,(%rax)
-   18008c7a2:	rex.XB add %dl,0x0(%r13)
-   18008c7a6:	add    %r8b,0x0(%rcx)
-   18008c7aa:	and    %al,(%rax)
-   18008c7ac:	xor    %eax,(%rax)
-   18008c7ae:	xor    (%rax),%al
-   18008c7b0:	cs add %dh,(%rax,%rax,1)
-   18008c7b4:	cs add %dh,(%rcx)
-   18008c7b7:	add    %dh,(%rdx)
-   18008c7b9:	add    %dh,(%rdi)
-   18008c7bb:	add    %ah,(%rax)
-   18008c7bd:	add    %dl,0x0(%rdx)
-   18008c7c0:	jne    0x18008c7c2
-   18008c7c2:	outsb  %ds:(%rsi),(%dx)
-   18008c7c3:	add    %dh,0x69(%rax,%rax,1)
-   18008c7c7:	add    %ch,0x0(%rbp)
-   18008c7ca:	add    %al,%gs:(%rax)
-   18008c7cd:	add    %al,(%rax)
-   18008c7cf:	add    %al,0x0(%rax)
-   18008c7d2:	(bad)
-   18008c7d3:	add    %al,(%rcx)
-   18008c7d5:	add    %dl,0x0(%rax)
-   18008c7d8:	jb     0x18008c7da
-   18008c7da:	outsl  %ds:(%rsi),(%dx)
-   18008c7db:	add    %ah,0x75(%rax,%rax,1)
-   18008c7df:	add    %ah,0x0(%rbx)
-   18008c7e2:	je     0x18008c7e4
-   18008c7e4:	push   %rsi
-   18008c7e5:	add    %ah,0x0(%rbp)
-   18008c7e8:	jb     0x18008c7ea
-   18008c7ea:	jae    0x18008c7ec
-   18008c7ec:	imul   $0x6e006f,(%rax),%eax
-   18008c7f2:	add    %al,(%rax)
-   18008c7f4:	ss add %ch,(%rax,%rax,1)
+   18008c66e:	add    %al,(%rax)
+   18008c670:	cs add %al,(%rdi)
+   18008c673:	add    %al,(%rcx)
+   18008c675:	add    %cl,0x0(%rcx)
+   18008c678:	outsb  %ds:(%rsi),(%dx)
+   18008c679:	add    %dh,0x65(%rax,%rax,1)
+   18008c67d:	add    %dh,0x0(%rdx)
+   18008c680:	outsb  %ds:(%rsi),(%dx)
+   18008c681:	add    %ah,0x0(%rcx)
+   18008c684:	insb   (%dx),%es:(%rdi)
+   18008c685:	add    %cl,0x0(%rsi)
+   18008c688:	(bad)
+   18008c689:	add    %ch,0x0(%rbp)
+   18008c68c:	add    %al,%gs:(%rax)
+   18008c68f:	add    %al,0x0(%rbx)
+   18008c692:	push   %rbp
+   18008c693:	add    %al,0x41(%rax,%rax,1)
+   18008c697:	add    %dl,0x0(%rdx)
+   18008c69a:	push   %rsp
+   18008c69b:	add    %al,(%rax)
+   18008c69d:	add    %al,(%rax)
+   18008c69f:	add    %bh,0x0(%rdx)
+   18008c6a2:	sub    (%rax),%eax
+   18008c6a4:	add    %eax,(%rax)
+   18008c6a6:	rex.WR add %r12b,0x0(%rbp)
+   18008c6aa:	add    %ah,0x0(%ecx)
+   18008c6ae:	insb   (%dx),%es:(%rdi)
+   18008c6af:	add    %al,0x0(%rbx)
+   18008c6b2:	outsl  %ds:(%rsi),(%dx)
+   18008c6b3:	add    %dh,0x0(%rax)
+   18008c6b6:	jns    0x18008c6b8
+   18008c6b8:	jb     0x18008c6ba
+   18008c6ba:	imul   $0x680067,(%rax),%eax
+   18008c6c0:	je     0x18008c6c2
+   18008c6c2:	add    %al,(%rax)
+   18008c6c4:	rex.XB add %bpl,0x0(%r15)
+   18008c6c8:	jo     0x18008c6ca
+   18008c6ca:	jns    0x18008c6cc
+   18008c6cc:	jb     0x18008c6ce
+   18008c6ce:	imul   $0x680067,(%rax),%eax
+   18008c6d4:	je     0x18008c6d6
+   18008c6d6:	and    %al,(%rax)
+   18008c6d8:	test   $0x4e002000,%eax
+   18008c6dd:	add    %dl,0x0(%rsi)
+   18008c6e0:	rex.WB add %al,0x49(%r8,%rax,1)
+   18008c6e5:	add    %al,0x0(%rcx)
+   18008c6e8:	and    %al,(%rax)
+   18008c6ea:	rex.XB add %bpl,0x0(%r15)
+   18008c6ee:	jb     0x18008c6f0
+   18008c6f0:	jo     0x18008c6f2
+   18008c6f2:	outsl  %ds:(%rsi),(%dx)
+   18008c6f3:	add    %dh,0x0(%rdx)
+   18008c6f6:	(bad)
+   18008c6f7:	add    %dh,0x69(%rax,%rax,1)
+   18008c6fb:	add    %ch,0x0(%rdi)
+   18008c6fe:	outsb  %ds:(%rsi),(%dx)
+   18008c6ff:	add    %ah,(%rax)
+   18008c701:	add    %dh,(%rcx)
+   18008c703:	add    %bh,(%rcx)
+   18008c705:	add    %bh,(%rcx)
+   18008c707:	add    %dh,(%rbx)
+   18008c709:	add    %ah,(%rax)
+   18008c70b:	add    %ch,0x32002000(%rip)        # 0x1b208e711
+   18008c711:	add    %dh,(%rax)
+   18008c713:	add    %dh,(%rdx)
+   18008c715:	add    %dh,(%rcx)
+   18008c717:	add    %al,(%rax)
+   18008c719:	add    %al,(%rax)
+   18008c71b:	add    %dl,0x0(%rax)
+   18008c71e:	adc    $0x0,%al
+   18008c720:	add    %eax,(%rax)
+   18008c722:	rex.WRXB add %r14b,0x0(%r10)
+   18008c726:	imul   $0x690067,(%rax),%eax
+   18008c72c:	outsb  %ds:(%rsi),(%dx)
+   18008c72d:	add    %ah,0x0(%rcx)
+   18008c730:	insb   (%dx),%es:(%rdi)
+   18008c731:	add    %al,0x0(%rsi)
+   18008c734:	imul   $0x65006c,(%rax),%eax
+   18008c73a:	outsb  %ds:(%rsi),(%dx)
+   18008c73b:	add    %ah,0x0(%rcx)
+   18008c73e:	insl   (%dx),%es:(%rdi)
+   18008c73f:	add    %ah,0x0(%rbp)
+   18008c742:	add    %al,(%rax)
+   18008c744:	rex.XB add %dl,0x0(%r13)
+   18008c748:	add    %r8b,0x0(%rcx)
+   18008c74c:	push   %rdx
+   18008c74d:	add    %dl,0x36(%rax,%rax,1)
+   18008c751:	add    %dh,(%rax,%rax,1)
+   18008c754:	pop    %rdi
+   18008c755:	add    %dh,(%rcx)
+   18008c757:	add    %dh,(%rdx)
+   18008c759:	add    %dh,(%rax,%rax,1)
+   18008c75c:	pop    %rdi
+   18008c75d:	add    %bh,(%rcx)
+   18008c75f:	add    %bh,(%rcx)
+   18008c761:	add    %ch,(%rsi)
+   18008c763:	add    %al,0x4c(%rax,%rax,1)
+   18008c767:	add    %cl,0x0(%rax,%rax,1)
+   18008c76b:	add    %bl,0x0(%rax)
+   18008c76e:	sbb    $0x0,%al
+   18008c770:	add    %eax,(%rax)
+   18008c772:	push   %rax
+   18008c773:	add    %dh,0x0(%rdx)
+   18008c776:	outsl  %ds:(%rsi),(%dx)
+   18008c777:	add    %ah,0x75(%rax,%rax,1)
+   18008c77b:	add    %ah,0x0(%rbx)
+   18008c77e:	je     0x18008c780
+   18008c780:	rex.WRX add %r12b,0x0(%rcx)
+   18008c784:	insl   (%dx),%es:(%rdi)
+   18008c785:	add    %ah,0x0(%rbp)
+   18008c788:	add    %al,(%rax)
+   18008c78a:	add    %al,(%rax)
+   18008c78c:	rex.WRX add %r10b,0x0(%rsi)
+   18008c790:	rex.WB add %al,0x49(%r8,%rax,1)
+   18008c795:	add    %al,0x0(%rcx)
+   18008c798:	and    %al,(%rax)
+   18008c79a:	rex.XB add %dl,0x0(%r13)
+   18008c79e:	add    %r8b,0x0(%rcx)
+   18008c7a2:	and    %al,(%rax)
+   18008c7a4:	xor    %eax,(%rax)
+   18008c7a6:	xor    (%rax),%al
+   18008c7a8:	cs add %dh,(%rax,%rax,1)
+   18008c7ac:	cs add %bh,(%rcx)
+   18008c7af:	add    %bh,(%rcx)
+   18008c7b1:	add    %ah,(%rax)
+   18008c7b3:	add    %dl,0x0(%rdx)
+   18008c7b6:	jne    0x18008c7b8
+   18008c7b8:	outsb  %ds:(%rsi),(%dx)
+   18008c7b9:	add    %dh,0x69(%rax,%rax,1)
+   18008c7bd:	add    %ch,0x0(%rbp)
+   18008c7c0:	add    %al,%gs:(%rax)
+   18008c7c3:	add    %al,0x0(%rax)
+   18008c7c6:	(bad)
+   18008c7c7:	add    %al,(%rcx)
+   18008c7c9:	add    %dl,0x0(%rax)
+   18008c7cc:	jb     0x18008c7ce
+   18008c7ce:	outsl  %ds:(%rsi),(%dx)
+   18008c7cf:	add    %ah,0x75(%rax,%rax,1)
+   18008c7d3:	add    %ah,0x0(%rbx)
+   18008c7d6:	je     0x18008c7d8
+   18008c7d8:	push   %rsi
+   18008c7d9:	add    %ah,0x0(%rbp)
+   18008c7dc:	jb     0x18008c7de
+   18008c7de:	jae    0x18008c7e0
+   18008c7e0:	imul   $0x6e006f,(%rax),%eax
+   18008c7e6:	add    %al,(%rax)
+   18008c7e8:	ss add %ch,(%rax,%rax,1)
+   18008c7ec:	xor    %eax,(%rax)
+   18008c7ee:	xor    $0x0,%al
+   18008c7f0:	sub    $0x0,%al
+   18008c7f2:	xor    %eax,(%rax)
+   18008c7f4:	xor    %eax,(%rax)
+   18008c7f6:	sub    $0x0,%al
    18008c7f8:	xor    %eax,(%rax)
-   18008c7fa:	xor    $0x0,%al
-   18008c7fc:	sub    $0x0,%al
-   18008c7fe:	xor    %eax,(%rax)
-   18008c800:	xor    %eax,(%rax)
-   18008c802:	sub    $0x0,%al
-   18008c804:	xor    %eax,(%rax)
-   18008c806:	xor    (%rax),%al
-   18008c808:	xor    %al,(%rax)
-   18008c80a:	xor    $0x0,%al
-   18008c80c:	xor    %al,(%rax)
-   18008c80e:	add    %al,(%rax)
-   18008c810:	add    %r8b,(%rax)
-   18008c813:	add    %al,(%rcx)
-   18008c815:	add    %dl,0x0(%rsi)
-   18008c818:	(bad)
-   18008c819:	add    %dh,0x0(%rdx)
-   18008c81c:	rex.RX add %r13b,0x0(%rcx)
-   18008c820:	insb   (%dx),%es:(%rdi)
-   18008c821:	add    %ah,0x0(%rbp)
-   18008c824:	rex.WB add %bpl,0x0(%r14)
-   18008c828:	data16 add %ch,0x0(%rdi)
-   18008c82c:	add    %al,(%rax)
-   18008c82e:	add    %al,(%rax)
-   18008c830:	and    $0x0,%al
-   18008c832:	add    $0x0,%al
-   18008c834:	add    %al,(%rax)
-   18008c836:	push   %rsp
-   18008c837:	add    %dh,0x0(%rdx)
-   18008c83a:	(bad)
-   18008c83b:	add    %ch,0x0(%rsi)
-   18008c83e:	jae    0x18008c840
-   18008c840:	insb   (%dx),%es:(%rdi)
-   18008c841:	add    %ah,0x0(%rcx)
-   18008c844:	je     0x18008c846
-   18008c846:	imul   $0x6e006f,(%rax),%eax
-   18008c84c:	add    %al,(%rax)
-   18008c84e:	add    %al,(%rax)
-   18008c850:	or     %eax,(%rsp,%riz,8)
-   18008c853:	add    $0x0,%al
-   18008c855:	add    %al,(%rax)
-	...
+   18008c7fa:	xor    (%rax),%al
+   18008c7fc:	xor    %al,(%rax)
+   18008c7fe:	xor    $0x0,%al
+   18008c800:	xor    %al,(%rax)
+   18008c802:	add    %al,(%rax)
+   18008c804:	add    %r8b,(%rax)
+   18008c807:	add    %al,(%rcx)
+   18008c809:	add    %dl,0x0(%rsi)
+   18008c80c:	(bad)
+   18008c80d:	add    %dh,0x0(%rdx)
+   18008c810:	rex.RX add %r13b,0x0(%rcx)
+   18008c814:	insb   (%dx),%es:(%rdi)
+   18008c815:	add    %ah,0x0(%rbp)
+   18008c818:	rex.WB add %bpl,0x0(%r14)
+   18008c81c:	data16 add %ch,0x0(%rdi)
+   18008c820:	add    %al,(%rax)
+   18008c822:	add    %al,(%rax)
+   18008c824:	and    $0x0,%al
+   18008c826:	add    $0x0,%al
+   18008c828:	add    %al,(%rax)
+   18008c82a:	push   %rsp
+   18008c82b:	add    %dh,0x0(%rdx)
+   18008c82e:	(bad)
+   18008c82f:	add    %ch,0x0(%rsi)
+   18008c832:	jae    0x18008c834
+   18008c834:	insb   (%dx),%es:(%rdi)
+   18008c835:	add    %ah,0x0(%rcx)
+   18008c838:	je     0x18008c83a
+   18008c83a:	imul   $0x6e006f,(%rax),%eax
+   18008c840:	add    %al,(%rax)
+   18008c842:	add    %al,(%rax)
+   18008c844:	or     %eax,(%rsp,%riz,8)
+   18008c847:	.byte 0x4
 
 Disassembly of section .reloc:
 
 000000018008d000 <.reloc>:
    18008d000:	add    %dl,%al
    18008d002:	add    $0x4000,%eax
    18008d007:	add    %dh,%al
```

## nvidia/cuda_runtime/include/cuda_bf16.h

```diff
@@ -1,9 +1,9 @@
 /*
-* Copyright 1993-2024 NVIDIA Corporation.  All rights reserved.
+* Copyright 1993-2023 NVIDIA Corporation.  All rights reserved.
 *
 * NOTICE TO LICENSEE:
 *
 * This source code and/or documentation ("Licensed Deliverables") are
 * subject to NVIDIA intellectual property rights under U.S. and
 * international Copyright laws.
 *
@@ -157,20 +157,14 @@
 #define __CUDA_HOSTDEVICE_BF16_DECL__ static
 #endif /* defined(__GNUC__) */
 #define __CUDA_HOSTDEVICE__
 #endif /* (defined(__CUDACC_RTC__) && ((__CUDACC_VER_MAJOR__ > 12) || ((__CUDACC_VER_MAJOR__ == 12) && (__CUDACC_VER_MINOR__ >= 3))))) */
 
 #define __CUDA_BF16_TYPES_EXIST__
 
-/* Macros to allow nv_bfloat16 & nv_bfloat162 to be used by inline assembly */
-#define __BFLOAT16_TO_US(var) *(reinterpret_cast<unsigned short *>(&(var)))
-#define __BFLOAT16_TO_CUS(var) *(reinterpret_cast<const unsigned short *>(&(var)))
-#define __BFLOAT162_TO_UI(var) *(reinterpret_cast<unsigned int *>(&(var)))
-#define __BFLOAT162_TO_CUI(var) *(reinterpret_cast<const unsigned int *>(&(var)))
-
 /* Forward-declaration of structures defined in "cuda_bf16.hpp" */
 struct __nv_bfloat16;
 struct __nv_bfloat162;
 
 /**
 * \ingroup CUDA_MATH__BFLOAT16_MISC
 * \brief Converts double number to nv_bfloat16 precision in round-to-nearest-even mode
@@ -4228,15 +4222,15 @@
 
     /**
      * Constructor by default.
      */
 #if defined(__CPP_VERSION_AT_LEAST_11_BF16)
     __nv_bfloat16() = default;
 #else
-    __CUDA_HOSTDEVICE__ __nv_bfloat16() { }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16();
 #endif /* defined(__CPP_VERSION_AT_LEAST_11_BF16) */
 
     /* Convert to/from __nv_bfloat16_raw */
     /**
      * Constructor from \p __nv_bfloat16_raw.
      */
     __CUDA_HOSTDEVICE__ __CUDA_BF16_CONSTEXPR__ __nv_bfloat16(const __nv_bfloat16_raw &hr) : __x(hr.x) { }
@@ -4262,33 +4256,26 @@
     __CUDA_HOSTDEVICE__ operator __nv_bfloat16_raw() const volatile;
 
 #if !defined(__CUDA_NO_BFLOAT16_CONVERSIONS__)
 #if defined(__CPP_VERSION_AT_LEAST_11_BF16)
     /**
      * Construct \p __nv_bfloat16 from \p __half input using default round-to-nearest-even rounding mode.
      */
-    explicit __CUDA_HOSTDEVICE__ __nv_bfloat16(const __half f)
-{
-NV_IF_ELSE_TARGET(NV_PROVIDES_SM_90,
-    asm("{  cvt.rn.bf16.f16 %0, %1;}\n" : "=h"(__x) : "h"(__BFLOAT16_TO_CUS(f)));
-,
-    __x = __float2bfloat16(__half2float(f)).__x;
-)
-}
+    explicit __CUDA_HOSTDEVICE__ __nv_bfloat16(const __half f);
 #endif /* #if defined(__CPP_VERSION_AT_LEAST_11_BF16) */
 
     /* Construct from float/double */
     /**
      * Construct \p __nv_bfloat16 from \p float input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(const float f) { __x = __float2bfloat16(f).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(const float f);
     /**
      * Construct \p __nv_bfloat16 from \p double input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(const double f) { __x = __double2bfloat16(f).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(const double f);
     /**
      * Type cast to \p float operator.
      */
     __CUDA_HOSTDEVICE__ operator float() const;
     /**
      * Type cast to \p __nv_bfloat16 assignment operator from \p float input using default round-to-nearest-even rounding mode.
      */
@@ -4309,74 +4296,44 @@
 #if !(defined __CUDA_BF16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__) || (defined __CUDACC__)
     /* Allow automatic construction from types supported natively in hardware */
     /* Note we do avoid constructor init-list because of special host/device compilation rules */
 
     /**
      * Construct \p __nv_bfloat16 from \p short integer input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(short val) { __x = __short2bfloat16_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(short val);
     /**
      * Construct \p __nv_bfloat16 from \p unsigned \p short integer input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(unsigned short val) { __x = __ushort2bfloat16_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(unsigned short val);
     /**
      * Construct \p __nv_bfloat16 from \p int input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(int val) { __x = __int2bfloat16_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(int val);
     /**
      * Construct \p __nv_bfloat16 from \p unsigned \p int input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(unsigned int val) { __x = __uint2bfloat16_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(unsigned int val);
     /**
      * Construct \p __nv_bfloat16 from \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(const long val) {
-        /* Suppress VS warning: warning C4127: conditional expression is constant */
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (push)
-#pragma warning (disable: 4127)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        if (sizeof(long) == sizeof(long long))
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (pop)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        {
-            __x = __ll2bfloat16_rn(static_cast<long long>(val)).__x;
-        } else {
-            __x = __int2bfloat16_rn(static_cast<int>(val)).__x;
-        }
-    }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(const long val);
 
     /**
      * Construct \p __nv_bfloat16 from \p unsigned \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(const unsigned long val) {
-        /* Suppress VS warning: warning C4127: conditional expression is constant */
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (push)
-#pragma warning (disable: 4127)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        if (sizeof(unsigned long) == sizeof(unsigned long long))
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (pop)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        {
-            __x = __ull2bfloat16_rn(static_cast<unsigned long long>(val)).__x;
-        } else {
-            __x = __uint2bfloat16_rn(static_cast<unsigned int>(val)).__x;
-        }
-    }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(const unsigned long val);
     /**
      * Construct \p __nv_bfloat16 from \p long \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(long long val) { __x = __ll2bfloat16_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(long long val);
     /**
      * Construct \p __nv_bfloat16 from \p unsigned \p long \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __nv_bfloat16(unsigned long long val) { __x = __ull2bfloat16_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __nv_bfloat16(unsigned long long val);
 
     /* Allow automatic casts to supported builtin types, matching all that are permitted with float */
 
     /**
      * Conversion operator to \p signed \p char data type.
      * Using round-toward-zero rounding mode.
      * 
@@ -4783,27 +4740,14 @@
  * Performs packed \p nv_bfloat16 ordered less-or-equal compare operation.
  * See also __hble2(__nv_bfloat162, __nv_bfloat162)
  */
 __CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ bool operator<=(const __nv_bfloat162 &lh, const __nv_bfloat162 &rh);
 
 #endif /* !defined(__CUDA_NO_BFLOAT162_OPERATORS__) */
 
-#if defined(__CPP_VERSION_AT_LEAST_11_BF16)
-#if !defined(__CUDA_NO_HALF_CONVERSIONS__)
-__CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __half::__half(const __nv_bfloat16 f)
-{
-NV_IF_ELSE_TARGET(NV_PROVIDES_SM_90,
-    asm("{  cvt.rn.f16.bf16 %0, %1;}\n" : "=h"(__x) : "h"(__BFLOAT16_TO_CUS(f)));
-,
-    __x = __float2half_rn(__bfloat162float(f)).__x;
-)
-}
-#endif
-#endif /* #if defined(__CPP_VERSION_AT_LEAST_11_BF16) */
-
 #endif /* defined(__cplusplus) */
 
 #if (defined(__FORCE_INCLUDE_CUDA_BF16_HPP_FROM_BF16_H__) || \
     !(defined(__CUDACC_RTC__) && ((__CUDACC_VER_MAJOR__ > 12) || ((__CUDACC_VER_MAJOR__ == 12) && (__CUDACC_VER_MINOR__ >= 3)))))
 /* Note the .hpp file is included to capture the "nv_bfloat16" & "nv_bfloat162" builtin function definitions. For NVRTC, the builtin
    function definitions are compiled at NVRTC library build-time and are available through the NVRTC builtins library at
    link time.
```

## nvidia/cuda_runtime/include/cuda_bf16.hpp

```diff
@@ -1,9 +1,9 @@
 /*
-* Copyright 1993-2024 NVIDIA Corporation.  All rights reserved.
+* Copyright 1993-2023 NVIDIA Corporation.  All rights reserved.
 *
 * NOTICE TO LICENSEE:
 *
 * This source code and/or documentation ("Licensed Deliverables") are
 * subject to NVIDIA intellectual property rights under U.S. and
 * international Copyright laws.
 *
@@ -58,14 +58,20 @@
 #if defined(__CUDACC__)
     #define IF_DEVICE_OR_CUDACC(d, c, f) NV_IF_ELSE_TARGET(NV_IS_DEVICE, d, c)
 #else
     #define IF_DEVICE_OR_CUDACC(d, c, f) NV_IF_ELSE_TARGET(NV_IS_DEVICE, d, f)
 #endif
 #endif
 
+/* Macros to allow nv_bfloat16 & nv_bfloat162 to be used by inline assembly */
+#define __BFLOAT16_TO_US(var) *(reinterpret_cast<unsigned short *>(&(var)))
+#define __BFLOAT16_TO_CUS(var) *(reinterpret_cast<const unsigned short *>(&(var)))
+#define __BFLOAT162_TO_UI(var) *(reinterpret_cast<unsigned int *>(&(var)))
+#define __BFLOAT162_TO_CUI(var) *(reinterpret_cast<const unsigned int *>(&(var)))
+
 /* All other definitions in this file are only visible to C++ compilers */
 #if defined(__cplusplus)
 /**
  * \ingroup CUDA_MATH_INTRINSIC_BFLOAT16_CONSTANTS
  * \brief Defines floating-point positive infinity value for the \p nv_bfloat16 data type
  */
 #define CUDART_INF_BF16            __ushort_as_bfloat16((unsigned short)0x7F80U)
@@ -96,32 +102,80 @@
 #define CUDART_ZERO_BF16           __ushort_as_bfloat16((unsigned short)0x0000U)
 /**
  * \ingroup CUDA_MATH_INTRINSIC_BFLOAT16_CONSTANTS
  * \brief Defines a value of 1.0 for the \p nv_bfloat16 data type
  */
 #define CUDART_ONE_BF16            __ushort_as_bfloat16((unsigned short)0x3F80U)
 
+#if defined(__CPP_VERSION_AT_LEAST_11_BF16)
+#else
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16() { }
+#endif /* defined(__CPP_VERSION_AT_LEAST_11_BF16) */
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(const __nv_bfloat16_raw &hr) { __x = hr.x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ volatile __nv_bfloat16 &__nv_bfloat16::operator=(const __nv_bfloat16_raw &hr) volatile { __x = hr.x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ volatile __nv_bfloat16 &__nv_bfloat16::operator=(const volatile __nv_bfloat16_raw &hr) volatile { __x = hr.x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::operator __nv_bfloat16_raw() const { __nv_bfloat16_raw ret; ret.x = __x; return ret; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::operator __nv_bfloat16_raw() const volatile { __nv_bfloat16_raw ret; ret.x = __x; return ret; }
 
 #if !defined(__CUDA_NO_BFLOAT16_CONVERSIONS__)
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(const float f) { __x = __float2bfloat16(f).__x;  }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(const double f) { __x = __double2bfloat16(f).__x;  }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::operator float() const { return __bfloat162float(*this); }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(const float f) { __x = __float2bfloat16(f).__x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(const double f) { __x = __double2bfloat16(f).__x; return *this; }
 
 /*
  * Implicit type conversions to/from integer types were only available to nvcc compilation.
  * Introducing them for all compilers is a potentially breaking change that may affect
  * overloads resolution and will require users to update their code.
  * Define __CUDA_BF16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__ to opt-out.
  */
 #if !(defined __CUDA_BF16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__) || (defined __CUDACC__)
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(short val) { __x = __short2bfloat16_rn(val).__x;  }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(unsigned short val) { __x = __ushort2bfloat16_rn(val).__x;  }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(int val) { __x = __int2bfloat16_rn(val).__x;  }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(unsigned int val) { __x = __uint2bfloat16_rn(val).__x;  }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(const long val) {
+
+        /* Suppress VS warning: warning C4127: conditional expression is constant */
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (push)
+#pragma warning (disable: 4127)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+        if (sizeof(long) == sizeof(long long))
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (pop)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+
+        {
+            __x = __ll2bfloat16_rn(static_cast<long long>(val)).__x;
+        } else {
+            __x = __int2bfloat16_rn(static_cast<int>(val)).__x;
+        }
+    }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(const unsigned long val) {
+
+        /* Suppress VS warning: warning C4127: conditional expression is constant */
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (push)
+#pragma warning (disable: 4127)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+        if (sizeof(unsigned long) == sizeof(unsigned long long))
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (pop)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+
+        {
+            __x = __ull2bfloat16_rn(static_cast<unsigned long long>(val)).__x;
+        } else {
+            __x = __uint2bfloat16_rn(static_cast<unsigned int>(val)).__x;
+        }
+    }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(long long val) { __x = __ll2bfloat16_rn(val).__x;  }
+    __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::__nv_bfloat16(unsigned long long val) { __x = __ull2bfloat16_rn(val).__x; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::operator signed char() const { return __bfloat162char_rz(*this); }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::operator unsigned char() const { return __bfloat162uchar_rz(*this); }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16::operator char() const {
         char value;
         /* Suppress VS warning: warning C4127: conditional expression is constant */
 #if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
 #pragma warning (push)
@@ -191,14 +245,37 @@
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(int val) { __x = __int2bfloat16_rn(val).__x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(unsigned int val) { __x = __uint2bfloat16_rn(val).__x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(long long val) { __x = __ll2bfloat16_rn(val).__x; return *this; }
     __CUDA_HOSTDEVICE__ __CUDA_BF16_INLINE__ __nv_bfloat16 &__nv_bfloat16::operator=(unsigned long long val) { __x = __ull2bfloat16_rn(val).__x; return *this; }
 #endif /* !(defined __CUDA_BF16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__) || (defined __CUDACC__) */
 #endif /* !defined(__CUDA_NO_BFLOAT16_CONVERSIONS__) */
 
+#if defined(__CPP_VERSION_AT_LEAST_11_BF16)
+#if !defined(__CUDA_NO_BFLOAT16_CONVERSIONS__)
+__CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __nv_bfloat16::__nv_bfloat16(const __half f)
+{
+NV_IF_ELSE_TARGET(NV_PROVIDES_SM_90,
+    asm("{  cvt.rn.bf16.f16 %0, %1;}\n" : "=h"(__x) : "h"(__BFLOAT16_TO_CUS(f)));
+,
+    __x = __float2bfloat16(__half2float(f)).__x;
+)
+}
+#endif
+
+#if !defined(__CUDA_NO_HALF_CONVERSIONS__)
+__CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __half::__half(const __nv_bfloat16 f)
+{
+NV_IF_ELSE_TARGET(NV_PROVIDES_SM_90,
+    asm("{  cvt.rn.f16.bf16 %0, %1;}\n" : "=h"(__x) : "h"(__BFLOAT16_TO_CUS(f)));
+,
+    __x = __float2half_rn(__bfloat162float(f)).__x;
+)
+}
+#endif
+#endif /* #if defined(__CPP_VERSION_AT_LEAST_11_BF16) */
 
 #if !defined(__CUDA_NO_BFLOAT16_OPERATORS__)
 __CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __nv_bfloat16 operator+(const __nv_bfloat16 &lh, const __nv_bfloat16 &rh) { return __hadd(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __nv_bfloat16 operator-(const __nv_bfloat16 &lh, const __nv_bfloat16 &rh) { return __hsub(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __nv_bfloat16 operator*(const __nv_bfloat16 &lh, const __nv_bfloat16 &rh) { return __hmul(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __nv_bfloat16 operator/(const __nv_bfloat16 &lh, const __nv_bfloat16 &rh) { return __hdiv(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_BF16_FORCEINLINE__ __nv_bfloat16 &operator+=(__nv_bfloat16 &lh, const __nv_bfloat16 &rh) { lh = __hadd(lh, rh); return lh; }
```

## nvidia/cuda_runtime/include/cuda_fp16.h

```diff
@@ -1,9 +1,9 @@
 /*
-* Copyright 1993-2024 NVIDIA Corporation.  All rights reserved.
+* Copyright 1993-2023 NVIDIA Corporation.  All rights reserved.
 *
 * NOTICE TO LICENSEE:
 *
 * This source code and/or documentation ("Licensed Deliverables") are
 * subject to NVIDIA intellectual property rights under U.S. and
 * international Copyright laws.
 *
@@ -151,20 +151,14 @@
 #define __CUDA_HOSTDEVICE_FP16_DECL__ static
 #endif /* defined(__GNUC__) */
 #define __CUDA_HOSTDEVICE__
 #endif /* (defined(__CUDACC_RTC__) && ((__CUDACC_VER_MAJOR__ > 12) || ((__CUDACC_VER_MAJOR__ == 12) && (__CUDACC_VER_MINOR__ >= 3)))) */
 
 #define __CUDA_FP16_TYPES_EXIST__
 
-/* Macros to allow half & half2 to be used by inline assembly */
-#define __HALF_TO_US(var) *(reinterpret_cast<unsigned short *>(&(var)))
-#define __HALF_TO_CUS(var) *(reinterpret_cast<const unsigned short *>(&(var)))
-#define __HALF2_TO_UI(var) *(reinterpret_cast<unsigned int *>(&(var)))
-#define __HALF2_TO_CUI(var) *(reinterpret_cast<const unsigned int *>(&(var)))
-
 /* Forward-declaration of structures defined in "cuda_fp16.hpp" */
 struct __half;
 struct __half2;
 
 /**
 * \ingroup CUDA_MATH__HALF_MISC
 * \brief Converts double number to half precision in round-to-nearest-even mode
@@ -4230,15 +4224,15 @@
 public:
     /**
      * Constructor by default.
      */
 #if defined(__CPP_VERSION_AT_LEAST_11_FP16)
     __half() = default;
 #else
-    __CUDA_HOSTDEVICE__ __half() {}
+    __CUDA_HOSTDEVICE__ __half();
 #endif /* defined(__CPP_VERSION_AT_LEAST_11_FP16) */
 
     /* Convert to/from __half_raw */
     /**
      * Constructor from \p __half_raw.
      */
     __CUDA_HOSTDEVICE__ __CUDA_FP16_CONSTEXPR__ __half(const __half_raw &hr) : __x(hr.x) { }
@@ -4270,19 +4264,19 @@
      */
     explicit __CUDA_HOSTDEVICE__ __half(const __nv_bfloat16 f); //forward declaration only, implemented in cuda_bf16.hpp
 #endif /* #if defined(__CPP_VERSION_AT_LEAST_11_FP16) */
     /* Construct from float/double */
     /**
      * Construct \p __half from \p float input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const float f) { __x = __float2half(f).__x; }
+    __CUDA_HOSTDEVICE__ __half(const float f);
     /**
      * Construct \p __half from \p double input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const double f) { __x = __double2half(f).__x; }
+    __CUDA_HOSTDEVICE__ __half(const double f);
     /**
      * Type cast to \p float operator.
      */
     __CUDA_HOSTDEVICE__ operator float() const;
     /**
      * Type cast to \p __half assignment operator from \p float input using default round-to-nearest-even rounding mode.
      */
@@ -4303,72 +4297,44 @@
  * overloads resolution and will require users to update their code.
  * Define __CUDA_FP16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__ to opt-out.
  */
 #if !(defined __CUDA_FP16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__) || (defined __CUDACC__)
     /**
      * Construct \p __half from \p short integer input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const short val) { __x = __short2half_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __half(const short val);
     /**
      * Construct \p __half from \p unsigned \p short integer input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const unsigned short val) { __x = __ushort2half_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __half(const unsigned short val);
     /**
      * Construct \p __half from \p int input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const int val) { __x = __int2half_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __half(const int val);
     /**
      * Construct \p __half from \p unsigned \p int input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const unsigned int val) { __x = __uint2half_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __half(const unsigned int val);
     /**
      * Construct \p __half from \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const long val) {
-        /* Suppress VS warning: warning C4127: conditional expression is constant */
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (disable: 4127)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        if (sizeof(long) == sizeof(long long))
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (default: 4127)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        {
-            __x = __ll2half_rn(static_cast<long long>(val)).__x;
-        } else {
-            __x = __int2half_rn(static_cast<int>(val)).__x;
-        }
-    }
+    __CUDA_HOSTDEVICE__ __half(const long val);
     /**
      * Construct \p __half from \p unsigned \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const unsigned long val) {
-        /* Suppress VS warning: warning C4127: conditional expression is constant */
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (disable: 4127)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        if (sizeof(unsigned long) == sizeof(unsigned long long))
-#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
-#pragma warning (default: 4127)
-#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
-        {
-            __x = __ull2half_rn(static_cast<unsigned long long>(val)).__x;
-        } else {
-            __x = __uint2half_rn(static_cast<unsigned int>(val)).__x;
-        }
-    }
+    __CUDA_HOSTDEVICE__ __half(const unsigned long val);
 
     /**
      * Construct \p __half from \p long \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const long long val) { __x = __ll2half_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __half(const long long val);
     /**
      * Construct \p __half from \p unsigned \p long \p long input using default round-to-nearest-even rounding mode.
      */
-    __CUDA_HOSTDEVICE__ __half(const unsigned long long val) { __x = __ull2half_rn(val).__x; }
+    __CUDA_HOSTDEVICE__ __half(const unsigned long long val);
 
     /* Allow automatic casts to supported builtin types, matching all that are permitted with float */
 
     /**
      * Conversion operator to \p signed \p char data type.
      * Using round-toward-zero rounding mode.
      * 
@@ -4622,65 +4588,41 @@
      * Constructor by default.
      */
 #if defined(__CPP_VERSION_AT_LEAST_11_FP16)
     __half2() = default;
     /**
      * Move constructor, available for \p C++11 and later dialects
      */
-    __CUDA_HOSTDEVICE__ __half2(const __half2 &&src) {
-NV_IF_ELSE_TARGET(NV_IS_DEVICE,
-    __HALF2_TO_UI(*this) = std::move(__HALF2_TO_CUI(src));
-,
-    this->x = src.x;
-    this->y = src.y;
-)
-}
+    __CUDA_HOSTDEVICE__ __half2(const __half2 &&src);
     /**
      * Move assignment operator, available for \p C++11 and later dialects
      */
     __CUDA_HOSTDEVICE__ __half2 &operator=(const __half2 &&src);
 #else
-    __CUDA_HOSTDEVICE__ __half2() { }
+    __CUDA_HOSTDEVICE__ __half2();
 #endif /* defined(__CPP_VERSION_AT_LEAST_11_FP16) */
 
     /**
      * Constructor from two \p __half variables
      */
     __CUDA_HOSTDEVICE__ __CUDA_FP16_CONSTEXPR__ __half2(const __half &a, const __half &b) : x(a), y(b) { }
     /**
      * Copy constructor
      */
-    __CUDA_HOSTDEVICE__ __half2(const __half2 &src) {
-NV_IF_ELSE_TARGET(NV_IS_DEVICE,
-    __HALF2_TO_UI(*this) = __HALF2_TO_CUI(src);
-,
-    this->x = src.x;
-    this->y = src.y;
-)
-}
+    __CUDA_HOSTDEVICE__ __half2(const __half2 &src);
     /**
      * Copy assignment operator
      */
     __CUDA_HOSTDEVICE__ __half2 &operator=(const __half2 &src);
 
     /* Convert to/from __half2_raw */
     /**
      * Constructor from \p __half2_raw
      */
-    __CUDA_HOSTDEVICE__ __half2(const __half2_raw &h2r ) {
-NV_IF_ELSE_TARGET(NV_IS_DEVICE,
-    __HALF2_TO_UI(*this) = __HALF2_TO_CUI(h2r);
-,
-    __half_raw tr;
-    tr.x = h2r.x;
-    this->x = static_cast<__half>(tr);
-    tr.x = h2r.y;
-    this->y = static_cast<__half>(tr);
-)
-}
+    __CUDA_HOSTDEVICE__ __half2(const __half2_raw &h2r );
     /**
      * Assignment operator from \p __half2_raw
      */
     __CUDA_HOSTDEVICE__ __half2 &operator=(const __half2_raw &h2r);
     /**
      * Conversion operator to \p __half2_raw
      */
```

## nvidia/cuda_runtime/include/cuda_fp16.hpp

```diff
@@ -58,14 +58,20 @@
 #if defined(__CUDACC__)
     #define IF_DEVICE_OR_CUDACC(d, c, f) NV_IF_ELSE_TARGET(NV_IS_DEVICE, d, c)
 #else
     #define IF_DEVICE_OR_CUDACC(d, c, f) NV_IF_ELSE_TARGET(NV_IS_DEVICE, d, f)
 #endif
 #endif
 
+/* Macros to allow half & half2 to be used by inline assembly */
+#define __HALF_TO_US(var) *(reinterpret_cast<unsigned short *>(&(var)))
+#define __HALF_TO_CUS(var) *(reinterpret_cast<const unsigned short *>(&(var)))
+#define __HALF2_TO_UI(var) *(reinterpret_cast<unsigned int *>(&(var)))
+#define __HALF2_TO_CUI(var) *(reinterpret_cast<const unsigned int *>(&(var)))
+
 /* Macros for half & half2 binary arithmetic */
 #define __BINARY_OP_HALF_MACRO(name) /* do */ {\
    __half val; \
    asm( "{" __CUDA_FP16_STRINGIFY(name) ".f16 %0,%1,%2;\n}" \
         :"=h"(__HALF_TO_US(val)) : "h"(__HALF_TO_CUS(a)),"h"(__HALF_TO_CUS(b))); \
    return val; \
 } /* while(0) */
@@ -123,24 +129,72 @@
 #define CUDART_ZERO_FP16           __ushort_as_half((unsigned short)0x0000U)
 /**
  * \ingroup CUDA_MATH_INTRINSIC_HALF_CONSTANTS
  * \brief Defines a value of 1.0 for the \p half data type
  */
 #define CUDART_ONE_FP16            __ushort_as_half((unsigned short)0x3C00U)
 
+#if defined(__CPP_VERSION_AT_LEAST_11_FP16)
+#else
+    __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half() { }
+#endif /* defined(__CPP_VERSION_AT_LEAST_11_FP16) */
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half &__half::operator=(const __half_raw &hr) { __x = hr.x; return *this; }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ volatile __half &__half::operator=(const __half_raw &hr) volatile { __x = hr.x; return *this; }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ volatile __half &__half::operator=(const volatile __half_raw &hr) volatile { __x = hr.x; return *this; }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::operator __half_raw() const { __half_raw ret; ret.x = __x; return ret; }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::operator __half_raw() const volatile { __half_raw ret; ret.x = __x; return ret; }
 #if !defined(__CUDA_NO_HALF_CONVERSIONS__)
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const float f) { __x = __float2half(f).__x;  }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const double f) { __x = __double2half(f).__x;  }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::operator float() const { return __half2float(*this); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half &__half::operator=(const float f) { __x = __float2half(f).__x; return *this; }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half &__half::operator=(const double f) { __x = __double2half(f).__x; return *this; }
 #if !(defined __CUDA_FP16_DISABLE_IMPLICIT_INTEGER_CONVERTS_FOR_HOST_COMPILERS__) || (defined __CUDACC__)
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const short val) { __x = __short2half_rn(val).__x;  }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const unsigned short val) { __x = __ushort2half_rn(val).__x;  }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const int val) { __x = __int2half_rn(val).__x;  }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const unsigned int val) { __x = __uint2half_rn(val).__x;  }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const long val) {
+
+    /* Suppress VS warning: warning C4127: conditional expression is constant */
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (push)
+#pragma warning (disable: 4127)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+    if (sizeof(long) == sizeof(long long))
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (pop)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+
+    {
+        __x = __ll2half_rn(static_cast<long long>(val)).__x;
+    } else {
+        __x = __int2half_rn(static_cast<int>(val)).__x;
+    }
+}
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const unsigned long val) {
+
+    /* Suppress VS warning: warning C4127: conditional expression is constant */
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (push)
+#pragma warning (disable: 4127)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+    if (sizeof(unsigned long) == sizeof(unsigned long long))
+#if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
+#pragma warning (pop)
+#endif /* _MSC_VER && !defined(__CUDA_ARCH__) */
+
+    {
+        __x = __ull2half_rn(static_cast<unsigned long long>(val)).__x;
+    } else {
+        __x = __uint2half_rn(static_cast<unsigned int>(val)).__x;
+    }
+}
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const long long val) { __x = __ll2half_rn(val).__x;  }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::__half(const unsigned long long val) { __x = __ull2half_rn(val).__x; }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::operator signed char() const { return __half2char_rz(*this); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::operator unsigned char() const { return __half2uchar_rz(*this); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half::operator char() const {
     char value;
     /* Suppress VS warning: warning C4127: conditional expression is constant */
 #if defined(_MSC_VER) && !defined(__CUDA_ARCH__)
 #pragma warning (push)
@@ -253,33 +307,62 @@
 __CUDA_HOSTDEVICE__ __CUDA_FP16_FORCEINLINE__ bool operator!=(const __half &lh, const __half &rh) { return __hneu(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_FORCEINLINE__ bool operator> (const __half &lh, const __half &rh) { return __hgt(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_FORCEINLINE__ bool operator< (const __half &lh, const __half &rh) { return __hlt(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_FORCEINLINE__ bool operator>=(const __half &lh, const __half &rh) { return __hge(lh, rh); }
 __CUDA_HOSTDEVICE__ __CUDA_FP16_FORCEINLINE__ bool operator<=(const __half &lh, const __half &rh) { return __hle(lh, rh); }
 #endif /* !defined(__CUDA_NO_HALF_OPERATORS__) */
 #if defined(__CPP_VERSION_AT_LEAST_11_FP16)
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2::__half2(const __half2 &&src) {
+NV_IF_ELSE_TARGET(NV_IS_DEVICE,
+    __HALF2_TO_UI(*this) = std::move(__HALF2_TO_CUI(src));
+,
+    this->x = src.x;
+    this->y = src.y;
+)
+}
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2 &__half2::operator=(const __half2 &&src) {
 NV_IF_ELSE_TARGET(NV_IS_DEVICE,
     __HALF2_TO_UI(*this) = std::move(__HALF2_TO_CUI(src));
 ,
     this->x = src.x;
     this->y = src.y;
 )
     return *this;
 }
+#else
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2::__half2() {}
 #endif /* defined(__CPP_VERSION_AT_LEAST_11_FP16) */
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2::__half2(const __half2 &src) {
+NV_IF_ELSE_TARGET(NV_IS_DEVICE,
+    __HALF2_TO_UI(*this) = __HALF2_TO_CUI(src);
+,
+    this->x = src.x;
+    this->y = src.y;
+)
+}
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2 &__half2::operator=(const __half2 &src) {
 NV_IF_ELSE_TARGET(NV_IS_DEVICE,
     __HALF2_TO_UI(*this) = __HALF2_TO_CUI(src);
 ,
     this->x = src.x;
     this->y = src.y;
 )
     return *this;
 }
+__CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2::__half2(const __half2_raw &h2r ) {
+NV_IF_ELSE_TARGET(NV_IS_DEVICE,
+    __HALF2_TO_UI(*this) = __HALF2_TO_CUI(h2r);
+,
+    __half_raw tr;
+    tr.x = h2r.x;
+    this->x = static_cast<__half>(tr);
+    tr.x = h2r.y;
+    this->y = static_cast<__half>(tr);
+)
+}
 __CUDA_HOSTDEVICE__ __CUDA_FP16_INLINE__ __half2 &__half2::operator=(const __half2_raw &h2r) {
 NV_IF_ELSE_TARGET(NV_IS_DEVICE,
     __HALF2_TO_UI(*this) = __HALF2_TO_CUI(h2r);
 ,
     __half_raw tr;
     tr.x = h2r.x;
     this->x = static_cast<__half>(tr);
```

## Comparing `nvidia_cuda_runtime_cu12-12.4.127.dist-info/License.txt` & `nvidia_cuda_runtime_cu12-12.4.99.dist-info/License.txt`

 * *Files identical despite different names*

## Comparing `nvidia_cuda_runtime_cu12-12.4.127.dist-info/METADATA` & `nvidia_cuda_runtime_cu12-12.4.99.dist-info/METADATA`

 * *Files 1% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: nvidia-cuda-runtime-cu12
-Version: 12.4.127
+Version: 12.4.99
 Summary: CUDA Runtime native Libraries
 Home-page: https://developer.nvidia.com/cuda-zone
 Author: Nvidia CUDA Installer Team
 Author-email: cuda_installer@nvidia.com
 License: NVIDIA Proprietary Software
 Keywords: cuda,nvidia,runtime,machine learning,deep learning
 Classifier: Development Status :: 4 - Beta
```

## Comparing `nvidia_cuda_runtime_cu12-12.4.127.dist-info/RECORD` & `nvidia_cuda_runtime_cu12-12.4.99.dist-info/RECORD`

 * *Files 9% similar despite different names*

```diff
@@ -1,11 +1,11 @@
 nvidia/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 nvidia/cuda_runtime/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 nvidia/cuda_runtime/bin/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
-nvidia/cuda_runtime/bin/cudart64_12.dll,sha256=0o5CJl2nRiFipU2mt6mepPosr4E52GK7UA24ddCzLfw,553984
+nvidia/cuda_runtime/bin/cudart64_12.dll,sha256=-VJzAx_F6kTNs34KaWobFbnYSk7pdymab25lLvTXkM8,553984
 nvidia/cuda_runtime/include/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
 nvidia/cuda_runtime/include/builtin_types.h,sha256=5110Jve06KvNbjzdBjH6lXemxfjNMfH_KZbnnZtatKM,3214
 nvidia/cuda_runtime/include/channel_descriptor.h,sha256=maix3tnJsq5S4Q89tEpAfbSVFcmMDINiYJ5mAtPrp7A,22070
 nvidia/cuda_runtime/include/common_functions.h,sha256=jC9T9NK0b8-K3_sUA9FVaOw5vmO9mMLyb-8tZw8Fbdc,3475
 nvidia/cuda_runtime/include/cooperative_groups.h,sha256=zRCDvs9M4RcPWB20MdHBD-SmsNzGTVbKx7WABtIFwFA,62062
 nvidia/cuda_runtime/include/cuComplex.h,sha256=jAT3W1ai1XrQeqWdjLkD_KvWNmZYqJ2tAKS0oAk5FQ8,12534
 nvidia/cuda_runtime/include/cuda.h,sha256=6SN2FpBhqz9-wdKnWN4_R3q18-auO67gdcBp-cEiSpE,1072817
@@ -18,23 +18,23 @@
 nvidia/cuda_runtime/include/cudaGL.h,sha256=KZvzxYOsoOuoNEJjozxZbge_Zke38u0SWvkEA4HV8fc,23109
 nvidia/cuda_runtime/include/cudaGLTypedefs.h,sha256=5S8VX0OBOlWmqNNhcxzvkFjUVjzZijMKtKh2IXBK9UM,6699
 nvidia/cuda_runtime/include/cudaProfilerTypedefs.h,sha256=yJg6mkNtL_vaBsMtbqT7zWolqj6yCwxNBNqLl9QDDuw,3375
 nvidia/cuda_runtime/include/cudaTypedefs.h,sha256=bh4tKQkrniUgeRjPi_LbZDVPaZ3Hf6KVCscU-W7JjZ4,111489
 nvidia/cuda_runtime/include/cuda_awbarrier.h,sha256=Ql1FYWmSApt5iteKj1NVOhX-dsYr88n_bHLGWoVfw68,9620
 nvidia/cuda_runtime/include/cuda_awbarrier_helpers.h,sha256=P7eviC50uVwyngvpTvu9SxZKShvaC4GSb95jluW2tlw,12854
 nvidia/cuda_runtime/include/cuda_awbarrier_primitives.h,sha256=c-VIs5soZwhtpx39LHAmjqIRwMqk0K3IAb5pGdI52xQ,4808
-nvidia/cuda_runtime/include/cuda_bf16.h,sha256=pkyfUd4guS6277BrQQ0esntnfS0majBTTmkPby4oE7o,193045
-nvidia/cuda_runtime/include/cuda_bf16.hpp,sha256=s7DpLjHQHiYZ1N_90pbngHXE9mm-0pYPgKQZg755pi8,137972
+nvidia/cuda_runtime/include/cuda_bf16.h,sha256=5YGVndZX_dyYkdakQQqy9eiFJJ7Ckcy2-eZjqPoAnA0,190502
+nvidia/cuda_runtime/include/cuda_bf16.hpp,sha256=hjAmjK52BXpH8p7UDg7bWPPun6XuKucPkuDmKi52Iwc,141792
 nvidia/cuda_runtime/include/cuda_d3d10_interop.h,sha256=VQOTEuY9Kd3mNOTnB_vSLE5Dlzna2sTgq9A6UG4p2YE,29316
 nvidia/cuda_runtime/include/cuda_d3d11_interop.h,sha256=zgTstdzLOyfki5fBsfiqgBu0R2D_V15gdQqqx41UPRQ,12787
 nvidia/cuda_runtime/include/cuda_d3d9_interop.h,sha256=UK0RM7hJgVM61C50yKavxzqdg8n2GCMRgBpczz58boQ,31646
 nvidia/cuda_runtime/include/cuda_device_runtime_api.h,sha256=6YKs8A8zScZlAzoM5yFXek6OVe9qJj5RNliBq9TPrbg,47138
 nvidia/cuda_runtime/include/cuda_egl_interop.h,sha256=_ASMFNjKDU72vyHRJGxQ1bKLXlSoDxxi4eNjzifP8fo,37751
-nvidia/cuda_runtime/include/cuda_fp16.h,sha256=On9-j6NLT-PsmvJh3wfdu2uOiR8I3GFeHyVEs5yiMFY,183142
-nvidia/cuda_runtime/include/cuda_fp16.hpp,sha256=8qTSV8haaqOZsx3_4uwvid7r4F0g9VwaY2G3N1C242I,123191
+nvidia/cuda_runtime/include/cuda_fp16.h,sha256=VHE0elmxF6czPCnj1F0K-BsUACy5_0W2CohH0onvVMY,180800
+nvidia/cuda_runtime/include/cuda_fp16.hpp,sha256=1kmcfBZAwrMSvQmcJW7koGwQib7sYfqdg-TDNdgzKzg,126782
 nvidia/cuda_runtime/include/cuda_fp8.h,sha256=qifBUhafjq7mNTFwrrfP7Bhy8zXpNR1xDOMC0AL-hyU,14200
 nvidia/cuda_runtime/include/cuda_fp8.hpp,sha256=uvHdiJvkFMcfyYk37DZ_bbyr_KL9IhH6y1ZsGusJaWA,65996
 nvidia/cuda_runtime/include/cuda_gl_interop.h,sha256=pKQEEEm1kgZUPVX9xsByCyRa_ZM788KY6dmi9KisHeE,19664
 nvidia/cuda_runtime/include/cuda_occupancy.h,sha256=TI4xtjycV2zgL5lRYnI7vaURqjK5xfIJzuQWEq1iZT0,69137
 nvidia/cuda_runtime/include/cuda_pipeline.h,sha256=qsvzFlU-GjSo8TOY7HIIRvQc67cP3tt_3JeqAJOTImI,8354
 nvidia/cuda_runtime/include/cuda_pipeline_helpers.h,sha256=9ZomUW3qO1Y4SsY2xhKLX8kgq8NJO9S7kQMGFX76JxM,14225
 nvidia/cuda_runtime/include/cuda_pipeline_primitives.h,sha256=mKwqv-2D7P5O3bvxL4JBRu-Yeu2rwPqUyHsVhJ_rpRQ,8823
@@ -94,12 +94,12 @@
 nvidia/cuda_runtime/include/cooperative_groups/details/info.h,sha256=ZekewfE-kkegZ25wsLuAyka4Y_elwhNLz7FNXL7oJJ4,12922
 nvidia/cuda_runtime/include/cooperative_groups/details/invoke.h,sha256=YHKeazmRLiCakdnGNxBSjJMieOPemjF2FO8C92304qk,8805
 nvidia/cuda_runtime/include/cooperative_groups/details/memory.h,sha256=5y5vRwE33faUjqKAJLOPk7suJf1YPVnNVS7-gcfwC70,5619
 nvidia/cuda_runtime/include/cooperative_groups/details/partitioning.h,sha256=lV-IYbTR0x19U45V5jPAgRTXXaY4JeLL7pEBnVBm7nk,7284
 nvidia/cuda_runtime/include/cooperative_groups/details/reduce.h,sha256=07hGjQR1o8ZuFbTzq4lWsNPKaCDisjslxtmCNkFbgp0,22530
 nvidia/cuda_runtime/include/cooperative_groups/details/scan.h,sha256=pFWYjZi8BPUs7iWzcGZTPZowg-k9N-rhrxf1ZDFkyDw,17486
 nvidia/cuda_runtime/include/cooperative_groups/details/sync.h,sha256=Ftsev3z_C9WEYU2LT2JJ0YNsWAD60qNXzONZGH6Sud8,10920
-nvidia_cuda_runtime_cu12-12.4.127.dist-info/License.txt,sha256=rW9YU_ugyg0VnQ9Y1JrkmDDC-Mk_epJki5zpCttMbM0,59262
-nvidia_cuda_runtime_cu12-12.4.127.dist-info/METADATA,sha256=AcAo5k7tWjg-wgkViCrnv6J1v-QkwuViwNkUy8Pfk_0,1507
-nvidia_cuda_runtime_cu12-12.4.127.dist-info/WHEEL,sha256=6iYPr8vTHsyDK75jr9X0V3I9wPSVmtwr_8fdATBciGk,98
-nvidia_cuda_runtime_cu12-12.4.127.dist-info/top_level.txt,sha256=fTkAtiFuL16nUrB9ytDDtpytz2t0B4NvYTnRzwAhO14,7
-nvidia_cuda_runtime_cu12-12.4.127.dist-info/RECORD,,
+nvidia_cuda_runtime_cu12-12.4.99.dist-info/License.txt,sha256=rW9YU_ugyg0VnQ9Y1JrkmDDC-Mk_epJki5zpCttMbM0,59262
+nvidia_cuda_runtime_cu12-12.4.99.dist-info/METADATA,sha256=YE5YWxIjG6U5v2wzPNmK760EinmvkitWJlwvth4u0yM,1506
+nvidia_cuda_runtime_cu12-12.4.99.dist-info/WHEEL,sha256=6iYPr8vTHsyDK75jr9X0V3I9wPSVmtwr_8fdATBciGk,98
+nvidia_cuda_runtime_cu12-12.4.99.dist-info/top_level.txt,sha256=fTkAtiFuL16nUrB9ytDDtpytz2t0B4NvYTnRzwAhO14,7
+nvidia_cuda_runtime_cu12-12.4.99.dist-info/RECORD,,
```

