set clock_constraint { \
    name clk \
    module accelerator \
    port ap_clk \
    period 9.359 \
    uncertainty 2.52693 \
}

set all_path {}

set false_path {}

