// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xhwhb.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XHwhb_CfgInitialize(XHwhb *InstancePtr, XHwhb_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_a_BaseAddress = ConfigPtr->Bus_a_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XHwhb_Start(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL) & 0x80;
    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL, Data | 0x01);
}

u32 XHwhb_IsDone(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XHwhb_IsIdle(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XHwhb_IsReady(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XHwhb_EnableAutoRestart(XHwhb *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL, 0x80);
}

void XHwhb_DisableAutoRestart(XHwhb *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_AP_CTRL, 0);
}

void XHwhb_SetInappid(XHwhb *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_INAPPID_DATA, Data);
}

u32 XHwhb_GetInappid(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_INAPPID_DATA);
    return Data;
}

void XHwhb_SetApp_list_addr(XHwhb *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_APP_LIST_ADDR_DATA, Data);
}

u32 XHwhb_GetApp_list_addr(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_APP_LIST_ADDR_DATA);
    return Data;
}

u32 XHwhb_GetDebug1(XHwhb *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_DEBUG1_DATA);
    return Data;
}

void XHwhb_InterruptGlobalEnable(XHwhb *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_GIE, 1);
}

void XHwhb_InterruptGlobalDisable(XHwhb *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_GIE, 0);
}

void XHwhb_InterruptEnable(XHwhb *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_IER);
    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_IER, Register | Mask);
}

void XHwhb_InterruptDisable(XHwhb *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_IER);
    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_IER, Register & (~Mask));
}

void XHwhb_InterruptClear(XHwhb *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHwhb_WriteReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_ISR, Mask);
}

u32 XHwhb_InterruptGetEnabled(XHwhb *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_IER);
}

u32 XHwhb_InterruptGetStatus(XHwhb *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XHwhb_ReadReg(InstancePtr->Bus_a_BaseAddress, XHWHB_BUS_A_ADDR_ISR);
}

