<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>p6.c source code [linux-4.14.y/arch/x86/events/intel/p6.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/events/intel/p6.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>events</a>/<a href='./'>intel</a>/<a href='p6.c.html'>p6.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>// SPDX-License-Identifier: GPL-2.0</i></td></tr>
<tr><th id="2">2</th><td><u>#include <a href="../../../../include/linux/perf_event.h.html">&lt;linux/perf_event.h&gt;</a></u></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../../../include/linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../perf_event.h.html">"../perf_event.h"</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><i  data-doc="p6_perfmon_event_map">/*</i></td></tr>
<tr><th id="8">8</th><td><i  data-doc="p6_perfmon_event_map"> * Not sure about some of these</i></td></tr>
<tr><th id="9">9</th><td><i  data-doc="p6_perfmon_event_map"> */</i></td></tr>
<tr><th id="10">10</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl def" id="p6_perfmon_event_map" title='p6_perfmon_event_map' data-type='const u64 [8]' data-ref="p6_perfmon_event_map">p6_perfmon_event_map</dfn>[] =</td></tr>
<tr><th id="11">11</th><td>{</td></tr>
<tr><th id="12">12</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CPU_CYCLES" title='PERF_COUNT_HW_CPU_CYCLES' data-ref="PERF_COUNT_HW_CPU_CYCLES">PERF_COUNT_HW_CPU_CYCLES</a>]		= <var>0x0079</var>,	<i>/* CPU_CLK_UNHALTED */</i></td></tr>
<tr><th id="13">13</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_INSTRUCTIONS" title='PERF_COUNT_HW_INSTRUCTIONS' data-ref="PERF_COUNT_HW_INSTRUCTIONS">PERF_COUNT_HW_INSTRUCTIONS</a>]		= <var>0x00c0</var>,	<i>/* INST_RETIRED     */</i></td></tr>
<tr><th id="14">14</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_REFERENCES" title='PERF_COUNT_HW_CACHE_REFERENCES' data-ref="PERF_COUNT_HW_CACHE_REFERENCES">PERF_COUNT_HW_CACHE_REFERENCES</a>]	= <var>0x0f2e</var>,	<i>/* L2_RQSTS:M:E:S:I */</i></td></tr>
<tr><th id="15">15</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_MISSES" title='PERF_COUNT_HW_CACHE_MISSES' data-ref="PERF_COUNT_HW_CACHE_MISSES">PERF_COUNT_HW_CACHE_MISSES</a>]		= <var>0x012e</var>,	<i>/* L2_RQSTS:I       */</i></td></tr>
<tr><th id="16">16</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_BRANCH_INSTRUCTIONS" title='PERF_COUNT_HW_BRANCH_INSTRUCTIONS' data-ref="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</a>]	= <var>0x00c4</var>,	<i>/* BR_INST_RETIRED  */</i></td></tr>
<tr><th id="17">17</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_BRANCH_MISSES" title='PERF_COUNT_HW_BRANCH_MISSES' data-ref="PERF_COUNT_HW_BRANCH_MISSES">PERF_COUNT_HW_BRANCH_MISSES</a>]		= <var>0x00c5</var>,	<i>/* BR_MISS_PRED_RETIRED */</i></td></tr>
<tr><th id="18">18</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_BUS_CYCLES" title='PERF_COUNT_HW_BUS_CYCLES' data-ref="PERF_COUNT_HW_BUS_CYCLES">PERF_COUNT_HW_BUS_CYCLES</a>]		= <var>0x0062</var>,	<i>/* BUS_DRDY_CLOCKS  */</i></td></tr>
<tr><th id="19">19</th><td>  [<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_STALLED_CYCLES_FRONTEND" title='PERF_COUNT_HW_STALLED_CYCLES_FRONTEND' data-ref="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</a>] = <var>0x00a2</var>,	<i>/* RESOURCE_STALLS  */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td>};</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <a class="macro" href="../../../../include/linux/init.h.html#52" title="__attribute__ ((__section__(&quot;.init.rodata&quot;)))" data-ref="_M/__initconst">__initconst</a> <dfn class="tu decl def" id="p6_hw_cache_event_ids" title='p6_hw_cache_event_ids' data-type='const u64 [7][3][2]' data-ref="p6_hw_cache_event_ids">p6_hw_cache_event_ids</dfn></td></tr>
<tr><th id="24">24</th><td>				[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_MAX" title='PERF_COUNT_HW_CACHE_MAX' data-ref="PERF_COUNT_HW_CACHE_MAX">PERF_COUNT_HW_CACHE_MAX</a>]</td></tr>
<tr><th id="25">25</th><td>				[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_OP_MAX" title='PERF_COUNT_HW_CACHE_OP_MAX' data-ref="PERF_COUNT_HW_CACHE_OP_MAX">PERF_COUNT_HW_CACHE_OP_MAX</a>]</td></tr>
<tr><th id="26">26</th><td>				[<a class="enum" href="../../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_RESULT_MAX" title='PERF_COUNT_HW_CACHE_RESULT_MAX' data-ref="PERF_COUNT_HW_CACHE_RESULT_MAX">PERF_COUNT_HW_CACHE_RESULT_MAX</a>] =</td></tr>
<tr><th id="27">27</th><td>{</td></tr>
<tr><th id="28">28</th><td> [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_L1D" data-ref="_M/C">C</a>(L1D) ] = {</td></tr>
<tr><th id="29">29</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="30">30</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0043</var>,	<i>/* DATA_MEM_REFS       */</i></td></tr>
<tr><th id="31">31</th><td>                [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0045</var>,	<i>/* DCU_LINES_IN        */</i></td></tr>
<tr><th id="32">32</th><td>	},</td></tr>
<tr><th id="33">33</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="34">34</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="35">35</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0f29</var>,	<i>/* L2_LD:M:E:S:I       */</i></td></tr>
<tr><th id="36">36</th><td>	},</td></tr>
<tr><th id="37">37</th><td>        [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="38">38</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="39">39</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="40">40</th><td>        },</td></tr>
<tr><th id="41">41</th><td> },</td></tr>
<tr><th id="42">42</th><td> [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_L1I" data-ref="_M/C">C</a>(L1I ) ] = {</td></tr>
<tr><th id="43">43</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="44">44</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0080</var>,	<i>/* IFU_IFETCH         */</i></td></tr>
<tr><th id="45">45</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0f28</var>,	<i>/* L2_IFETCH:M:E:S:I  */</i></td></tr>
<tr><th id="46">46</th><td>	},</td></tr>
<tr><th id="47">47</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="48">48</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="49">49</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="50">50</th><td>	},</td></tr>
<tr><th id="51">51</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="52">52</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="53">53</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="54">54</th><td>	},</td></tr>
<tr><th id="55">55</th><td> },</td></tr>
<tr><th id="56">56</th><td> [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_LL" data-ref="_M/C">C</a>(LL  ) ] = {</td></tr>
<tr><th id="57">57</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="58">58</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="59">59</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="60">60</th><td>	},</td></tr>
<tr><th id="61">61</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="62">62</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="63">63</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0025</var>,	<i>/* L2_M_LINES_INM     */</i></td></tr>
<tr><th id="64">64</th><td>	},</td></tr>
<tr><th id="65">65</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="66">66</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="67">67</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="68">68</th><td>	},</td></tr>
<tr><th id="69">69</th><td> },</td></tr>
<tr><th id="70">70</th><td> [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_DTLB" data-ref="_M/C">C</a>(DTLB) ] = {</td></tr>
<tr><th id="71">71</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="72">72</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0043</var>,	<i>/* DATA_MEM_REFS      */</i></td></tr>
<tr><th id="73">73</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="74">74</th><td>	},</td></tr>
<tr><th id="75">75</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="76">76</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="77">77</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="78">78</th><td>	},</td></tr>
<tr><th id="79">79</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="80">80</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0</var>,</td></tr>
<tr><th id="81">81</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0</var>,</td></tr>
<tr><th id="82">82</th><td>	},</td></tr>
<tr><th id="83">83</th><td> },</td></tr>
<tr><th id="84">84</th><td> [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_ITLB" data-ref="_M/C">C</a>(ITLB) ] = {</td></tr>
<tr><th id="85">85</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="86">86</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x0080</var>,	<i>/* IFU_IFETCH         */</i></td></tr>
<tr><th id="87">87</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x0085</var>,	<i>/* ITLB_MISS          */</i></td></tr>
<tr><th id="88">88</th><td>	},</td></tr>
<tr><th id="89">89</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="90">90</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="91">91</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="92">92</th><td>	},</td></tr>
<tr><th id="93">93</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="94">94</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="95">95</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="96">96</th><td>	},</td></tr>
<tr><th id="97">97</th><td> },</td></tr>
<tr><th id="98">98</th><td> [ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_BPU" data-ref="_M/C">C</a>(BPU ) ] = {</td></tr>
<tr><th id="99">99</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_READ" data-ref="_M/C">C</a>(OP_READ) ] = {</td></tr>
<tr><th id="100">100</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = <var>0x00c4</var>,	<i>/* BR_INST_RETIRED      */</i></td></tr>
<tr><th id="101">101</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = <var>0x00c5</var>,	<i>/* BR_MISS_PRED_RETIRED */</i></td></tr>
<tr><th id="102">102</th><td>        },</td></tr>
<tr><th id="103">103</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_WRITE" data-ref="_M/C">C</a>(OP_WRITE) ] = {</td></tr>
<tr><th id="104">104</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="105">105</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="106">106</th><td>	},</td></tr>
<tr><th id="107">107</th><td>	[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_OP_PREFETCH" data-ref="_M/C">C</a>(OP_PREFETCH) ] = {</td></tr>
<tr><th id="108">108</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_ACCESS" data-ref="_M/C">C</a>(RESULT_ACCESS) ] = -<var>1</var>,</td></tr>
<tr><th id="109">109</th><td>		[ <a class="macro" href="../perf_event.h.html#715" title="PERF_COUNT_HW_CACHE_RESULT_MISS" data-ref="_M/C">C</a>(RESULT_MISS)   ] = -<var>1</var>,</td></tr>
<tr><th id="110">110</th><td>	},</td></tr>
<tr><th id="111">111</th><td> },</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><em>static</em> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="tu decl def fn" id="p6_pmu_event_map" title='p6_pmu_event_map' data-type='u64 p6_pmu_event_map(int hw_event)' data-ref="p6_pmu_event_map">p6_pmu_event_map</dfn>(<em>int</em> <dfn class="local col1 decl" id="1hw_event" title='hw_event' data-type='int' data-ref="1hw_event">hw_event</dfn>)</td></tr>
<tr><th id="115">115</th><td>{</td></tr>
<tr><th id="116">116</th><td>	<b>return</b> <a class="tu ref" href="#p6_perfmon_event_map" title='p6_perfmon_event_map' data-use='r' data-ref="p6_perfmon_event_map">p6_perfmon_event_map</a>[<a class="local col1 ref" href="#1hw_event" title='hw_event' data-ref="1hw_event">hw_event</a>];</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/*</i></td></tr>
<tr><th id="120">120</th><td><i> * Event setting that is specified not to count anything.</i></td></tr>
<tr><th id="121">121</th><td><i> * We use this to effectively disable a counter.</i></td></tr>
<tr><th id="122">122</th><td><i> *</i></td></tr>
<tr><th id="123">123</th><td><i> * L2_RQSTS with 0 MESI unit mask.</i></td></tr>
<tr><th id="124">124</th><td><i> */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/P6_NOP_EVENT" data-ref="_M/P6_NOP_EVENT">P6_NOP_EVENT</dfn>			0x0000002EULL</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <b>struct</b> <a class="type" href="../perf_event.h.html#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="tu decl def" id="p6_event_constraints" title='p6_event_constraints' data-type='struct event_constraint [7]' data-ref="p6_event_constraints">p6_event_constraints</dfn>[] =</td></tr>
<tr><th id="128">128</th><td>{</td></tr>
<tr><th id="129">129</th><td>	<a class="macro" href="../perf_event.h.html#294" title="{ { .idxmsk64 = (0x1) }, .code = (0xc1), .cmask = (0x000000FFULL), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x1))); })) + (((((unsigned int) ((!!(((u64)0x1) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</a>(<var>0xc1</var>, <var>0x1</var>),	<i>/* FLOPS */</i></td></tr>
<tr><th id="130">130</th><td>	<a class="macro" href="../perf_event.h.html#294" title="{ { .idxmsk64 = (0x1) }, .code = (0x10), .cmask = (0x000000FFULL), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x1))); })) + (((((unsigned int) ((!!(((u64)0x1) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</a>(<var>0x10</var>, <var>0x1</var>),	<i>/* FP_COMP_OPS_EXE */</i></td></tr>
<tr><th id="131">131</th><td>	<a class="macro" href="../perf_event.h.html#294" title="{ { .idxmsk64 = (0x2) }, .code = (0x11), .cmask = (0x000000FFULL), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x2))); })) + (((((unsigned int) ((!!(((u64)0x2) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</a>(<var>0x11</var>, <var>0x2</var>),	<i>/* FP_ASSIST */</i></td></tr>
<tr><th id="132">132</th><td>	<a class="macro" href="../perf_event.h.html#294" title="{ { .idxmsk64 = (0x2) }, .code = (0x12), .cmask = (0x000000FFULL), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x2))); })) + (((((unsigned int) ((!!(((u64)0x2) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</a>(<var>0x12</var>, <var>0x2</var>),	<i>/* MUL */</i></td></tr>
<tr><th id="133">133</th><td>	<a class="macro" href="../perf_event.h.html#294" title="{ { .idxmsk64 = (0x2) }, .code = (0x13), .cmask = (0x000000FFULL), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x2))); })) + (((((unsigned int) ((!!(((u64)0x2) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x2) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x2) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x2) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</a>(<var>0x13</var>, <var>0x2</var>),	<i>/* DIV */</i></td></tr>
<tr><th id="134">134</th><td>	<a class="macro" href="../perf_event.h.html#294" title="{ { .idxmsk64 = (0x1) }, .code = (0x14), .cmask = (0x000000FFULL), .weight = (((sizeof(struct { int:(-!!(!__builtin_constant_p((u64)0x1))); })) + (((((unsigned int) ((!!(((u64)0x1) &amp; (1ULL &lt;&lt; 0))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 1))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 2))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 3))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 4))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 5))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 6))) + (!!(((u64)0x1) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7))))))) + ((((unsigned int) ((!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 0))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 1))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 2))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 3))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 4))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 5))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 6))) + (!!((((u64)0x1) &gt;&gt; 32) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))) + (((unsigned int) ((!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 0))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 1))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 2))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 3))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 4))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 5))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 6))) + (!!(((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &amp; (1ULL &lt;&lt; 7))))) + ((unsigned int) ((!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 0))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 1))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 2))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 3))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 4))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 5))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 6))) + (!!((((((u64)0x1) &gt;&gt; 32) &gt;&gt; 16) &gt;&gt; 8) &amp; (1ULL &lt;&lt; 7)))))))))), .overlap = (0), .flags = 0, }" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</a>(<var>0x14</var>, <var>0x1</var>),	<i>/* CYCLES_DIV_BUSY */</i></td></tr>
<tr><th id="135">135</th><td>	<a class="macro" href="../perf_event.h.html#404" title="{ .weight = -1 }" data-ref="_M/EVENT_CONSTRAINT_END">EVENT_CONSTRAINT_END</a></td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="p6_pmu_disable_all" title='p6_pmu_disable_all' data-type='void p6_pmu_disable_all()' data-ref="p6_pmu_disable_all">p6_pmu_disable_all</dfn>(<em>void</em>)</td></tr>
<tr><th id="139">139</th><td>{</td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col2 decl" id="2val" title='val' data-type='u64' data-ref="2val">val</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<i>/* p6 only has one enable register */</i></td></tr>
<tr><th id="143">143</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((val) = native_read_msr((0x00000186)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#305" title="0x00000186" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</a>, <a class="local col2 ref" href="#2val" title='val' data-ref="2val">val</a>);</td></tr>
<tr><th id="144">144</th><td>	<a class="local col2 ref" href="#2val" title='val' data-ref="2val">val</a> &amp;= ~<a class="macro" href="../../include/asm/perf_event.h.html#29" title="(1ULL &lt;&lt; 22)" data-ref="_M/ARCH_PERFMON_EVENTSEL_ENABLE">ARCH_PERFMON_EVENTSEL_ENABLE</a>;</td></tr>
<tr><th id="145">145</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#305" title="0x00000186" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</a>, <a class="local col2 ref" href="#2val" title='val' data-ref="2val">val</a>);</td></tr>
<tr><th id="146">146</th><td>}</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="p6_pmu_enable_all" title='p6_pmu_enable_all' data-type='void p6_pmu_enable_all(int added)' data-ref="p6_pmu_enable_all">p6_pmu_enable_all</dfn>(<em>int</em> <dfn class="local col3 decl" id="3added" title='added' data-type='int' data-ref="3added">added</dfn>)</td></tr>
<tr><th id="149">149</th><td>{</td></tr>
<tr><th id="150">150</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col4 decl" id="4val" title='val' data-type='unsigned long' data-ref="4val">val</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>	<i>/* p6 only has one enable register */</i></td></tr>
<tr><th id="153">153</th><td>	<a class="macro" href="../../include/asm/msr.h.html#256" title="((val) = native_read_msr((0x00000186)))" data-ref="_M/rdmsrl">rdmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#305" title="0x00000186" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</a>, <a class="local col4 ref" href="#4val" title='val' data-ref="4val">val</a>);</td></tr>
<tr><th id="154">154</th><td>	<a class="local col4 ref" href="#4val" title='val' data-ref="4val">val</a> |= <a class="macro" href="../../include/asm/perf_event.h.html#29" title="(1ULL &lt;&lt; 22)" data-ref="_M/ARCH_PERFMON_EVENTSEL_ENABLE">ARCH_PERFMON_EVENTSEL_ENABLE</a>;</td></tr>
<tr><th id="155">155</th><td>	<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="macro" href="../../include/asm/msr-index.h.html#305" title="0x00000186" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</a>, <a class="local col4 ref" href="#4val" title='val' data-ref="4val">val</a>);</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="159">159</th><td><dfn class="tu decl def fn" id="p6_pmu_disable_event" title='p6_pmu_disable_event' data-type='void p6_pmu_disable_event(struct perf_event * event)' data-ref="p6_pmu_disable_event">p6_pmu_disable_event</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col5 decl" id="5event" title='event' data-type='struct perf_event *' data-ref="5event">event</dfn>)</td></tr>
<tr><th id="160">160</th><td>{</td></tr>
<tr><th id="161">161</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col6 decl" id="6hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="6hwc">hwc</dfn> = &amp;<a class="local col5 ref" href="#5event" title='event' data-ref="5event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>;</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col7 decl" id="7val" title='val' data-type='u64' data-ref="7val">val</dfn> = <a class="macro" href="#125" title="0x0000002EULL" data-ref="_M/P6_NOP_EVENT">P6_NOP_EVENT</a>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	(<em>void</em>)<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl_safe" title='wrmsrl_safe' data-ref="wrmsrl_safe">wrmsrl_safe</a>(<a class="local col6 ref" href="#6hwc" title='hwc' data-ref="6hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config_base" title='hw_perf_event::(anonymous union)::(anonymous struct)::config_base' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config_base">config_base</a>, <a class="local col7 ref" href="#7val" title='val' data-ref="7val">val</a>);</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="p6_pmu_enable_event" title='p6_pmu_enable_event' data-type='void p6_pmu_enable_event(struct perf_event * event)' data-ref="p6_pmu_enable_event">p6_pmu_enable_event</dfn>(<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col8 decl" id="8event" title='event' data-type='struct perf_event *' data-ref="8event">event</dfn>)</td></tr>
<tr><th id="168">168</th><td>{</td></tr>
<tr><th id="169">169</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col9 decl" id="9hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="9hwc">hwc</dfn> = &amp;<a class="local col8 ref" href="#8event" title='event' data-ref="8event">event</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>;</td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col0 decl" id="10val" title='val' data-type='u64' data-ref="10val">val</dfn>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>	<a class="local col0 ref" href="#10val" title='val' data-ref="10val">val</a> = <a class="local col9 ref" href="#9hwc" title='hwc' data-ref="9hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<i>/*</i></td></tr>
<tr><th id="175">175</th><td><i>	 * p6 only has a global event enable, set on PerfEvtSel0</i></td></tr>
<tr><th id="176">176</th><td><i>	 * We "disable" events by programming P6_NOP_EVENT</i></td></tr>
<tr><th id="177">177</th><td><i>	 * and we rely on p6_pmu_enable_all() being called</i></td></tr>
<tr><th id="178">178</th><td><i>	 * to actually enable the events.</i></td></tr>
<tr><th id="179">179</th><td><i>	 */</i></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>	(<em>void</em>)<a class="ref fn" href="../../include/asm/msr.h.html#wrmsrl_safe" title='wrmsrl_safe' data-ref="wrmsrl_safe">wrmsrl_safe</a>(<a class="local col9 ref" href="#9hwc" title='hwc' data-ref="9hwc">hwc</a>-&gt;<a class="ref field" href="../../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config_base" title='hw_perf_event::(anonymous union)::(anonymous struct)::config_base' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config_base">config_base</a>, <a class="local col0 ref" href="#10val" title='val' data-ref="10val">val</a>);</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1371" title="static ssize_t event_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:0-7&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_184(void) ; if (__cond) __compiletime_assert_184(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:0-7&quot; &quot;\n&quot;); } static struct device_attribute format_attr_event = { .attr = { .name = &quot;event&quot;, .mode = (00400|00040|00004) }, .show = event_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(event,	<q>"config:0-7"</q>	);</td></tr>
<tr><th id="185">185</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1371" title="static ssize_t umask_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:8-15&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_185(void) ; if (__cond) __compiletime_assert_185(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:8-15&quot; &quot;\n&quot;); } static struct device_attribute format_attr_umask = { .attr = { .name = &quot;umask&quot;, .mode = (00400|00040|00004) }, .show = umask_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(umask,	<q>"config:8-15"</q>	);</td></tr>
<tr><th id="186">186</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1371" title="static ssize_t edge_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:18&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_186(void) ; if (__cond) __compiletime_assert_186(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:18&quot; &quot;\n&quot;); } static struct device_attribute format_attr_edge = { .attr = { .name = &quot;edge&quot;, .mode = (00400|00040|00004) }, .show = edge_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(edge,	<q>"config:18"</q>	);</td></tr>
<tr><th id="187">187</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1371" title="static ssize_t pc_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:19&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_187(void) ; if (__cond) __compiletime_assert_187(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:19&quot; &quot;\n&quot;); } static struct device_attribute format_attr_pc = { .attr = { .name = &quot;pc&quot;, .mode = (00400|00040|00004) }, .show = pc_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(pc,	<q>"config:19"</q>	);</td></tr>
<tr><th id="188">188</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1371" title="static ssize_t inv_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:23&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_188(void) ; if (__cond) __compiletime_assert_188(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:23&quot; &quot;\n&quot;); } static struct device_attribute format_attr_inv = { .attr = { .name = &quot;inv&quot;, .mode = (00400|00040|00004) }, .show = inv_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(inv,	<q>"config:23"</q>	);</td></tr>
<tr><th id="189">189</th><td><a class="macro" href="../../../../include/linux/perf_event.h.html#1371" title="static ssize_t cmask_show(struct device *dev, struct device_attribute *attr, char *page) { do { bool __cond = !(!(sizeof(&quot;config:24-31&quot;) &gt;= ((1UL) &lt;&lt; 12))); extern void __compiletime_assert_189(void) ; if (__cond) __compiletime_assert_189(); do { ((void)sizeof(char[1 - 2 * __cond])); } while (0); } while (0); return sprintf(page, &quot;config:24-31&quot; &quot;\n&quot;); } static struct device_attribute format_attr_cmask = { .attr = { .name = &quot;cmask&quot;, .mode = (00400|00040|00004) }, .show = cmask_show, }" data-ref="_M/PMU_FORMAT_ATTR">PMU_FORMAT_ATTR</a>(cmask,	<q>"config:24-31"</q>	);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><em>static</em> <b>struct</b> <a class="type" href="../../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> *<dfn class="tu decl def" id="intel_p6_formats_attr" title='intel_p6_formats_attr' data-type='struct attribute *[7]' data-ref="intel_p6_formats_attr">intel_p6_formats_attr</dfn>[] = {</td></tr>
<tr><th id="192">192</th><td>	&amp;<a class="ref" href="#184" title='format_attr_event' data-ref="format_attr_event">format_attr_event</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="193">193</th><td>	&amp;<a class="ref" href="#185" title='format_attr_umask' data-ref="format_attr_umask">format_attr_umask</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="194">194</th><td>	&amp;<a class="ref" href="#186" title='format_attr_edge' data-ref="format_attr_edge">format_attr_edge</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="195">195</th><td>	&amp;<a class="ref" href="#187" title='format_attr_pc' data-ref="format_attr_pc">format_attr_pc</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="196">196</th><td>	&amp;<a class="ref" href="#188" title='format_attr_inv' data-ref="format_attr_inv">format_attr_inv</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="197">197</th><td>	&amp;<a class="ref" href="#189" title='format_attr_cmask' data-ref="format_attr_cmask">format_attr_cmask</a>.<a class="ref field" href="../../../../include/linux/device.h.html#device_attribute::attr" title='device_attribute::attr' data-ref="device_attribute::attr">attr</a>,</td></tr>
<tr><th id="198">198</th><td>	<a class="macro" href="../../../../include/linux/stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>,</td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><em>static</em> <a class="macro" href="../../../../include/linux/init.h.html#52" title="__attribute__ ((__section__(&quot;.init.rodata&quot;)))" data-ref="_M/__initconst">__initconst</a> <em>const</em> <b>struct</b> <a class="type" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a> <dfn class="tu decl def" id="p6_pmu" title='p6_pmu' data-type='const struct x86_pmu' data-ref="p6_pmu">p6_pmu</dfn> = {</td></tr>
<tr><th id="202">202</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::name" title='x86_pmu::name' data-ref="x86_pmu::name">name</a>			= <q>"p6"</q>,</td></tr>
<tr><th id="203">203</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::handle_irq" title='x86_pmu::handle_irq' data-ref="x86_pmu::handle_irq">handle_irq</a>		= <a class="ref fn" href="../perf_event.h.html#x86_pmu_handle_irq" title='x86_pmu_handle_irq' data-ref="x86_pmu_handle_irq">x86_pmu_handle_irq</a>,</td></tr>
<tr><th id="204">204</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::disable_all" title='x86_pmu::disable_all' data-ref="x86_pmu::disable_all">disable_all</a>		= <a class="tu ref fn" href="#p6_pmu_disable_all" title='p6_pmu_disable_all' data-ref="p6_pmu_disable_all">p6_pmu_disable_all</a>,</td></tr>
<tr><th id="205">205</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::enable_all" title='x86_pmu::enable_all' data-ref="x86_pmu::enable_all">enable_all</a>		= <a class="tu ref fn" href="#p6_pmu_enable_all" title='p6_pmu_enable_all' data-ref="p6_pmu_enable_all">p6_pmu_enable_all</a>,</td></tr>
<tr><th id="206">206</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::enable" title='x86_pmu::enable' data-ref="x86_pmu::enable">enable</a>			= <a class="tu ref fn" href="#p6_pmu_enable_event" title='p6_pmu_enable_event' data-ref="p6_pmu_enable_event">p6_pmu_enable_event</a>,</td></tr>
<tr><th id="207">207</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::disable" title='x86_pmu::disable' data-ref="x86_pmu::disable">disable</a>		= <a class="tu ref fn" href="#p6_pmu_disable_event" title='p6_pmu_disable_event' data-ref="p6_pmu_disable_event">p6_pmu_disable_event</a>,</td></tr>
<tr><th id="208">208</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::hw_config" title='x86_pmu::hw_config' data-ref="x86_pmu::hw_config">hw_config</a>		= <a class="ref fn" href="../perf_event.h.html#x86_pmu_hw_config" title='x86_pmu_hw_config' data-ref="x86_pmu_hw_config">x86_pmu_hw_config</a>,</td></tr>
<tr><th id="209">209</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::schedule_events" title='x86_pmu::schedule_events' data-ref="x86_pmu::schedule_events">schedule_events</a>	= <a class="ref fn" href="../perf_event.h.html#x86_schedule_events" title='x86_schedule_events' data-ref="x86_schedule_events">x86_schedule_events</a>,</td></tr>
<tr><th id="210">210</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::eventsel" title='x86_pmu::eventsel' data-ref="x86_pmu::eventsel">eventsel</a>		= <a class="macro" href="../../include/asm/msr-index.h.html#305" title="0x00000186" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</a>,</td></tr>
<tr><th id="211">211</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::perfctr" title='x86_pmu::perfctr' data-ref="x86_pmu::perfctr">perfctr</a>		= <a class="macro" href="../../include/asm/msr-index.h.html#303" title="0x000000c1" data-ref="_M/MSR_P6_PERFCTR0">MSR_P6_PERFCTR0</a>,</td></tr>
<tr><th id="212">212</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::event_map" title='x86_pmu::event_map' data-ref="x86_pmu::event_map">event_map</a>		= <a class="tu ref fn" href="#p6_pmu_event_map" title='p6_pmu_event_map' data-ref="p6_pmu_event_map">p6_pmu_event_map</a>,</td></tr>
<tr><th id="213">213</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::max_events" title='x86_pmu::max_events' data-ref="x86_pmu::max_events">max_events</a>		= <a class="macro" href="../../../../include/linux/kernel.h.html#71" title="(sizeof(p6_perfmon_event_map) / sizeof((p6_perfmon_event_map)[0]) + (sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((p6_perfmon_event_map)), typeof(&amp;(p6_perfmon_event_map)[0])))); })))" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</a>(<a class="tu ref" href="#p6_perfmon_event_map" title='p6_perfmon_event_map' data-use='r' data-ref="p6_perfmon_event_map"><a class="tu ref" href="#p6_perfmon_event_map" title='p6_perfmon_event_map' data-use='a' data-ref="p6_perfmon_event_map">p6_perfmon_event_map</a></a>),</td></tr>
<tr><th id="214">214</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::apic" title='x86_pmu::apic' data-ref="x86_pmu::apic">apic</a>			= <var>1</var>,</td></tr>
<tr><th id="215">215</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::max_period" title='x86_pmu::max_period' data-ref="x86_pmu::max_period">max_period</a>		= (<var>1ULL</var> &lt;&lt; <var>31</var>) - <var>1</var>,</td></tr>
<tr><th id="216">216</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::version" title='x86_pmu::version' data-ref="x86_pmu::version">version</a>		= <var>0</var>,</td></tr>
<tr><th id="217">217</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</a>		= <var>2</var>,</td></tr>
<tr><th id="218">218</th><td>	<i>/*</i></td></tr>
<tr><th id="219">219</th><td><i>	 * Events have 40 bits implemented. However they are designed such</i></td></tr>
<tr><th id="220">220</th><td><i>	 * that bits [32-39] are sign extensions of bit 31. As such the</i></td></tr>
<tr><th id="221">221</th><td><i>	 * effective width of a event for P6-like PMU is 32 bits only.</i></td></tr>
<tr><th id="222">222</th><td><i>	 *</i></td></tr>
<tr><th id="223">223</th><td><i>	 * See IA-32 Intel Architecture Software developer manual Vol 3B</i></td></tr>
<tr><th id="224">224</th><td><i>	 */</i></td></tr>
<tr><th id="225">225</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cntval_bits" title='x86_pmu::cntval_bits' data-ref="x86_pmu::cntval_bits">cntval_bits</a>		= <var>32</var>,</td></tr>
<tr><th id="226">226</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::cntval_mask" title='x86_pmu::cntval_mask' data-ref="x86_pmu::cntval_mask">cntval_mask</a>		= (<var>1ULL</var> &lt;&lt; <var>32</var>) - <var>1</var>,</td></tr>
<tr><th id="227">227</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::get_event_constraints" title='x86_pmu::get_event_constraints' data-ref="x86_pmu::get_event_constraints">get_event_constraints</a>	= <a class="ref fn" href="../perf_event.h.html#x86_get_event_constraints" title='x86_get_event_constraints' data-ref="x86_get_event_constraints">x86_get_event_constraints</a>,</td></tr>
<tr><th id="228">228</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::event_constraints" title='x86_pmu::event_constraints' data-ref="x86_pmu::event_constraints">event_constraints</a>	= <a class="tu ref" href="#p6_event_constraints" title='p6_event_constraints' data-ref="p6_event_constraints">p6_event_constraints</a>,</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::format_attrs" title='x86_pmu::format_attrs' data-ref="x86_pmu::format_attrs">format_attrs</a>		= <a class="tu ref" href="#intel_p6_formats_attr" title='intel_p6_formats_attr' data-ref="intel_p6_formats_attr">intel_p6_formats_attr</a>,</td></tr>
<tr><th id="231">231</th><td>	.<a class="ref field" href="../perf_event.h.html#x86_pmu::events_sysfs_show" title='x86_pmu::events_sysfs_show' data-ref="x86_pmu::events_sysfs_show">events_sysfs_show</a>	= <a class="ref fn" href="../perf_event.h.html#intel_event_sysfs_show" title='intel_event_sysfs_show' data-ref="intel_event_sysfs_show">intel_event_sysfs_show</a>,</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>};</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>static</em> <a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <em>void</em> <dfn class="tu decl def fn" id="p6_pmu_rdpmc_quirk" title='p6_pmu_rdpmc_quirk' data-type='void p6_pmu_rdpmc_quirk()' data-ref="p6_pmu_rdpmc_quirk">p6_pmu_rdpmc_quirk</dfn>(<em>void</em>)</td></tr>
<tr><th id="236">236</th><td>{</td></tr>
<tr><th id="237">237</th><td>	<b>if</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_stepping" title='cpuinfo_x86::x86_stepping' data-ref="cpuinfo_x86::x86_stepping">x86_stepping</a> &lt; <var>9</var>) {</td></tr>
<tr><th id="238">238</th><td>		<i>/*</i></td></tr>
<tr><th id="239">239</th><td><i>		 * PPro erratum 26; fixed in stepping 9 and above.</i></td></tr>
<tr><th id="240">240</th><td><i>		 */</i></td></tr>
<tr><th id="241">241</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#305" title="pr_warning" data-ref="_M/pr_warn">pr_warn</a>(<q>"Userspace RDPMC support disabled due to a CPU erratum\n"</q>);</td></tr>
<tr><th id="242">242</th><td>		<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::attr_rdpmc_broken" title='x86_pmu::attr_rdpmc_broken' data-ref="x86_pmu::attr_rdpmc_broken">attr_rdpmc_broken</a> = <var>1</var>;</td></tr>
<tr><th id="243">243</th><td>		<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="../perf_event.h.html#x86_pmu::attr_rdpmc" title='x86_pmu::attr_rdpmc' data-ref="x86_pmu::attr_rdpmc">attr_rdpmc</a> = <var>0</var>;</td></tr>
<tr><th id="244">244</th><td>	}</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><a class="macro" href="../../../../include/linux/init.h.html#50" title="__attribute__ ((__section__(&quot;.init.text&quot;)))" data-ref="_M/__init">__init</a> <em>int</em> <dfn class="decl def fn" id="p6_pmu_init" title='p6_pmu_init' data-ref="p6_pmu_init">p6_pmu_init</dfn>(<em>void</em>)</td></tr>
<tr><th id="248">248</th><td>{</td></tr>
<tr><th id="249">249</th><td>	<a class="ref" href="../perf_event.h.html#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a> = <a class="tu ref" href="#p6_pmu" title='p6_pmu' data-use='r' data-ref="p6_pmu">p6_pmu</a>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>	<b>switch</b> (<a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a>) {</td></tr>
<tr><th id="252">252</th><td>	<b>case</b>  <var>1</var>: <i>/* Pentium Pro */</i></td></tr>
<tr><th id="253">253</th><td>		<a class="macro" href="../perf_event.h.html#653" title="do { static struct x86_pmu_quirk __quirk __attribute__ ((__section__(&quot;.init.data&quot;))) = { .func = p6_pmu_rdpmc_quirk, }; __quirk.next = x86_pmu.quirks; x86_pmu.quirks = &amp;__quirk; } while (0)" data-ref="_M/x86_add_quirk">x86_add_quirk</a>(<a class="tu ref fn" href="#p6_pmu_rdpmc_quirk" title='p6_pmu_rdpmc_quirk' data-use='r' data-ref="p6_pmu_rdpmc_quirk">p6_pmu_rdpmc_quirk</a>);</td></tr>
<tr><th id="254">254</th><td>		<b>break</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>	<b>case</b>  <var>3</var>: <i>/* Pentium II - Klamath */</i></td></tr>
<tr><th id="257">257</th><td>	<b>case</b>  <var>5</var>: <i>/* Pentium II - Deschutes */</i></td></tr>
<tr><th id="258">258</th><td>	<b>case</b>  <var>6</var>: <i>/* Pentium II - Mendocino */</i></td></tr>
<tr><th id="259">259</th><td>		<b>break</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>	<b>case</b>  <var>7</var>: <i>/* Pentium III - Katmai */</i></td></tr>
<tr><th id="262">262</th><td>	<b>case</b>  <var>8</var>: <i>/* Pentium III - Coppermine */</i></td></tr>
<tr><th id="263">263</th><td>	<b>case</b> <var>10</var>: <i>/* Pentium III Xeon */</i></td></tr>
<tr><th id="264">264</th><td>	<b>case</b> <var>11</var>: <i>/* Pentium III - Tualatin */</i></td></tr>
<tr><th id="265">265</th><td>		<b>break</b>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	<b>case</b>  <var>9</var>: <i>/* Pentium M - Banias */</i></td></tr>
<tr><th id="268">268</th><td>	<b>case</b> <var>13</var>: <i>/* Pentium M - Dothan */</i></td></tr>
<tr><th id="269">269</th><td>		<b>break</b>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>	<b>default</b>:</td></tr>
<tr><th id="272">272</th><td>		<a class="macro" href="../../../../include/linux/printk.h.html#315" title="printk(&quot;\001&quot; &quot;c&quot; &quot;unsupported p6 CPU model %d &quot;, boot_cpu_data.x86_model)" data-ref="_M/pr_cont">pr_cont</a>(<q>"unsupported p6 CPU model %d "</q>, <a class="ref" href="../../include/asm/processor.h.html#boot_cpu_data" title='boot_cpu_data' data-ref="boot_cpu_data">boot_cpu_data</a>.<a class="ref field" href="../../include/asm/processor.h.html#cpuinfo_x86::x86_model" title='cpuinfo_x86::x86_model' data-ref="cpuinfo_x86::x86_model">x86_model</a>);</td></tr>
<tr><th id="273">273</th><td>		<b>return</b> -<a class="macro" href="../../../../include/uapi/asm-generic/errno-base.h.html#23" title="19" data-ref="_M/ENODEV">ENODEV</a>;</td></tr>
<tr><th id="274">274</th><td>	}</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>	<a class="macro" href="../../include/asm/string_64.h.html#37" title="({ size_t __len = (sizeof(hw_cache_event_ids)); void *__ret; if (__builtin_constant_p(sizeof(hw_cache_event_ids)) &amp;&amp; __len &gt;= 64) __ret = __memcpy((hw_cache_event_ids), (p6_hw_cache_event_ids), __len); else __ret = __builtin_memcpy((hw_cache_event_ids), (p6_hw_cache_event_ids), __len); __ret; })" data-ref="_M/memcpy">memcpy</a>(<a class="ref" href="../perf_event.h.html#hw_cache_event_ids" title='hw_cache_event_ids' data-ref="hw_cache_event_ids">hw_cache_event_ids</a>, <a class="tu ref" href="#p6_hw_cache_event_ids" title='p6_hw_cache_event_ids' data-use='r' data-ref="p6_hw_cache_event_ids">p6_hw_cache_event_ids</a>,</td></tr>
<tr><th id="277">277</th><td>		<b>sizeof</b>(<a class="ref" href="../perf_event.h.html#hw_cache_event_ids" title='hw_cache_event_ids' data-ref="hw_cache_event_ids">hw_cache_event_ids</a>));</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
