Analysis & Synthesis report for cpu
Wed Nov 16 13:47:00 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 16 13:47:00 2016           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; cpu                                         ;
; Top-level Entity Name       ; cpu                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C7     ;                    ;
; Top-level entity name                                                           ; cpu                ; cpu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 16 13:46:40 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file unit_control.vhd
    Info (12022): Found design unit 1: unit_control-Behavior File: C:/altera_lite/16.0/Project 3/unit_control.vhd Line: 11
    Info (12023): Found entity 1: unit_control File: C:/altera_lite/16.0/Project 3/unit_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext.vhd
    Info (12022): Found design unit 1: sign_ext-Behavior File: C:/altera_lite/16.0/Project 3/sign_ext.vhd Line: 11
    Info (12023): Found entity 1: sign_ext File: C:/altera_lite/16.0/Project 3/sign_ext.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registers_file.vhd
    Info (12022): Found design unit 1: registers_file-Behavior File: C:/altera_lite/16.0/Project 3/registers_file.vhd Line: 13
    Info (12023): Found entity 1: registers_file File: C:/altera_lite/16.0/Project 3/registers_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-Behavior File: C:/altera_lite/16.0/Project 3/program_counter.vhd Line: 12
    Info (12023): Found entity 1: program_counter File: C:/altera_lite/16.0/Project 3/program_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-Behavior File: C:/altera_lite/16.0/Project 3/mux2to1.vhd Line: 11
    Info (12023): Found entity 1: mux2to1 File: C:/altera_lite/16.0/Project 3/mux2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: mem_wb-Behavior File: C:/altera_lite/16.0/Project 3/mem_wb.vhd Line: 15
    Info (12023): Found entity 1: mem_wb File: C:/altera_lite/16.0/Project 3/mem_wb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_mem.vhd
    Info (12022): Found design unit 1: instruction_mem-Behavior File: C:/altera_lite/16.0/Project 3/instruction_mem.vhd Line: 11
    Info (12023): Found entity 1: instruction_mem File: C:/altera_lite/16.0/Project 3/instruction_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: if_id-Behavior File: C:/altera_lite/16.0/Project 3/if_id.vhd Line: 13
    Info (12023): Found entity 1: if_id File: C:/altera_lite/16.0/Project 3/if_id.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: id_ex-Behavior File: C:/altera_lite/16.0/Project 3/id_ex.vhd Line: 23
    Info (12023): Found entity 1: id_ex File: C:/altera_lite/16.0/Project 3/id_ex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: ex_mem-Behavior File: C:/altera_lite/16.0/Project 3/ex_mem.vhd Line: 20
    Info (12023): Found entity 1: ex_mem File: C:/altera_lite/16.0/Project 3/ex_mem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-Behavior File: C:/altera_lite/16.0/Project 3/data_mem.vhd Line: 13
    Info (12023): Found entity 1: data_mem File: C:/altera_lite/16.0/Project 3/data_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-Behavior File: C:/altera_lite/16.0/Project 3/cpu.vhd Line: 13
    Info (12023): Found entity 1: cpu File: C:/altera_lite/16.0/Project 3/cpu.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: components File: C:/altera_lite/16.0/Project 3/components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: alu_control-Behavior File: C:/altera_lite/16.0/Project 3/alu_control.vhd Line: 14
    Info (12023): Found entity 1: alu_control File: C:/altera_lite/16.0/Project 3/alu_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_component.vhd
    Info (12022): Found design unit 1: alu_component-Behavior File: C:/altera_lite/16.0/Project 3/alu_component.vhd Line: 16
    Info (12023): Found entity 1: alu_component File: C:/altera_lite/16.0/Project 3/alu_component.vhd Line: 7
Error (10482): VHDL error at cpu.vhd(26): object "alu_operand2" is used but not declared File: C:/altera_lite/16.0/Project 3/cpu.vhd Line: 26
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 931 megabytes
    Error: Processing ended: Wed Nov 16 13:47:00 2016
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:43


