digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x55f482ce4d00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  %a = alloca i32, align 4\l  %b = alloca i32, align 4\l  %i = bitcast i32* %a to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %i) #7\l  %i1 = bitcast i32* %b to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %i1) #7\l  %call = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4\l... dereferenceable(4) %a)\l  %call1 = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) %call, i32* nonnull align 4 dereferenceable(4) %b)\l  %i2 = load i32, i32* %a, align 4, !tbaa !4\l  %cmp = icmp sgt i32 %i2, 5\l  br i1 %cmp, label %if.then, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x55f482ce4d00:s0 -> Node0x55f482ce6740;
	Node0x55f482ce4d00:s1 -> Node0x55f482ce6810;
	Node0x55f482ce6740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{if.then:                                          \l  %mul = mul nsw i32 %i2, 9\l  %add = add nsw i32 %mul, 6\l  store i32 %add, i32* %a, align 4, !tbaa !4\l  %i3 = load i32, i32* %b, align 4, !tbaa !4\l  %mul2 = mul nsw i32 %i3, 3\l  %add3 = add nsw i32 %mul2, 1\l  br label %if.end\l}"];
	Node0x55f482ce6740 -> Node0x55f482ce75b0;
	Node0x55f482ce6810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{if.else:                                          \l  %add4 = add nsw i32 %i2, 8\l  store i32 %add4, i32* %a, align 4, !tbaa !4\l  %i4 = load i32, i32* %b, align 4, !tbaa !4\l  %add5 = add nsw i32 %i4, 9\l  br label %if.end\l}"];
	Node0x55f482ce6810 -> Node0x55f482ce75b0;
	Node0x55f482ce75b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{if.end:                                           \l  %storemerge = phi i32 [ %add5, %if.else ], [ %add3, %if.then ]\l  store i32 %storemerge, i32* %b, align 4, !tbaa !4\l  %i5 = load i32, i32* %a, align 4, !tbaa !4\l  %add6 = add nsw i32 %i5, 7\l  store i32 %add6, i32* %a, align 4, !tbaa !4\l  %mul7 = mul nsw i32 %storemerge, 6\l  store i32 %mul7, i32* %b, align 4, !tbaa !4\l  %cmp8 = icmp sgt i32 %mul7, 6\l  br i1 %cmp8, label %end_label, label %if.else10\l|{<s0>T|<s1>F}}"];
	Node0x55f482ce75b0:s0 -> Node0x55f482ce81d0;
	Node0x55f482ce75b0:s1 -> Node0x55f482ce8250;
	Node0x55f482ce8250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{if.else10:                                        \l  %cmp11 = icmp sgt i32 %i5, 2\l  br i1 %cmp11, label %if.then12, label %if.else30\l|{<s0>T|<s1>F}}"];
	Node0x55f482ce8250:s0 -> Node0x55f482ce84c0;
	Node0x55f482ce8250:s1 -> Node0x55f482ce8540;
	Node0x55f482ce84c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{if.then12:                                        \l  %add13 = add nsw i32 %i5, 14\l  store i32 %add13, i32* %a, align 4, !tbaa !4\l  %mul14 = mul i32 %storemerge, 36\l  store i32 %mul14, i32* %b, align 4, !tbaa !4\l  %cmp15 = icmp eq i32 %add6, 10\l  br i1 %cmp15, label %new_label, label %if.end17\l|{<s0>T|<s1>F}}"];
	Node0x55f482ce84c0:s0 -> Node0x55f482ce8a90;
	Node0x55f482ce84c0:s1 -> Node0x55f482ce8b10;
	Node0x55f482ce8b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{if.end17:                                         \l  %cmp18 = icmp sgt i32 %mul14, 15\l  br i1 %cmp18, label %if.then19, label %if.else22\l|{<s0>T|<s1>F}}"];
	Node0x55f482ce8b10:s0 -> Node0x55f482ce8d80;
	Node0x55f482ce8b10:s1 -> Node0x55f482ce9610;
	Node0x55f482ce8d80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{if.then19:                                        \l  %mul20 = mul nsw i32 %add13, 7\l  store i32 %mul20, i32* %a, align 4, !tbaa !4\l  %mul21 = mul i32 %storemerge, 144\l  br label %if.end27\l}"];
	Node0x55f482ce8d80 -> Node0x55f482ce99c0;
	Node0x55f482ce9610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{if.else22:                                        \l  %mul23 = mul nsw i32 %add13, 5\l  %add24 = add nsw i32 %mul23, 4\l  store i32 %add24, i32* %a, align 4, !tbaa !4\l  %mul25 = mul i32 %storemerge, 144\l  %add26 = or i32 %mul25, 3\l  br label %if.end27\l}"];
	Node0x55f482ce9610 -> Node0x55f482ce99c0;
	Node0x55f482ce99c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{if.end27:                                         \l  %storemerge48 = phi i32 [ %add26, %if.else22 ], [ %mul21, %if.then19 ]\l  %tau3.alloca = alloca i32, align 4\l  store i32 %storemerge48, i32* %tau3.alloca, align 4\l  %tau3.alloca.load = load i32, i32* %tau3.alloca, align 4\l  %tau1.alloca = alloca i32, align 4\l  store i32 %storemerge, i32* %tau1.alloca, align 4\l  %tau1.alloca.load = load i32, i32* %tau1.alloca, align 4\l  store i32 %tau3.alloca.load, i32* %b, align 4, !tbaa !4\l  %i6 = load i32, i32* %a, align 4, !tbaa !4\l  %add28 = add nsw i32 %i6, %tau3.alloca.load\l  store i32 %add28, i32* %a, align 4, !tbaa !4\l  %mul29 = mul nsw i32 %add28, %tau3.alloca.load\l  store i32 %mul29, i32* %b, align 4, !tbaa !4\l  br label %end_label\l}"];
	Node0x55f482ce99c0 -> Node0x55f482ce81d0;
	Node0x55f482ce8540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{if.else30:                                        \l  %tau.alloca = alloca i32, align 4\l  store i32 %storemerge, i32* %tau.alloca, align 4\l  %tau.alloca.load = load i32, i32* %tau.alloca, align 4\l  %add31 = add nsw i32 %i5, 12\l  store i32 %add31, i32* %a, align 4, !tbaa !4\l  %mul32 = mul i32 %tau.alloca.load, 36\l  store i32 %mul32, i32* %b, align 4, !tbaa !4\l  %cmp33 = icmp sgt i32 %mul32, 16\l  br i1 %cmp33, label %if.then34, label %if.else37\l|{<s0>T|<s1>F}}"];
	Node0x55f482ce8540:s0 -> Node0x55f482ceb250;
	Node0x55f482ce8540:s1 -> Node0x55f482ceb2d0;
	Node0x55f482ceb250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{if.then34:                                        \l  %add35 = add nsw i32 %i5, 17\l  store i32 %add35, i32* %a, align 4, !tbaa !4\l  %add36 = add nsw i32 %mul32, 7\l  store i32 %add36, i32* %b, align 4, !tbaa !4\l  br label %new_label\l}"];
	Node0x55f482ceb250 -> Node0x55f482ce8a90;
	Node0x55f482ceb2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{if.else37:                                        \l  %mul38 = shl nsw i32 %add31, 2\l  store i32 %mul38, i32* %a, align 4, !tbaa !4\l  %mul39 = mul i32 %tau.alloca.load, 216\l  store i32 %mul39, i32* %b, align 4, !tbaa !4\l  br label %new_label\l}"];
	Node0x55f482ceb2d0 -> Node0x55f482ce8a90;
	Node0x55f482ce8a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{new_label:                                        \l  %tau2.alloca = alloca i32, align 4\l  store i32 %storemerge, i32* %tau2.alloca, align 4\l  %tau2.alloca.load = load i32, i32* %tau2.alloca, align 4\l  %i7 = load i32, i32* %a, align 4, !tbaa !4\l  %add41 = add nsw i32 %i7, 7\l  store i32 %add41, i32* %a, align 4, !tbaa !4\l  %i8 = load i32, i32* %b, align 4, !tbaa !4\l  %add42 = add nsw i32 %i8, 6\l  store i32 %add42, i32* %b, align 4, !tbaa !4\l  br label %end_label\l}"];
	Node0x55f482ce8a90 -> Node0x55f482ce81d0;
	Node0x55f482ce81d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{end_label:                                        \l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %i1) #7\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %i) #7\l  ret i32 0\l}"];
}
