

================================================================
== Vitis HLS Report for 'mergeSort_Pipeline_VITIS_LOOP_42_7'
================================================================
* Date:           Fri Dec  9 10:27:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_7  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     58|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     34|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     34|     94|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_69_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln42_fu_63_p2  |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  58|          64|          35|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |i_fu_28                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_28                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_42_7|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_42_7|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_42_7|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_42_7|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_42_7|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_42_7|  return value|
|n                 |   in|   32|     ap_none|                                   n|        scalar|
|temp_address0     |  out|    5|   ap_memory|                                temp|         array|
|temp_ce0          |  out|    1|   ap_memory|                                temp|         array|
|temp_q0           |   in|   32|   ap_memory|                                temp|         array|
|arr_1_out         |  out|   32|      ap_vld|                           arr_1_out|       pointer|
|arr_1_out_ap_vld  |  out|    1|      ap_vld|                           arr_1_out|       pointer|
+------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 6 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [mergesort.c:42]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_4_cast = zext i31 %i_1" [mergesort.c:42]   --->   Operation 10 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_slt  i32 %i_4_cast, i32 %n_read" [mergesort.c:42]   --->   Operation 12 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %i_1, i31 1" [mergesort.c:42]   --->   Operation 13 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc69.loopexit.exitStub, void %for.inc66.split" [mergesort.c:42]   --->   Operation 14 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_4_cast3 = zext i31 %i_1" [mergesort.c:42]   --->   Operation 15 'zext' 'i_4_cast3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %i_4_cast3" [mergesort.c:43]   --->   Operation 16 'getelementptr' 'temp_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%temp_load = load i5 %temp_addr" [mergesort.c:43]   --->   Operation 17 'load' 'temp_load' <Predicate = (icmp_ln42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln42 = store i31 %add_ln42, i31 %i" [mergesort.c:42]   --->   Operation 18 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [mergesort.c:5]   --->   Operation 19 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%temp_load = load i5 %temp_addr" [mergesort.c:43]   --->   Operation 20 'load' 'temp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %temp_load, i32 %arr_1_out" [mergesort.c:42]   --->   Operation 21 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc66" [mergesort.c:42]   --->   Operation 22 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                (alloca       ) [ 010]
n_read           (read         ) [ 000]
store_ln0        (store        ) [ 000]
br_ln0           (br           ) [ 000]
i_1              (load         ) [ 000]
i_4_cast         (zext         ) [ 000]
specpipeline_ln0 (specpipeline ) [ 000]
icmp_ln42        (icmp         ) [ 010]
add_ln42         (add          ) [ 000]
br_ln42          (br           ) [ 000]
i_4_cast3        (zext         ) [ 000]
temp_addr        (getelementptr) [ 011]
store_ln42       (store        ) [ 000]
specloopname_ln5 (specloopname ) [ 000]
temp_load        (load         ) [ 000]
store_ln42       (store        ) [ 000]
br_ln42          (br           ) [ 000]
ret_ln0          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="n_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="temp_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="31" slack="0"/>
<pin id="42" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="5" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln0_store_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="0"/>
<pin id="53" dir="0" index="1" bw="31" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_1_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="31" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="i_4_cast_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="31" slack="0"/>
<pin id="61" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="icmp_ln42_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="add_ln42_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="31" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_4_cast3_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="31" slack="0"/>
<pin id="77" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln42_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln42_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="31" slack="0"/>
<pin id="93" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="101" class="1005" name="temp_addr_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="56" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="32" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="56" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="56" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="84"><net_src comp="69" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="45" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="28" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="51" pin=1"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="97"><net_src comp="91" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="104"><net_src comp="38" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_1_out | {2 }
 - Input state : 
	Port: mergeSort_Pipeline_VITIS_LOOP_42_7 : n | {1 }
	Port: mergeSort_Pipeline_VITIS_LOOP_42_7 : temp | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		i_4_cast : 2
		icmp_ln42 : 3
		add_ln42 : 2
		br_ln42 : 4
		i_4_cast3 : 2
		temp_addr : 3
		temp_load : 4
		store_ln42 : 3
	State 2
		store_ln42 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   add_ln42_fu_69  |    0    |    38   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln42_fu_63  |    0    |    18   |
|----------|-------------------|---------|---------|
|   read   | n_read_read_fu_32 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |   i_4_cast_fu_59  |    0    |    0    |
|          |  i_4_cast3_fu_75  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    56   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|     i_reg_91    |   31   |
|temp_addr_reg_101|    5   |
+-----------------+--------+
|      Total      |   36   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   65   |
+-----------+--------+--------+--------+
