// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer12_out_dout,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_empty_n,
        layer12_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [143:0] layer12_out_dout;
input  [4:0] layer12_out_num_data_valid;
input  [4:0] layer12_out_fifo_cap;
input   layer12_out_empty_n;
output   layer12_out_read;
output  [383:0] layer13_out_din;
input  [2:0] layer13_out_num_data_valid;
input  [2:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer12_out_read;
reg layer13_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_3946;
reg   [0:0] icmp_ln55_reg_3946_pp0_iter1_reg;
reg   [0:0] and_ln55_1_reg_3968;
reg    ap_predicate_op563_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_382_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0;
reg    layer12_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer13_out_blk_n;
reg   [0:0] icmp_ln109_reg_3942;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_398_p2;
wire   [0:0] icmp_ln55_2_fu_412_p2;
reg   [0:0] icmp_ln55_2_reg_3950;
wire   [0:0] icmp_ln55_3_fu_418_p2;
reg   [0:0] icmp_ln55_3_reg_3955;
wire   [0:0] icmp_ln76_fu_430_p2;
reg   [0:0] icmp_ln76_reg_3960;
wire   [0:0] icmp_ln80_fu_484_p2;
reg   [0:0] icmp_ln80_reg_3964;
wire   [0:0] and_ln55_1_fu_1475_p2;
wire   [7:0] pool_window_V_fu_1481_p3;
reg   [7:0] pool_window_V_reg_3972;
wire   [7:0] pool_window_V_1_fu_1489_p3;
reg   [7:0] pool_window_V_1_reg_3977;
wire   [0:0] icmp_ln1651_fu_1513_p2;
reg   [0:0] icmp_ln1651_reg_3982;
wire   [7:0] select_ln65_9_fu_1531_p3;
reg   [7:0] select_ln65_9_reg_3987;
wire   [7:0] pool_window_V_4_fu_1539_p3;
reg   [7:0] pool_window_V_4_reg_3993;
wire   [7:0] pool_window_V_5_fu_1547_p3;
reg   [7:0] pool_window_V_5_reg_3998;
wire   [0:0] icmp_ln1651_11_fu_1571_p2;
reg   [0:0] icmp_ln1651_11_reg_4003;
wire   [7:0] select_ln65_12_fu_1589_p3;
reg   [7:0] select_ln65_12_reg_4008;
wire   [7:0] pool_window_V_8_fu_1597_p3;
reg   [7:0] pool_window_V_8_reg_4014;
wire   [7:0] pool_window_V_9_fu_1605_p3;
reg   [7:0] pool_window_V_9_reg_4019;
wire   [0:0] icmp_ln1651_14_fu_1629_p2;
reg   [0:0] icmp_ln1651_14_reg_4024;
wire   [7:0] select_ln65_15_fu_1647_p3;
reg   [7:0] select_ln65_15_reg_4029;
wire   [7:0] pool_window_V_12_fu_1655_p3;
reg   [7:0] pool_window_V_12_reg_4035;
wire   [7:0] pool_window_V_13_fu_1663_p3;
reg   [7:0] pool_window_V_13_reg_4040;
wire   [0:0] icmp_ln1651_17_fu_1687_p2;
reg   [0:0] icmp_ln1651_17_reg_4045;
wire   [7:0] select_ln65_18_fu_1705_p3;
reg   [7:0] select_ln65_18_reg_4050;
wire   [7:0] pool_window_V_16_fu_1713_p3;
reg   [7:0] pool_window_V_16_reg_4056;
wire   [7:0] pool_window_V_17_fu_1721_p3;
reg   [7:0] pool_window_V_17_reg_4061;
wire   [0:0] icmp_ln1651_20_fu_1745_p2;
reg   [0:0] icmp_ln1651_20_reg_4066;
wire   [7:0] select_ln65_21_fu_1763_p3;
reg   [7:0] select_ln65_21_reg_4071;
wire   [7:0] pool_window_V_20_fu_1771_p3;
reg   [7:0] pool_window_V_20_reg_4077;
wire   [7:0] pool_window_V_21_fu_1779_p3;
reg   [7:0] pool_window_V_21_reg_4082;
wire   [0:0] icmp_ln1651_23_fu_1803_p2;
reg   [0:0] icmp_ln1651_23_reg_4087;
wire   [7:0] select_ln65_24_fu_1821_p3;
reg   [7:0] select_ln65_24_reg_4092;
wire   [7:0] pool_window_V_24_fu_1829_p3;
reg   [7:0] pool_window_V_24_reg_4098;
wire   [7:0] pool_window_V_25_fu_1837_p3;
reg   [7:0] pool_window_V_25_reg_4103;
wire   [0:0] icmp_ln1651_26_fu_1861_p2;
reg   [0:0] icmp_ln1651_26_reg_4108;
wire   [7:0] select_ln65_27_fu_1879_p3;
reg   [7:0] select_ln65_27_reg_4113;
wire   [7:0] pool_window_V_28_fu_1887_p3;
reg   [7:0] pool_window_V_28_reg_4119;
wire   [7:0] pool_window_V_29_fu_1895_p3;
reg   [7:0] pool_window_V_29_reg_4124;
wire   [0:0] icmp_ln1651_29_fu_1919_p2;
reg   [0:0] icmp_ln1651_29_reg_4129;
wire   [7:0] select_ln65_30_fu_1937_p3;
reg   [7:0] select_ln65_30_reg_4134;
wire   [7:0] pool_window_V_32_fu_1945_p3;
reg   [7:0] pool_window_V_32_reg_4140;
wire   [7:0] pool_window_V_33_fu_1953_p3;
reg   [7:0] pool_window_V_33_reg_4145;
wire   [0:0] icmp_ln1651_32_fu_1977_p2;
reg   [0:0] icmp_ln1651_32_reg_4150;
wire   [7:0] select_ln65_33_fu_1995_p3;
reg   [7:0] select_ln65_33_reg_4155;
wire   [7:0] pool_window_V_36_fu_2003_p3;
reg   [7:0] pool_window_V_36_reg_4161;
wire   [7:0] pool_window_V_37_fu_2011_p3;
reg   [7:0] pool_window_V_37_reg_4166;
wire   [0:0] icmp_ln1651_35_fu_2035_p2;
reg   [0:0] icmp_ln1651_35_reg_4171;
wire   [7:0] select_ln65_36_fu_2053_p3;
reg   [7:0] select_ln65_36_reg_4176;
wire   [7:0] pool_window_V_40_fu_2061_p3;
reg   [7:0] pool_window_V_40_reg_4182;
wire   [7:0] pool_window_V_41_fu_2069_p3;
reg   [7:0] pool_window_V_41_reg_4187;
wire   [0:0] icmp_ln1651_38_fu_2093_p2;
reg   [0:0] icmp_ln1651_38_reg_4192;
wire   [7:0] select_ln65_39_fu_2111_p3;
reg   [7:0] select_ln65_39_reg_4197;
wire   [7:0] pool_window_V_44_fu_2119_p3;
reg   [7:0] pool_window_V_44_reg_4203;
wire   [7:0] pool_window_V_45_fu_2127_p3;
reg   [7:0] pool_window_V_45_reg_4208;
wire   [0:0] icmp_ln1651_41_fu_2151_p2;
reg   [0:0] icmp_ln1651_41_reg_4213;
wire   [7:0] select_ln65_42_fu_2169_p3;
reg   [7:0] select_ln65_42_reg_4218;
wire   [7:0] pool_window_V_48_fu_2177_p3;
reg   [7:0] pool_window_V_48_reg_4224;
wire   [7:0] pool_window_V_49_fu_2185_p3;
reg   [7:0] pool_window_V_49_reg_4229;
wire   [0:0] icmp_ln1651_44_fu_2209_p2;
reg   [0:0] icmp_ln1651_44_reg_4234;
wire   [7:0] select_ln65_45_fu_2227_p3;
reg   [7:0] select_ln65_45_reg_4239;
wire   [7:0] pool_window_V_52_fu_2235_p3;
reg   [7:0] pool_window_V_52_reg_4245;
wire   [7:0] pool_window_V_53_fu_2243_p3;
reg   [7:0] pool_window_V_53_reg_4250;
wire   [0:0] icmp_ln1651_47_fu_2267_p2;
reg   [0:0] icmp_ln1651_47_reg_4255;
wire   [7:0] select_ln65_48_fu_2285_p3;
reg   [7:0] select_ln65_48_reg_4260;
wire   [7:0] pool_window_V_56_fu_2293_p3;
reg   [7:0] pool_window_V_56_reg_4266;
wire   [7:0] pool_window_V_57_fu_2301_p3;
reg   [7:0] pool_window_V_57_reg_4271;
wire   [0:0] icmp_ln1651_50_fu_2325_p2;
reg   [0:0] icmp_ln1651_50_reg_4276;
wire   [7:0] select_ln65_51_fu_2343_p3;
reg   [7:0] select_ln65_51_reg_4281;
wire   [7:0] pool_window_V_60_fu_2351_p3;
reg   [7:0] pool_window_V_60_reg_4287;
wire   [7:0] pool_window_V_61_fu_2359_p3;
reg   [7:0] pool_window_V_61_reg_4292;
wire   [0:0] icmp_ln1651_53_fu_2383_p2;
reg   [0:0] icmp_ln1651_53_reg_4297;
wire   [7:0] select_ln65_54_fu_2401_p3;
reg   [7:0] select_ln65_54_reg_4302;
wire   [7:0] pool_window_V_64_fu_2409_p3;
reg   [7:0] pool_window_V_64_reg_4308;
wire   [7:0] pool_window_V_65_fu_2417_p3;
reg   [7:0] pool_window_V_65_reg_4313;
wire   [0:0] icmp_ln1651_56_fu_2441_p2;
reg   [0:0] icmp_ln1651_56_reg_4318;
wire   [7:0] select_ln65_57_fu_2459_p3;
reg   [7:0] select_ln65_57_reg_4323;
wire   [7:0] pool_window_V_68_fu_2467_p3;
reg   [7:0] pool_window_V_68_reg_4329;
wire   [7:0] pool_window_V_69_fu_2475_p3;
reg   [7:0] pool_window_V_69_reg_4334;
wire   [0:0] icmp_ln1651_59_fu_2499_p2;
reg   [0:0] icmp_ln1651_59_reg_4339;
wire   [7:0] select_ln65_60_fu_2517_p3;
reg   [7:0] select_ln65_60_reg_4344;
wire   [7:0] pool_window_V_72_fu_2525_p3;
reg   [7:0] pool_window_V_72_reg_4350;
wire   [7:0] pool_window_V_73_fu_2533_p3;
reg   [7:0] pool_window_V_73_reg_4355;
wire   [0:0] icmp_ln1651_62_fu_2557_p2;
reg   [0:0] icmp_ln1651_62_reg_4360;
wire   [7:0] select_ln65_63_fu_2575_p3;
reg   [7:0] select_ln65_63_reg_4365;
wire   [7:0] pool_window_V_76_fu_2583_p3;
reg   [7:0] pool_window_V_76_reg_4371;
wire   [7:0] pool_window_V_77_fu_2591_p3;
reg   [7:0] pool_window_V_77_reg_4376;
wire   [0:0] icmp_ln1651_65_fu_2615_p2;
reg   [0:0] icmp_ln1651_65_reg_4381;
wire   [7:0] select_ln65_66_fu_2633_p3;
reg   [7:0] select_ln65_66_reg_4386;
wire   [7:0] pool_window_V_80_fu_2641_p3;
reg   [7:0] pool_window_V_80_reg_4392;
wire   [7:0] pool_window_V_81_fu_2649_p3;
reg   [7:0] pool_window_V_81_reg_4397;
wire   [0:0] icmp_ln1651_68_fu_2673_p2;
reg   [0:0] icmp_ln1651_68_reg_4402;
wire   [7:0] select_ln65_69_fu_2691_p3;
reg   [7:0] select_ln65_69_reg_4407;
wire   [7:0] pool_window_V_84_fu_2699_p3;
reg   [7:0] pool_window_V_84_reg_4413;
wire   [7:0] pool_window_V_85_fu_2707_p3;
reg   [7:0] pool_window_V_85_reg_4418;
wire   [0:0] icmp_ln1651_71_fu_2731_p2;
reg   [0:0] icmp_ln1651_71_reg_4423;
wire   [7:0] select_ln65_72_fu_2749_p3;
reg   [7:0] select_ln65_72_reg_4428;
wire   [7:0] pool_window_V_88_fu_2757_p3;
reg   [7:0] pool_window_V_88_reg_4434;
wire   [7:0] pool_window_V_89_fu_2765_p3;
reg   [7:0] pool_window_V_89_reg_4439;
wire   [0:0] icmp_ln1651_74_fu_2789_p2;
reg   [0:0] icmp_ln1651_74_reg_4444;
wire   [7:0] select_ln65_75_fu_2807_p3;
reg   [7:0] select_ln65_75_reg_4449;
wire   [7:0] pool_window_V_92_fu_2815_p3;
reg   [7:0] pool_window_V_92_reg_4455;
wire   [7:0] pool_window_V_93_fu_2823_p3;
reg   [7:0] pool_window_V_93_reg_4460;
wire   [0:0] icmp_ln1651_77_fu_2847_p2;
reg   [0:0] icmp_ln1651_77_reg_4465;
wire   [7:0] select_ln65_78_fu_2865_p3;
reg   [7:0] select_ln65_78_reg_4470;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_367_p4;
wire   [31:0] add_ln86_fu_2891_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_363;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_363;
wire   [31:0] add_ln80_fu_478_p2;
wire   [31:0] add_ln76_fu_424_p2;
wire   [31:0] add_ln91_fu_450_p2;
wire   [5:0] trunc_ln115_fu_507_p1;
wire   [5:0] trunc_ln115_2_fu_531_p4;
wire   [5:0] trunc_ln115_3_fu_541_p4;
wire   [5:0] trunc_ln115_4_fu_551_p4;
wire   [5:0] trunc_ln115_5_fu_561_p4;
wire   [5:0] trunc_ln115_6_fu_571_p4;
wire   [5:0] trunc_ln115_7_fu_581_p4;
wire   [5:0] trunc_ln115_8_fu_591_p4;
wire   [5:0] trunc_ln115_9_fu_601_p4;
wire   [5:0] trunc_ln115_10_fu_611_p4;
wire   [5:0] trunc_ln115_11_fu_621_p4;
wire   [5:0] trunc_ln115_12_fu_631_p4;
wire   [5:0] trunc_ln115_13_fu_641_p4;
wire   [5:0] trunc_ln115_14_fu_651_p4;
wire   [5:0] trunc_ln115_15_fu_661_p4;
wire   [5:0] trunc_ln115_16_fu_671_p4;
wire   [5:0] trunc_ln115_17_fu_681_p4;
wire   [5:0] trunc_ln115_18_fu_691_p4;
wire   [5:0] trunc_ln115_19_fu_701_p4;
wire   [5:0] trunc_ln115_20_fu_711_p4;
wire   [5:0] trunc_ln115_21_fu_721_p4;
wire   [5:0] trunc_ln115_22_fu_731_p4;
wire   [5:0] trunc_ln115_s_fu_511_p4;
wire   [5:0] trunc_ln115_1_fu_521_p4;
reg   [4:0] indvar_flatten_fu_346;
wire   [4:0] add_ln109_fu_388_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_442_p3;
wire   [0:0] and_ln55_fu_1471_p2;
wire   [0:0] icmp_ln55_1_fu_1465_p2;
wire   [7:0] pool_window_V_2_fu_1497_p3;
wire   [7:0] pool_window_V_3_fu_1505_p3;
wire   [0:0] icmp_ln1651_9_fu_1519_p2;
wire   [0:0] xor_ln1651_9_fu_1525_p2;
wire   [7:0] pool_window_V_6_fu_1555_p3;
wire   [7:0] pool_window_V_7_fu_1563_p3;
wire   [0:0] icmp_ln1651_12_fu_1577_p2;
wire   [0:0] xor_ln1651_12_fu_1583_p2;
wire   [7:0] pool_window_V_10_fu_1613_p3;
wire   [7:0] pool_window_V_11_fu_1621_p3;
wire   [0:0] icmp_ln1651_15_fu_1635_p2;
wire   [0:0] xor_ln1651_15_fu_1641_p2;
wire   [7:0] pool_window_V_14_fu_1671_p3;
wire   [7:0] pool_window_V_15_fu_1679_p3;
wire   [0:0] icmp_ln1651_18_fu_1693_p2;
wire   [0:0] xor_ln1651_18_fu_1699_p2;
wire   [7:0] pool_window_V_18_fu_1729_p3;
wire   [7:0] pool_window_V_19_fu_1737_p3;
wire   [0:0] icmp_ln1651_21_fu_1751_p2;
wire   [0:0] xor_ln1651_21_fu_1757_p2;
wire   [7:0] pool_window_V_22_fu_1787_p3;
wire   [7:0] pool_window_V_23_fu_1795_p3;
wire   [0:0] icmp_ln1651_24_fu_1809_p2;
wire   [0:0] xor_ln1651_24_fu_1815_p2;
wire   [7:0] pool_window_V_26_fu_1845_p3;
wire   [7:0] pool_window_V_27_fu_1853_p3;
wire   [0:0] icmp_ln1651_27_fu_1867_p2;
wire   [0:0] xor_ln1651_27_fu_1873_p2;
wire   [7:0] pool_window_V_30_fu_1903_p3;
wire   [7:0] pool_window_V_31_fu_1911_p3;
wire   [0:0] icmp_ln1651_30_fu_1925_p2;
wire   [0:0] xor_ln1651_30_fu_1931_p2;
wire   [7:0] pool_window_V_34_fu_1961_p3;
wire   [7:0] pool_window_V_35_fu_1969_p3;
wire   [0:0] icmp_ln1651_33_fu_1983_p2;
wire   [0:0] xor_ln1651_33_fu_1989_p2;
wire   [7:0] pool_window_V_38_fu_2019_p3;
wire   [7:0] pool_window_V_39_fu_2027_p3;
wire   [0:0] icmp_ln1651_36_fu_2041_p2;
wire   [0:0] xor_ln1651_36_fu_2047_p2;
wire   [7:0] pool_window_V_42_fu_2077_p3;
wire   [7:0] pool_window_V_43_fu_2085_p3;
wire   [0:0] icmp_ln1651_39_fu_2099_p2;
wire   [0:0] xor_ln1651_39_fu_2105_p2;
wire   [7:0] pool_window_V_46_fu_2135_p3;
wire   [7:0] pool_window_V_47_fu_2143_p3;
wire   [0:0] icmp_ln1651_42_fu_2157_p2;
wire   [0:0] xor_ln1651_42_fu_2163_p2;
wire   [7:0] pool_window_V_50_fu_2193_p3;
wire   [7:0] pool_window_V_51_fu_2201_p3;
wire   [0:0] icmp_ln1651_45_fu_2215_p2;
wire   [0:0] xor_ln1651_45_fu_2221_p2;
wire   [7:0] pool_window_V_54_fu_2251_p3;
wire   [7:0] pool_window_V_55_fu_2259_p3;
wire   [0:0] icmp_ln1651_48_fu_2273_p2;
wire   [0:0] xor_ln1651_48_fu_2279_p2;
wire   [7:0] pool_window_V_58_fu_2309_p3;
wire   [7:0] pool_window_V_59_fu_2317_p3;
wire   [0:0] icmp_ln1651_51_fu_2331_p2;
wire   [0:0] xor_ln1651_51_fu_2337_p2;
wire   [7:0] pool_window_V_62_fu_2367_p3;
wire   [7:0] pool_window_V_63_fu_2375_p3;
wire   [0:0] icmp_ln1651_54_fu_2389_p2;
wire   [0:0] xor_ln1651_54_fu_2395_p2;
wire   [7:0] pool_window_V_66_fu_2425_p3;
wire   [7:0] pool_window_V_67_fu_2433_p3;
wire   [0:0] icmp_ln1651_57_fu_2447_p2;
wire   [0:0] xor_ln1651_57_fu_2453_p2;
wire   [7:0] pool_window_V_70_fu_2483_p3;
wire   [7:0] pool_window_V_71_fu_2491_p3;
wire   [0:0] icmp_ln1651_60_fu_2505_p2;
wire   [0:0] xor_ln1651_60_fu_2511_p2;
wire   [7:0] pool_window_V_74_fu_2541_p3;
wire   [7:0] pool_window_V_75_fu_2549_p3;
wire   [0:0] icmp_ln1651_63_fu_2563_p2;
wire   [0:0] xor_ln1651_63_fu_2569_p2;
wire   [7:0] pool_window_V_78_fu_2599_p3;
wire   [7:0] pool_window_V_79_fu_2607_p3;
wire   [0:0] icmp_ln1651_66_fu_2621_p2;
wire   [0:0] xor_ln1651_66_fu_2627_p2;
wire   [7:0] pool_window_V_82_fu_2657_p3;
wire   [7:0] pool_window_V_83_fu_2665_p3;
wire   [0:0] icmp_ln1651_69_fu_2679_p2;
wire   [0:0] xor_ln1651_69_fu_2685_p2;
wire   [7:0] pool_window_V_86_fu_2715_p3;
wire   [7:0] pool_window_V_87_fu_2723_p3;
wire   [0:0] icmp_ln1651_72_fu_2737_p2;
wire   [0:0] xor_ln1651_72_fu_2743_p2;
wire   [7:0] pool_window_V_90_fu_2773_p3;
wire   [7:0] pool_window_V_91_fu_2781_p3;
wire   [0:0] icmp_ln1651_75_fu_2795_p2;
wire   [0:0] xor_ln1651_75_fu_2801_p2;
wire   [7:0] pool_window_V_94_fu_2831_p3;
wire   [7:0] pool_window_V_95_fu_2839_p3;
wire   [0:0] icmp_ln1651_78_fu_2853_p2;
wire   [0:0] xor_ln1651_78_fu_2859_p2;
wire   [0:0] icmp_ln86_fu_2877_p2;
wire   [31:0] select_ln86_fu_2883_p3;
wire   [0:0] xor_ln1651_fu_2904_p2;
wire   [7:0] select_ln65_fu_2909_p3;
wire   [0:0] icmp_ln1651_10_fu_2915_p2;
wire   [0:0] xor_ln1651_10_fu_2920_p2;
wire   [7:0] select_ln65_10_fu_2926_p3;
wire   [9:0] res_pack_data_fu_2933_p3;
wire   [0:0] xor_ln1651_11_fu_2945_p2;
wire   [7:0] select_ln65_11_fu_2950_p3;
wire   [0:0] icmp_ln1651_13_fu_2956_p2;
wire   [0:0] xor_ln1651_13_fu_2961_p2;
wire   [7:0] select_ln65_13_fu_2967_p3;
wire   [9:0] res_pack_data_1_fu_2974_p3;
wire   [0:0] xor_ln1651_14_fu_2986_p2;
wire   [7:0] select_ln65_14_fu_2991_p3;
wire   [0:0] icmp_ln1651_16_fu_2997_p2;
wire   [0:0] xor_ln1651_16_fu_3002_p2;
wire   [7:0] select_ln65_16_fu_3008_p3;
wire   [9:0] res_pack_data_2_fu_3015_p3;
wire   [0:0] xor_ln1651_17_fu_3027_p2;
wire   [7:0] select_ln65_17_fu_3032_p3;
wire   [0:0] icmp_ln1651_19_fu_3038_p2;
wire   [0:0] xor_ln1651_19_fu_3043_p2;
wire   [7:0] select_ln65_19_fu_3049_p3;
wire   [9:0] res_pack_data_3_fu_3056_p3;
wire   [0:0] xor_ln1651_20_fu_3068_p2;
wire   [7:0] select_ln65_20_fu_3073_p3;
wire   [0:0] icmp_ln1651_22_fu_3079_p2;
wire   [0:0] xor_ln1651_22_fu_3084_p2;
wire   [7:0] select_ln65_22_fu_3090_p3;
wire   [9:0] shl_ln_fu_3097_p3;
wire   [0:0] xor_ln1651_23_fu_3109_p2;
wire   [7:0] select_ln65_23_fu_3114_p3;
wire   [0:0] icmp_ln1651_25_fu_3120_p2;
wire   [0:0] xor_ln1651_25_fu_3125_p2;
wire   [7:0] select_ln65_25_fu_3131_p3;
wire   [9:0] shl_ln841_1_fu_3138_p3;
wire   [0:0] xor_ln1651_26_fu_3150_p2;
wire   [7:0] select_ln65_26_fu_3155_p3;
wire   [0:0] icmp_ln1651_28_fu_3161_p2;
wire   [0:0] xor_ln1651_28_fu_3166_p2;
wire   [7:0] select_ln65_28_fu_3172_p3;
wire   [9:0] shl_ln841_2_fu_3179_p3;
wire   [0:0] xor_ln1651_29_fu_3191_p2;
wire   [7:0] select_ln65_29_fu_3196_p3;
wire   [0:0] icmp_ln1651_31_fu_3202_p2;
wire   [0:0] xor_ln1651_31_fu_3207_p2;
wire   [7:0] select_ln65_31_fu_3213_p3;
wire   [9:0] shl_ln841_3_fu_3220_p3;
wire   [0:0] xor_ln1651_32_fu_3232_p2;
wire   [7:0] select_ln65_32_fu_3237_p3;
wire   [0:0] icmp_ln1651_34_fu_3243_p2;
wire   [0:0] xor_ln1651_34_fu_3248_p2;
wire   [7:0] select_ln65_34_fu_3254_p3;
wire   [9:0] shl_ln841_4_fu_3261_p3;
wire   [0:0] xor_ln1651_35_fu_3273_p2;
wire   [7:0] select_ln65_35_fu_3278_p3;
wire   [0:0] icmp_ln1651_37_fu_3284_p2;
wire   [0:0] xor_ln1651_37_fu_3289_p2;
wire   [7:0] select_ln65_37_fu_3295_p3;
wire   [9:0] shl_ln841_5_fu_3302_p3;
wire   [0:0] xor_ln1651_38_fu_3314_p2;
wire   [7:0] select_ln65_38_fu_3319_p3;
wire   [0:0] icmp_ln1651_40_fu_3325_p2;
wire   [0:0] xor_ln1651_40_fu_3330_p2;
wire   [7:0] select_ln65_40_fu_3336_p3;
wire   [9:0] shl_ln841_6_fu_3343_p3;
wire   [0:0] xor_ln1651_41_fu_3355_p2;
wire   [7:0] select_ln65_41_fu_3360_p3;
wire   [0:0] icmp_ln1651_43_fu_3366_p2;
wire   [0:0] xor_ln1651_43_fu_3371_p2;
wire   [7:0] select_ln65_43_fu_3377_p3;
wire   [9:0] shl_ln841_7_fu_3384_p3;
wire   [0:0] xor_ln1651_44_fu_3396_p2;
wire   [7:0] select_ln65_44_fu_3401_p3;
wire   [0:0] icmp_ln1651_46_fu_3407_p2;
wire   [0:0] xor_ln1651_46_fu_3412_p2;
wire   [7:0] select_ln65_46_fu_3418_p3;
wire   [9:0] shl_ln841_8_fu_3425_p3;
wire   [0:0] xor_ln1651_47_fu_3437_p2;
wire   [7:0] select_ln65_47_fu_3442_p3;
wire   [0:0] icmp_ln1651_49_fu_3448_p2;
wire   [0:0] xor_ln1651_49_fu_3453_p2;
wire   [7:0] select_ln65_49_fu_3459_p3;
wire   [9:0] shl_ln841_9_fu_3466_p3;
wire   [0:0] xor_ln1651_50_fu_3478_p2;
wire   [7:0] select_ln65_50_fu_3483_p3;
wire   [0:0] icmp_ln1651_52_fu_3489_p2;
wire   [0:0] xor_ln1651_52_fu_3494_p2;
wire   [7:0] select_ln65_52_fu_3500_p3;
wire   [9:0] shl_ln841_s_fu_3507_p3;
wire   [0:0] xor_ln1651_53_fu_3519_p2;
wire   [7:0] select_ln65_53_fu_3524_p3;
wire   [0:0] icmp_ln1651_55_fu_3530_p2;
wire   [0:0] xor_ln1651_55_fu_3535_p2;
wire   [7:0] select_ln65_55_fu_3541_p3;
wire   [9:0] shl_ln841_10_fu_3548_p3;
wire   [0:0] xor_ln1651_56_fu_3560_p2;
wire   [7:0] select_ln65_56_fu_3565_p3;
wire   [0:0] icmp_ln1651_58_fu_3571_p2;
wire   [0:0] xor_ln1651_58_fu_3576_p2;
wire   [7:0] select_ln65_58_fu_3582_p3;
wire   [9:0] shl_ln841_11_fu_3589_p3;
wire   [0:0] xor_ln1651_59_fu_3601_p2;
wire   [7:0] select_ln65_59_fu_3606_p3;
wire   [0:0] icmp_ln1651_61_fu_3612_p2;
wire   [0:0] xor_ln1651_61_fu_3617_p2;
wire   [7:0] select_ln65_61_fu_3623_p3;
wire   [9:0] shl_ln841_12_fu_3630_p3;
wire   [0:0] xor_ln1651_62_fu_3642_p2;
wire   [7:0] select_ln65_62_fu_3647_p3;
wire   [0:0] icmp_ln1651_64_fu_3653_p2;
wire   [0:0] xor_ln1651_64_fu_3658_p2;
wire   [7:0] select_ln65_64_fu_3664_p3;
wire   [9:0] shl_ln841_13_fu_3671_p3;
wire   [0:0] xor_ln1651_65_fu_3683_p2;
wire   [7:0] select_ln65_65_fu_3688_p3;
wire   [0:0] icmp_ln1651_67_fu_3694_p2;
wire   [0:0] xor_ln1651_67_fu_3699_p2;
wire   [7:0] select_ln65_67_fu_3705_p3;
wire   [9:0] shl_ln841_14_fu_3712_p3;
wire   [0:0] xor_ln1651_68_fu_3724_p2;
wire   [7:0] select_ln65_68_fu_3729_p3;
wire   [0:0] icmp_ln1651_70_fu_3735_p2;
wire   [0:0] xor_ln1651_70_fu_3740_p2;
wire   [7:0] select_ln65_70_fu_3746_p3;
wire   [9:0] shl_ln841_15_fu_3753_p3;
wire   [0:0] xor_ln1651_71_fu_3765_p2;
wire   [7:0] select_ln65_71_fu_3770_p3;
wire   [0:0] icmp_ln1651_73_fu_3776_p2;
wire   [0:0] xor_ln1651_73_fu_3781_p2;
wire   [7:0] select_ln65_73_fu_3787_p3;
wire   [9:0] shl_ln841_16_fu_3794_p3;
wire   [0:0] xor_ln1651_74_fu_3806_p2;
wire   [7:0] select_ln65_74_fu_3811_p3;
wire   [0:0] icmp_ln1651_76_fu_3817_p2;
wire   [0:0] xor_ln1651_76_fu_3822_p2;
wire   [7:0] select_ln65_76_fu_3828_p3;
wire   [9:0] shl_ln841_17_fu_3835_p3;
wire   [0:0] xor_ln1651_77_fu_3847_p2;
wire   [7:0] select_ln65_77_fu_3852_p3;
wire   [0:0] icmp_ln1651_79_fu_3858_p2;
wire   [0:0] xor_ln1651_79_fu_3863_p2;
wire   [7:0] select_ln65_79_fu_3869_p3;
wire   [15:0] zext_ln837_18_fu_3843_p1;
wire   [15:0] zext_ln837_17_fu_3802_p1;
wire   [15:0] zext_ln837_16_fu_3761_p1;
wire   [15:0] zext_ln837_15_fu_3720_p1;
wire   [15:0] zext_ln837_14_fu_3679_p1;
wire   [15:0] zext_ln837_13_fu_3638_p1;
wire   [15:0] zext_ln837_12_fu_3597_p1;
wire   [15:0] zext_ln837_11_fu_3556_p1;
wire   [15:0] zext_ln837_10_fu_3515_p1;
wire   [15:0] zext_ln837_9_fu_3474_p1;
wire   [15:0] zext_ln837_8_fu_3433_p1;
wire   [15:0] zext_ln837_7_fu_3392_p1;
wire   [15:0] zext_ln837_6_fu_3351_p1;
wire   [15:0] zext_ln837_5_fu_3310_p1;
wire   [15:0] zext_ln837_4_fu_3269_p1;
wire   [15:0] zext_ln837_3_fu_3228_p1;
wire   [15:0] zext_ln837_2_fu_3187_p1;
wire   [15:0] zext_ln837_1_fu_3146_p1;
wire   [15:0] zext_ln837_fu_3105_p1;
wire   [15:0] zext_ln48_3_fu_3064_p1;
wire   [15:0] zext_ln48_2_fu_3023_p1;
wire   [15:0] zext_ln48_1_fu_2982_p1;
wire   [15:0] zext_ln48_fu_2941_p1;
wire   [377:0] or_ln72_s_fu_3876_p26;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_600;
reg    ap_condition_598;
reg    ap_condition_785;
reg    ap_condition_624;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap = 6'd0;
end

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0),
    .d0(trunc_ln115_fu_507_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq #(
    .DataWidth( 6 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(2'd3),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0)
);

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((1'b1 == ap_condition_600)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_363 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_363 <= ap_phi_reg_pp0_iter0_storemerge_reg_363;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_598)) begin
        if ((icmp_ln109_fu_382_p2 == 1'd0)) begin
            indvar_flatten_fu_346 <= add_ln109_fu_388_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_346 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_785)) begin
        if ((icmp_ln76_fu_430_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln76_fu_430_p2 == 1'd0)) begin
            pX <= add_ln76_fu_424_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_624)) begin
        if ((icmp_ln80_fu_484_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln80_fu_484_p2 == 1'd0)) begin
            pY <= add_ln80_fu_478_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_785)) begin
        if ((icmp_ln76_fu_430_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln76_fu_430_p2 == 1'd0)) begin
            sX <= add_ln91_fu_450_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_3946 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_1_reg_3968 <= and_ln55_1_fu_1475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_3942 <= icmp_ln109_fu_382_p2;
        icmp_ln55_reg_3946_pp0_iter1_reg <= icmp_ln55_reg_3946;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_1_fu_1475_p2) & (icmp_ln55_reg_3946 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_11_reg_4003 <= icmp_ln1651_11_fu_1571_p2;
        icmp_ln1651_14_reg_4024 <= icmp_ln1651_14_fu_1629_p2;
        icmp_ln1651_17_reg_4045 <= icmp_ln1651_17_fu_1687_p2;
        icmp_ln1651_20_reg_4066 <= icmp_ln1651_20_fu_1745_p2;
        icmp_ln1651_23_reg_4087 <= icmp_ln1651_23_fu_1803_p2;
        icmp_ln1651_26_reg_4108 <= icmp_ln1651_26_fu_1861_p2;
        icmp_ln1651_29_reg_4129 <= icmp_ln1651_29_fu_1919_p2;
        icmp_ln1651_32_reg_4150 <= icmp_ln1651_32_fu_1977_p2;
        icmp_ln1651_35_reg_4171 <= icmp_ln1651_35_fu_2035_p2;
        icmp_ln1651_38_reg_4192 <= icmp_ln1651_38_fu_2093_p2;
        icmp_ln1651_41_reg_4213 <= icmp_ln1651_41_fu_2151_p2;
        icmp_ln1651_44_reg_4234 <= icmp_ln1651_44_fu_2209_p2;
        icmp_ln1651_47_reg_4255 <= icmp_ln1651_47_fu_2267_p2;
        icmp_ln1651_50_reg_4276 <= icmp_ln1651_50_fu_2325_p2;
        icmp_ln1651_53_reg_4297 <= icmp_ln1651_53_fu_2383_p2;
        icmp_ln1651_56_reg_4318 <= icmp_ln1651_56_fu_2441_p2;
        icmp_ln1651_59_reg_4339 <= icmp_ln1651_59_fu_2499_p2;
        icmp_ln1651_62_reg_4360 <= icmp_ln1651_62_fu_2557_p2;
        icmp_ln1651_65_reg_4381 <= icmp_ln1651_65_fu_2615_p2;
        icmp_ln1651_68_reg_4402 <= icmp_ln1651_68_fu_2673_p2;
        icmp_ln1651_71_reg_4423 <= icmp_ln1651_71_fu_2731_p2;
        icmp_ln1651_74_reg_4444 <= icmp_ln1651_74_fu_2789_p2;
        icmp_ln1651_77_reg_4465 <= icmp_ln1651_77_fu_2847_p2;
        icmp_ln1651_reg_3982 <= icmp_ln1651_fu_1513_p2;
        pool_window_V_12_reg_4035[7 : 2] <= pool_window_V_12_fu_1655_p3[7 : 2];
        pool_window_V_13_reg_4040[7 : 2] <= pool_window_V_13_fu_1663_p3[7 : 2];
        pool_window_V_16_reg_4056[7 : 2] <= pool_window_V_16_fu_1713_p3[7 : 2];
        pool_window_V_17_reg_4061[7 : 2] <= pool_window_V_17_fu_1721_p3[7 : 2];
        pool_window_V_1_reg_3977[7 : 2] <= pool_window_V_1_fu_1489_p3[7 : 2];
        pool_window_V_20_reg_4077[7 : 2] <= pool_window_V_20_fu_1771_p3[7 : 2];
        pool_window_V_21_reg_4082[7 : 2] <= pool_window_V_21_fu_1779_p3[7 : 2];
        pool_window_V_24_reg_4098[7 : 2] <= pool_window_V_24_fu_1829_p3[7 : 2];
        pool_window_V_25_reg_4103[7 : 2] <= pool_window_V_25_fu_1837_p3[7 : 2];
        pool_window_V_28_reg_4119[7 : 2] <= pool_window_V_28_fu_1887_p3[7 : 2];
        pool_window_V_29_reg_4124[7 : 2] <= pool_window_V_29_fu_1895_p3[7 : 2];
        pool_window_V_32_reg_4140[7 : 2] <= pool_window_V_32_fu_1945_p3[7 : 2];
        pool_window_V_33_reg_4145[7 : 2] <= pool_window_V_33_fu_1953_p3[7 : 2];
        pool_window_V_36_reg_4161[7 : 2] <= pool_window_V_36_fu_2003_p3[7 : 2];
        pool_window_V_37_reg_4166[7 : 2] <= pool_window_V_37_fu_2011_p3[7 : 2];
        pool_window_V_40_reg_4182[7 : 2] <= pool_window_V_40_fu_2061_p3[7 : 2];
        pool_window_V_41_reg_4187[7 : 2] <= pool_window_V_41_fu_2069_p3[7 : 2];
        pool_window_V_44_reg_4203[7 : 2] <= pool_window_V_44_fu_2119_p3[7 : 2];
        pool_window_V_45_reg_4208[7 : 2] <= pool_window_V_45_fu_2127_p3[7 : 2];
        pool_window_V_48_reg_4224[7 : 2] <= pool_window_V_48_fu_2177_p3[7 : 2];
        pool_window_V_49_reg_4229[7 : 2] <= pool_window_V_49_fu_2185_p3[7 : 2];
        pool_window_V_4_reg_3993[7 : 2] <= pool_window_V_4_fu_1539_p3[7 : 2];
        pool_window_V_52_reg_4245[7 : 2] <= pool_window_V_52_fu_2235_p3[7 : 2];
        pool_window_V_53_reg_4250[7 : 2] <= pool_window_V_53_fu_2243_p3[7 : 2];
        pool_window_V_56_reg_4266[7 : 2] <= pool_window_V_56_fu_2293_p3[7 : 2];
        pool_window_V_57_reg_4271[7 : 2] <= pool_window_V_57_fu_2301_p3[7 : 2];
        pool_window_V_5_reg_3998[7 : 2] <= pool_window_V_5_fu_1547_p3[7 : 2];
        pool_window_V_60_reg_4287[7 : 2] <= pool_window_V_60_fu_2351_p3[7 : 2];
        pool_window_V_61_reg_4292[7 : 2] <= pool_window_V_61_fu_2359_p3[7 : 2];
        pool_window_V_64_reg_4308[7 : 2] <= pool_window_V_64_fu_2409_p3[7 : 2];
        pool_window_V_65_reg_4313[7 : 2] <= pool_window_V_65_fu_2417_p3[7 : 2];
        pool_window_V_68_reg_4329[7 : 2] <= pool_window_V_68_fu_2467_p3[7 : 2];
        pool_window_V_69_reg_4334[7 : 2] <= pool_window_V_69_fu_2475_p3[7 : 2];
        pool_window_V_72_reg_4350[7 : 2] <= pool_window_V_72_fu_2525_p3[7 : 2];
        pool_window_V_73_reg_4355[7 : 2] <= pool_window_V_73_fu_2533_p3[7 : 2];
        pool_window_V_76_reg_4371[7 : 2] <= pool_window_V_76_fu_2583_p3[7 : 2];
        pool_window_V_77_reg_4376[7 : 2] <= pool_window_V_77_fu_2591_p3[7 : 2];
        pool_window_V_80_reg_4392[7 : 2] <= pool_window_V_80_fu_2641_p3[7 : 2];
        pool_window_V_81_reg_4397[7 : 2] <= pool_window_V_81_fu_2649_p3[7 : 2];
        pool_window_V_84_reg_4413[7 : 2] <= pool_window_V_84_fu_2699_p3[7 : 2];
        pool_window_V_85_reg_4418[7 : 2] <= pool_window_V_85_fu_2707_p3[7 : 2];
        pool_window_V_88_reg_4434[7 : 2] <= pool_window_V_88_fu_2757_p3[7 : 2];
        pool_window_V_89_reg_4439[7 : 2] <= pool_window_V_89_fu_2765_p3[7 : 2];
        pool_window_V_8_reg_4014[7 : 2] <= pool_window_V_8_fu_1597_p3[7 : 2];
        pool_window_V_92_reg_4455[7 : 2] <= pool_window_V_92_fu_2815_p3[7 : 2];
        pool_window_V_93_reg_4460[7 : 2] <= pool_window_V_93_fu_2823_p3[7 : 2];
        pool_window_V_9_reg_4019[7 : 2] <= pool_window_V_9_fu_1605_p3[7 : 2];
        pool_window_V_reg_3972[7 : 2] <= pool_window_V_fu_1481_p3[7 : 2];
        select_ln65_12_reg_4008[7 : 2] <= select_ln65_12_fu_1589_p3[7 : 2];
        select_ln65_15_reg_4029[7 : 2] <= select_ln65_15_fu_1647_p3[7 : 2];
        select_ln65_18_reg_4050[7 : 2] <= select_ln65_18_fu_1705_p3[7 : 2];
        select_ln65_21_reg_4071[7 : 2] <= select_ln65_21_fu_1763_p3[7 : 2];
        select_ln65_24_reg_4092[7 : 2] <= select_ln65_24_fu_1821_p3[7 : 2];
        select_ln65_27_reg_4113[7 : 2] <= select_ln65_27_fu_1879_p3[7 : 2];
        select_ln65_30_reg_4134[7 : 2] <= select_ln65_30_fu_1937_p3[7 : 2];
        select_ln65_33_reg_4155[7 : 2] <= select_ln65_33_fu_1995_p3[7 : 2];
        select_ln65_36_reg_4176[7 : 2] <= select_ln65_36_fu_2053_p3[7 : 2];
        select_ln65_39_reg_4197[7 : 2] <= select_ln65_39_fu_2111_p3[7 : 2];
        select_ln65_42_reg_4218[7 : 2] <= select_ln65_42_fu_2169_p3[7 : 2];
        select_ln65_45_reg_4239[7 : 2] <= select_ln65_45_fu_2227_p3[7 : 2];
        select_ln65_48_reg_4260[7 : 2] <= select_ln65_48_fu_2285_p3[7 : 2];
        select_ln65_51_reg_4281[7 : 2] <= select_ln65_51_fu_2343_p3[7 : 2];
        select_ln65_54_reg_4302[7 : 2] <= select_ln65_54_fu_2401_p3[7 : 2];
        select_ln65_57_reg_4323[7 : 2] <= select_ln65_57_fu_2459_p3[7 : 2];
        select_ln65_60_reg_4344[7 : 2] <= select_ln65_60_fu_2517_p3[7 : 2];
        select_ln65_63_reg_4365[7 : 2] <= select_ln65_63_fu_2575_p3[7 : 2];
        select_ln65_66_reg_4386[7 : 2] <= select_ln65_66_fu_2633_p3[7 : 2];
        select_ln65_69_reg_4407[7 : 2] <= select_ln65_69_fu_2691_p3[7 : 2];
        select_ln65_72_reg_4428[7 : 2] <= select_ln65_72_fu_2749_p3[7 : 2];
        select_ln65_75_reg_4449[7 : 2] <= select_ln65_75_fu_2807_p3[7 : 2];
        select_ln65_78_reg_4470[7 : 2] <= select_ln65_78_fu_2865_p3[7 : 2];
        select_ln65_9_reg_3987[7 : 2] <= select_ln65_9_fu_1531_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_2_reg_3950 <= icmp_ln55_2_fu_412_p2;
        icmp_ln55_3_reg_3955 <= icmp_ln55_3_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_3946 <= icmp_ln55_fu_398_p2;
        icmp_ln76_reg_3960 <= icmp_ln76_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_430_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_3964 <= icmp_ln80_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= {{layer12_out_dout[143:138]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= {{layer12_out_dout[137:132]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= {{layer12_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= {{layer12_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= {{layer12_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= {{layer12_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= {{layer12_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= {{layer12_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= {{layer12_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= {{layer12_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= {{layer12_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= {{layer12_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= {{layer12_out_dout[131:126]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= {{layer12_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= {{layer12_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= {{layer12_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= trunc_ln115_fu_507_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= {{layer12_out_dout[125:120]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= {{layer12_out_dout[119:114]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= {{layer12_out_dout[113:108]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= {{layer12_out_dout[107:102]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= {{layer12_out_dout[101:96]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= {{layer12_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= {{layer12_out_dout[89:84]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_reg_3960 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_mux_storemerge_phi_fu_367_p4;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_382_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_3964 == 1'd0) & (icmp_ln76_reg_3960 == 1'd1) & (icmp_ln109_reg_3942 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_367_p4 = add_ln86_fu_2891_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_367_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_363;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_blk_n = layer12_out_empty_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer12_out_read = 1'b1;
    end else begin
        layer12_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op563_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op563_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_write = 1'b1;
    end else begin
        layer13_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_388_p2 = (ap_sig_allocacmp_indvar_flatten_load + 5'd1);

assign add_ln76_fu_424_p2 = (pX + 32'd1);

assign add_ln80_fu_478_p2 = (pY + 32'd1);

assign add_ln86_fu_2891_p2 = (sY + select_ln86_fu_2883_p3);

assign add_ln91_fu_450_p2 = (sX + select_ln91_fu_442_p3);

assign and_ln55_1_fu_1475_p2 = (icmp_ln55_1_fu_1465_p2 & and_ln55_fu_1471_p2);

assign and_ln55_fu_1471_p2 = (icmp_ln55_3_reg_3955 & icmp_ln55_2_reg_3950);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op563_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op563_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op563_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer12_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer12_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op563_write_state3 == 1'b1) & (layer13_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_598 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_600 = ((icmp_ln109_fu_382_p2 == 1'd0) & (icmp_ln80_fu_484_p2 == 1'd1) & (icmp_ln76_fu_430_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_624 = ((icmp_ln109_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_430_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_785 = ((icmp_ln109_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_363 = 'bx;

always @ (*) begin
    ap_predicate_op563_write_state3 = ((1'd1 == and_ln55_1_reg_3968) & (icmp_ln55_reg_3946_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_382_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln1651_10_fu_2915_p2 = ((select_ln65_fu_2909_p3 < select_ln65_9_reg_3987) ? 1'b1 : 1'b0);

assign icmp_ln1651_11_fu_1571_p2 = ((pool_window_V_4_fu_1539_p3 < pool_window_V_5_fu_1547_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_12_fu_1577_p2 = ((pool_window_V_6_fu_1555_p3 < pool_window_V_7_fu_1563_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_13_fu_2956_p2 = ((select_ln65_11_fu_2950_p3 < select_ln65_12_reg_4008) ? 1'b1 : 1'b0);

assign icmp_ln1651_14_fu_1629_p2 = ((pool_window_V_8_fu_1597_p3 < pool_window_V_9_fu_1605_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_15_fu_1635_p2 = ((pool_window_V_10_fu_1613_p3 < pool_window_V_11_fu_1621_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_16_fu_2997_p2 = ((select_ln65_14_fu_2991_p3 < select_ln65_15_reg_4029) ? 1'b1 : 1'b0);

assign icmp_ln1651_17_fu_1687_p2 = ((pool_window_V_12_fu_1655_p3 < pool_window_V_13_fu_1663_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_18_fu_1693_p2 = ((pool_window_V_14_fu_1671_p3 < pool_window_V_15_fu_1679_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_19_fu_3038_p2 = ((select_ln65_17_fu_3032_p3 < select_ln65_18_reg_4050) ? 1'b1 : 1'b0);

assign icmp_ln1651_20_fu_1745_p2 = ((pool_window_V_16_fu_1713_p3 < pool_window_V_17_fu_1721_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_21_fu_1751_p2 = ((pool_window_V_18_fu_1729_p3 < pool_window_V_19_fu_1737_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_22_fu_3079_p2 = ((select_ln65_20_fu_3073_p3 < select_ln65_21_reg_4071) ? 1'b1 : 1'b0);

assign icmp_ln1651_23_fu_1803_p2 = ((pool_window_V_20_fu_1771_p3 < pool_window_V_21_fu_1779_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_24_fu_1809_p2 = ((pool_window_V_22_fu_1787_p3 < pool_window_V_23_fu_1795_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_25_fu_3120_p2 = ((select_ln65_23_fu_3114_p3 < select_ln65_24_reg_4092) ? 1'b1 : 1'b0);

assign icmp_ln1651_26_fu_1861_p2 = ((pool_window_V_24_fu_1829_p3 < pool_window_V_25_fu_1837_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_27_fu_1867_p2 = ((pool_window_V_26_fu_1845_p3 < pool_window_V_27_fu_1853_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_28_fu_3161_p2 = ((select_ln65_26_fu_3155_p3 < select_ln65_27_reg_4113) ? 1'b1 : 1'b0);

assign icmp_ln1651_29_fu_1919_p2 = ((pool_window_V_28_fu_1887_p3 < pool_window_V_29_fu_1895_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_30_fu_1925_p2 = ((pool_window_V_30_fu_1903_p3 < pool_window_V_31_fu_1911_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_31_fu_3202_p2 = ((select_ln65_29_fu_3196_p3 < select_ln65_30_reg_4134) ? 1'b1 : 1'b0);

assign icmp_ln1651_32_fu_1977_p2 = ((pool_window_V_32_fu_1945_p3 < pool_window_V_33_fu_1953_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_33_fu_1983_p2 = ((pool_window_V_34_fu_1961_p3 < pool_window_V_35_fu_1969_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_34_fu_3243_p2 = ((select_ln65_32_fu_3237_p3 < select_ln65_33_reg_4155) ? 1'b1 : 1'b0);

assign icmp_ln1651_35_fu_2035_p2 = ((pool_window_V_36_fu_2003_p3 < pool_window_V_37_fu_2011_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_36_fu_2041_p2 = ((pool_window_V_38_fu_2019_p3 < pool_window_V_39_fu_2027_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_37_fu_3284_p2 = ((select_ln65_35_fu_3278_p3 < select_ln65_36_reg_4176) ? 1'b1 : 1'b0);

assign icmp_ln1651_38_fu_2093_p2 = ((pool_window_V_40_fu_2061_p3 < pool_window_V_41_fu_2069_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_39_fu_2099_p2 = ((pool_window_V_42_fu_2077_p3 < pool_window_V_43_fu_2085_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_40_fu_3325_p2 = ((select_ln65_38_fu_3319_p3 < select_ln65_39_reg_4197) ? 1'b1 : 1'b0);

assign icmp_ln1651_41_fu_2151_p2 = ((pool_window_V_44_fu_2119_p3 < pool_window_V_45_fu_2127_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_42_fu_2157_p2 = ((pool_window_V_46_fu_2135_p3 < pool_window_V_47_fu_2143_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_43_fu_3366_p2 = ((select_ln65_41_fu_3360_p3 < select_ln65_42_reg_4218) ? 1'b1 : 1'b0);

assign icmp_ln1651_44_fu_2209_p2 = ((pool_window_V_48_fu_2177_p3 < pool_window_V_49_fu_2185_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_45_fu_2215_p2 = ((pool_window_V_50_fu_2193_p3 < pool_window_V_51_fu_2201_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_46_fu_3407_p2 = ((select_ln65_44_fu_3401_p3 < select_ln65_45_reg_4239) ? 1'b1 : 1'b0);

assign icmp_ln1651_47_fu_2267_p2 = ((pool_window_V_52_fu_2235_p3 < pool_window_V_53_fu_2243_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_48_fu_2273_p2 = ((pool_window_V_54_fu_2251_p3 < pool_window_V_55_fu_2259_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_49_fu_3448_p2 = ((select_ln65_47_fu_3442_p3 < select_ln65_48_reg_4260) ? 1'b1 : 1'b0);

assign icmp_ln1651_50_fu_2325_p2 = ((pool_window_V_56_fu_2293_p3 < pool_window_V_57_fu_2301_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_51_fu_2331_p2 = ((pool_window_V_58_fu_2309_p3 < pool_window_V_59_fu_2317_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_52_fu_3489_p2 = ((select_ln65_50_fu_3483_p3 < select_ln65_51_reg_4281) ? 1'b1 : 1'b0);

assign icmp_ln1651_53_fu_2383_p2 = ((pool_window_V_60_fu_2351_p3 < pool_window_V_61_fu_2359_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_54_fu_2389_p2 = ((pool_window_V_62_fu_2367_p3 < pool_window_V_63_fu_2375_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_55_fu_3530_p2 = ((select_ln65_53_fu_3524_p3 < select_ln65_54_reg_4302) ? 1'b1 : 1'b0);

assign icmp_ln1651_56_fu_2441_p2 = ((pool_window_V_64_fu_2409_p3 < pool_window_V_65_fu_2417_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_57_fu_2447_p2 = ((pool_window_V_66_fu_2425_p3 < pool_window_V_67_fu_2433_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_58_fu_3571_p2 = ((select_ln65_56_fu_3565_p3 < select_ln65_57_reg_4323) ? 1'b1 : 1'b0);

assign icmp_ln1651_59_fu_2499_p2 = ((pool_window_V_68_fu_2467_p3 < pool_window_V_69_fu_2475_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_60_fu_2505_p2 = ((pool_window_V_70_fu_2483_p3 < pool_window_V_71_fu_2491_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_61_fu_3612_p2 = ((select_ln65_59_fu_3606_p3 < select_ln65_60_reg_4344) ? 1'b1 : 1'b0);

assign icmp_ln1651_62_fu_2557_p2 = ((pool_window_V_72_fu_2525_p3 < pool_window_V_73_fu_2533_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_63_fu_2563_p2 = ((pool_window_V_74_fu_2541_p3 < pool_window_V_75_fu_2549_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_64_fu_3653_p2 = ((select_ln65_62_fu_3647_p3 < select_ln65_63_reg_4365) ? 1'b1 : 1'b0);

assign icmp_ln1651_65_fu_2615_p2 = ((pool_window_V_76_fu_2583_p3 < pool_window_V_77_fu_2591_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_66_fu_2621_p2 = ((pool_window_V_78_fu_2599_p3 < pool_window_V_79_fu_2607_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_67_fu_3694_p2 = ((select_ln65_65_fu_3688_p3 < select_ln65_66_reg_4386) ? 1'b1 : 1'b0);

assign icmp_ln1651_68_fu_2673_p2 = ((pool_window_V_80_fu_2641_p3 < pool_window_V_81_fu_2649_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_69_fu_2679_p2 = ((pool_window_V_82_fu_2657_p3 < pool_window_V_83_fu_2665_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_70_fu_3735_p2 = ((select_ln65_68_fu_3729_p3 < select_ln65_69_reg_4407) ? 1'b1 : 1'b0);

assign icmp_ln1651_71_fu_2731_p2 = ((pool_window_V_84_fu_2699_p3 < pool_window_V_85_fu_2707_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_72_fu_2737_p2 = ((pool_window_V_86_fu_2715_p3 < pool_window_V_87_fu_2723_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_73_fu_3776_p2 = ((select_ln65_71_fu_3770_p3 < select_ln65_72_reg_4428) ? 1'b1 : 1'b0);

assign icmp_ln1651_74_fu_2789_p2 = ((pool_window_V_88_fu_2757_p3 < pool_window_V_89_fu_2765_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_75_fu_2795_p2 = ((pool_window_V_90_fu_2773_p3 < pool_window_V_91_fu_2781_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_76_fu_3817_p2 = ((select_ln65_74_fu_3811_p3 < select_ln65_75_reg_4449) ? 1'b1 : 1'b0);

assign icmp_ln1651_77_fu_2847_p2 = ((pool_window_V_92_fu_2815_p3 < pool_window_V_93_fu_2823_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_78_fu_2853_p2 = ((pool_window_V_94_fu_2831_p3 < pool_window_V_95_fu_2839_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_79_fu_3858_p2 = ((select_ln65_77_fu_3852_p3 < select_ln65_78_reg_4470) ? 1'b1 : 1'b0);

assign icmp_ln1651_9_fu_1519_p2 = ((pool_window_V_2_fu_1497_p3 < pool_window_V_3_fu_1505_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1513_p2 = ((pool_window_V_fu_1481_p3 < pool_window_V_1_fu_1489_p3) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1465_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_412_p2 = (($signed(pY) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_418_p2 = (($signed(pX) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_398_p2 = ((sX == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_430_p2 = ((add_ln76_fu_424_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_484_p2 = ((add_ln80_fu_478_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_2877_p2 = ((sY == 32'd1) ? 1'b1 : 1'b0);

assign layer13_out_din = or_ln72_s_fu_3876_p26;

assign or_ln72_s_fu_3876_p26 = {{{{{{{{{{{{{{{{{{{{{{{{{select_ln65_79_fu_3869_p3}, {2'd0}}, {zext_ln837_18_fu_3843_p1}}, {zext_ln837_17_fu_3802_p1}}, {zext_ln837_16_fu_3761_p1}}, {zext_ln837_15_fu_3720_p1}}, {zext_ln837_14_fu_3679_p1}}, {zext_ln837_13_fu_3638_p1}}, {zext_ln837_12_fu_3597_p1}}, {zext_ln837_11_fu_3556_p1}}, {zext_ln837_10_fu_3515_p1}}, {zext_ln837_9_fu_3474_p1}}, {zext_ln837_8_fu_3433_p1}}, {zext_ln837_7_fu_3392_p1}}, {zext_ln837_6_fu_3351_p1}}, {zext_ln837_5_fu_3310_p1}}, {zext_ln837_4_fu_3269_p1}}, {zext_ln837_3_fu_3228_p1}}, {zext_ln837_2_fu_3187_p1}}, {zext_ln837_1_fu_3146_p1}}, {zext_ln837_fu_3105_p1}}, {zext_ln48_3_fu_3064_p1}}, {zext_ln48_2_fu_3023_p1}}, {zext_ln48_1_fu_2982_p1}}, {zext_ln48_fu_2941_p1}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_d0 = {{layer12_out_dout[83:78]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_d0 = {{layer12_out_dout[77:72]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_d0 = {{layer12_out_dout[71:66]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_d0 = {{layer12_out_dout[65:60]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_d0 = {{layer12_out_dout[137:132]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_d0 = {{layer12_out_dout[131:126]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_d0 = {{layer12_out_dout[125:120]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_d0 = {{layer12_out_dout[119:114]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_d0 = {{layer12_out_dout[113:108]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_d0 = {{layer12_out_dout[107:102]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_d0 = {{layer12_out_dout[101:96]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_d0 = {{layer12_out_dout[95:90]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_d0 = {{layer12_out_dout[89:84]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_d0 = {{layer12_out_dout[143:138]}};

assign pool_window_V_10_fu_1613_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21}, {2'd0}};

assign pool_window_V_11_fu_1621_p3 = {{trunc_ln115_3_fu_541_p4}, {2'd0}};

assign pool_window_V_12_fu_1655_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44}, {2'd0}};

assign pool_window_V_13_fu_1663_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0}, {2'd0}};

assign pool_window_V_14_fu_1671_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20}, {2'd0}};

assign pool_window_V_15_fu_1679_p3 = {{trunc_ln115_4_fu_551_p4}, {2'd0}};

assign pool_window_V_16_fu_1713_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43}, {2'd0}};

assign pool_window_V_17_fu_1721_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0}, {2'd0}};

assign pool_window_V_18_fu_1729_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19}, {2'd0}};

assign pool_window_V_19_fu_1737_p3 = {{trunc_ln115_5_fu_561_p4}, {2'd0}};

assign pool_window_V_1_fu_1489_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0}, {2'd0}};

assign pool_window_V_20_fu_1771_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42}, {2'd0}};

assign pool_window_V_21_fu_1779_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0}, {2'd0}};

assign pool_window_V_22_fu_1787_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18}, {2'd0}};

assign pool_window_V_23_fu_1795_p3 = {{trunc_ln115_6_fu_571_p4}, {2'd0}};

assign pool_window_V_24_fu_1829_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41}, {2'd0}};

assign pool_window_V_25_fu_1837_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0}, {2'd0}};

assign pool_window_V_26_fu_1845_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17}, {2'd0}};

assign pool_window_V_27_fu_1853_p3 = {{trunc_ln115_7_fu_581_p4}, {2'd0}};

assign pool_window_V_28_fu_1887_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40}, {2'd0}};

assign pool_window_V_29_fu_1895_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0}, {2'd0}};

assign pool_window_V_2_fu_1497_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23}, {2'd0}};

assign pool_window_V_30_fu_1903_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16}, {2'd0}};

assign pool_window_V_31_fu_1911_p3 = {{trunc_ln115_8_fu_591_p4}, {2'd0}};

assign pool_window_V_32_fu_1945_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39}, {2'd0}};

assign pool_window_V_33_fu_1953_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0}, {2'd0}};

assign pool_window_V_34_fu_1961_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15}, {2'd0}};

assign pool_window_V_35_fu_1969_p3 = {{trunc_ln115_9_fu_601_p4}, {2'd0}};

assign pool_window_V_36_fu_2003_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38}, {2'd0}};

assign pool_window_V_37_fu_2011_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0}, {2'd0}};

assign pool_window_V_38_fu_2019_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14}, {2'd0}};

assign pool_window_V_39_fu_2027_p3 = {{trunc_ln115_10_fu_611_p4}, {2'd0}};

assign pool_window_V_3_fu_1505_p3 = {{trunc_ln115_fu_507_p1}, {2'd0}};

assign pool_window_V_40_fu_2061_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37}, {2'd0}};

assign pool_window_V_41_fu_2069_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0}, {2'd0}};

assign pool_window_V_42_fu_2077_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13}, {2'd0}};

assign pool_window_V_43_fu_2085_p3 = {{trunc_ln115_11_fu_621_p4}, {2'd0}};

assign pool_window_V_44_fu_2119_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36}, {2'd0}};

assign pool_window_V_45_fu_2127_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0}, {2'd0}};

assign pool_window_V_46_fu_2135_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12}, {2'd0}};

assign pool_window_V_47_fu_2143_p3 = {{trunc_ln115_12_fu_631_p4}, {2'd0}};

assign pool_window_V_48_fu_2177_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35}, {2'd0}};

assign pool_window_V_49_fu_2185_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0}, {2'd0}};

assign pool_window_V_4_fu_1539_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46}, {2'd0}};

assign pool_window_V_50_fu_2193_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11}, {2'd0}};

assign pool_window_V_51_fu_2201_p3 = {{trunc_ln115_13_fu_641_p4}, {2'd0}};

assign pool_window_V_52_fu_2235_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34}, {2'd0}};

assign pool_window_V_53_fu_2243_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0}, {2'd0}};

assign pool_window_V_54_fu_2251_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10}, {2'd0}};

assign pool_window_V_55_fu_2259_p3 = {{trunc_ln115_14_fu_651_p4}, {2'd0}};

assign pool_window_V_56_fu_2293_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33}, {2'd0}};

assign pool_window_V_57_fu_2301_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0}, {2'd0}};

assign pool_window_V_58_fu_2309_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9}, {2'd0}};

assign pool_window_V_59_fu_2317_p3 = {{trunc_ln115_15_fu_661_p4}, {2'd0}};

assign pool_window_V_5_fu_1547_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0}, {2'd0}};

assign pool_window_V_60_fu_2351_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32}, {2'd0}};

assign pool_window_V_61_fu_2359_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0}, {2'd0}};

assign pool_window_V_62_fu_2367_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8}, {2'd0}};

assign pool_window_V_63_fu_2375_p3 = {{trunc_ln115_16_fu_671_p4}, {2'd0}};

assign pool_window_V_64_fu_2409_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31}, {2'd0}};

assign pool_window_V_65_fu_2417_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0}, {2'd0}};

assign pool_window_V_66_fu_2425_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7}, {2'd0}};

assign pool_window_V_67_fu_2433_p3 = {{trunc_ln115_17_fu_681_p4}, {2'd0}};

assign pool_window_V_68_fu_2467_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30}, {2'd0}};

assign pool_window_V_69_fu_2475_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0}, {2'd0}};

assign pool_window_V_6_fu_1555_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22}, {2'd0}};

assign pool_window_V_70_fu_2483_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6}, {2'd0}};

assign pool_window_V_71_fu_2491_p3 = {{trunc_ln115_18_fu_691_p4}, {2'd0}};

assign pool_window_V_72_fu_2525_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29}, {2'd0}};

assign pool_window_V_73_fu_2533_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0}, {2'd0}};

assign pool_window_V_74_fu_2541_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5}, {2'd0}};

assign pool_window_V_75_fu_2549_p3 = {{trunc_ln115_19_fu_701_p4}, {2'd0}};

assign pool_window_V_76_fu_2583_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28}, {2'd0}};

assign pool_window_V_77_fu_2591_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0}, {2'd0}};

assign pool_window_V_78_fu_2599_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4}, {2'd0}};

assign pool_window_V_79_fu_2607_p3 = {{trunc_ln115_20_fu_711_p4}, {2'd0}};

assign pool_window_V_7_fu_1563_p3 = {{trunc_ln115_2_fu_531_p4}, {2'd0}};

assign pool_window_V_80_fu_2641_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27}, {2'd0}};

assign pool_window_V_81_fu_2649_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0}, {2'd0}};

assign pool_window_V_82_fu_2657_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3}, {2'd0}};

assign pool_window_V_83_fu_2665_p3 = {{trunc_ln115_21_fu_721_p4}, {2'd0}};

assign pool_window_V_84_fu_2699_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26}, {2'd0}};

assign pool_window_V_85_fu_2707_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0}, {2'd0}};

assign pool_window_V_86_fu_2715_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2}, {2'd0}};

assign pool_window_V_87_fu_2723_p3 = {{trunc_ln115_22_fu_731_p4}, {2'd0}};

assign pool_window_V_88_fu_2757_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25}, {2'd0}};

assign pool_window_V_89_fu_2765_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0}, {2'd0}};

assign pool_window_V_8_fu_1597_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45}, {2'd0}};

assign pool_window_V_90_fu_2773_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1}, {2'd0}};

assign pool_window_V_91_fu_2781_p3 = {{trunc_ln115_s_fu_511_p4}, {2'd0}};

assign pool_window_V_92_fu_2815_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24}, {2'd0}};

assign pool_window_V_93_fu_2823_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0}, {2'd0}};

assign pool_window_V_94_fu_2831_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap}, {2'd0}};

assign pool_window_V_95_fu_2839_p3 = {{trunc_ln115_1_fu_521_p4}, {2'd0}};

assign pool_window_V_9_fu_1605_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0}, {2'd0}};

assign pool_window_V_fu_1481_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47}, {2'd0}};

assign res_pack_data_1_fu_2974_p3 = {{select_ln65_13_fu_2967_p3}, {2'd0}};

assign res_pack_data_2_fu_3015_p3 = {{select_ln65_16_fu_3008_p3}, {2'd0}};

assign res_pack_data_3_fu_3056_p3 = {{select_ln65_19_fu_3049_p3}, {2'd0}};

assign res_pack_data_fu_2933_p3 = {{select_ln65_10_fu_2926_p3}, {2'd0}};

assign select_ln65_10_fu_2926_p3 = ((xor_ln1651_10_fu_2920_p2[0:0] == 1'b1) ? select_ln65_fu_2909_p3 : select_ln65_9_reg_3987);

assign select_ln65_11_fu_2950_p3 = ((xor_ln1651_11_fu_2945_p2[0:0] == 1'b1) ? pool_window_V_4_reg_3993 : pool_window_V_5_reg_3998);

assign select_ln65_12_fu_1589_p3 = ((xor_ln1651_12_fu_1583_p2[0:0] == 1'b1) ? pool_window_V_6_fu_1555_p3 : pool_window_V_7_fu_1563_p3);

assign select_ln65_13_fu_2967_p3 = ((xor_ln1651_13_fu_2961_p2[0:0] == 1'b1) ? select_ln65_11_fu_2950_p3 : select_ln65_12_reg_4008);

assign select_ln65_14_fu_2991_p3 = ((xor_ln1651_14_fu_2986_p2[0:0] == 1'b1) ? pool_window_V_8_reg_4014 : pool_window_V_9_reg_4019);

assign select_ln65_15_fu_1647_p3 = ((xor_ln1651_15_fu_1641_p2[0:0] == 1'b1) ? pool_window_V_10_fu_1613_p3 : pool_window_V_11_fu_1621_p3);

assign select_ln65_16_fu_3008_p3 = ((xor_ln1651_16_fu_3002_p2[0:0] == 1'b1) ? select_ln65_14_fu_2991_p3 : select_ln65_15_reg_4029);

assign select_ln65_17_fu_3032_p3 = ((xor_ln1651_17_fu_3027_p2[0:0] == 1'b1) ? pool_window_V_12_reg_4035 : pool_window_V_13_reg_4040);

assign select_ln65_18_fu_1705_p3 = ((xor_ln1651_18_fu_1699_p2[0:0] == 1'b1) ? pool_window_V_14_fu_1671_p3 : pool_window_V_15_fu_1679_p3);

assign select_ln65_19_fu_3049_p3 = ((xor_ln1651_19_fu_3043_p2[0:0] == 1'b1) ? select_ln65_17_fu_3032_p3 : select_ln65_18_reg_4050);

assign select_ln65_20_fu_3073_p3 = ((xor_ln1651_20_fu_3068_p2[0:0] == 1'b1) ? pool_window_V_16_reg_4056 : pool_window_V_17_reg_4061);

assign select_ln65_21_fu_1763_p3 = ((xor_ln1651_21_fu_1757_p2[0:0] == 1'b1) ? pool_window_V_18_fu_1729_p3 : pool_window_V_19_fu_1737_p3);

assign select_ln65_22_fu_3090_p3 = ((xor_ln1651_22_fu_3084_p2[0:0] == 1'b1) ? select_ln65_20_fu_3073_p3 : select_ln65_21_reg_4071);

assign select_ln65_23_fu_3114_p3 = ((xor_ln1651_23_fu_3109_p2[0:0] == 1'b1) ? pool_window_V_20_reg_4077 : pool_window_V_21_reg_4082);

assign select_ln65_24_fu_1821_p3 = ((xor_ln1651_24_fu_1815_p2[0:0] == 1'b1) ? pool_window_V_22_fu_1787_p3 : pool_window_V_23_fu_1795_p3);

assign select_ln65_25_fu_3131_p3 = ((xor_ln1651_25_fu_3125_p2[0:0] == 1'b1) ? select_ln65_23_fu_3114_p3 : select_ln65_24_reg_4092);

assign select_ln65_26_fu_3155_p3 = ((xor_ln1651_26_fu_3150_p2[0:0] == 1'b1) ? pool_window_V_24_reg_4098 : pool_window_V_25_reg_4103);

assign select_ln65_27_fu_1879_p3 = ((xor_ln1651_27_fu_1873_p2[0:0] == 1'b1) ? pool_window_V_26_fu_1845_p3 : pool_window_V_27_fu_1853_p3);

assign select_ln65_28_fu_3172_p3 = ((xor_ln1651_28_fu_3166_p2[0:0] == 1'b1) ? select_ln65_26_fu_3155_p3 : select_ln65_27_reg_4113);

assign select_ln65_29_fu_3196_p3 = ((xor_ln1651_29_fu_3191_p2[0:0] == 1'b1) ? pool_window_V_28_reg_4119 : pool_window_V_29_reg_4124);

assign select_ln65_30_fu_1937_p3 = ((xor_ln1651_30_fu_1931_p2[0:0] == 1'b1) ? pool_window_V_30_fu_1903_p3 : pool_window_V_31_fu_1911_p3);

assign select_ln65_31_fu_3213_p3 = ((xor_ln1651_31_fu_3207_p2[0:0] == 1'b1) ? select_ln65_29_fu_3196_p3 : select_ln65_30_reg_4134);

assign select_ln65_32_fu_3237_p3 = ((xor_ln1651_32_fu_3232_p2[0:0] == 1'b1) ? pool_window_V_32_reg_4140 : pool_window_V_33_reg_4145);

assign select_ln65_33_fu_1995_p3 = ((xor_ln1651_33_fu_1989_p2[0:0] == 1'b1) ? pool_window_V_34_fu_1961_p3 : pool_window_V_35_fu_1969_p3);

assign select_ln65_34_fu_3254_p3 = ((xor_ln1651_34_fu_3248_p2[0:0] == 1'b1) ? select_ln65_32_fu_3237_p3 : select_ln65_33_reg_4155);

assign select_ln65_35_fu_3278_p3 = ((xor_ln1651_35_fu_3273_p2[0:0] == 1'b1) ? pool_window_V_36_reg_4161 : pool_window_V_37_reg_4166);

assign select_ln65_36_fu_2053_p3 = ((xor_ln1651_36_fu_2047_p2[0:0] == 1'b1) ? pool_window_V_38_fu_2019_p3 : pool_window_V_39_fu_2027_p3);

assign select_ln65_37_fu_3295_p3 = ((xor_ln1651_37_fu_3289_p2[0:0] == 1'b1) ? select_ln65_35_fu_3278_p3 : select_ln65_36_reg_4176);

assign select_ln65_38_fu_3319_p3 = ((xor_ln1651_38_fu_3314_p2[0:0] == 1'b1) ? pool_window_V_40_reg_4182 : pool_window_V_41_reg_4187);

assign select_ln65_39_fu_2111_p3 = ((xor_ln1651_39_fu_2105_p2[0:0] == 1'b1) ? pool_window_V_42_fu_2077_p3 : pool_window_V_43_fu_2085_p3);

assign select_ln65_40_fu_3336_p3 = ((xor_ln1651_40_fu_3330_p2[0:0] == 1'b1) ? select_ln65_38_fu_3319_p3 : select_ln65_39_reg_4197);

assign select_ln65_41_fu_3360_p3 = ((xor_ln1651_41_fu_3355_p2[0:0] == 1'b1) ? pool_window_V_44_reg_4203 : pool_window_V_45_reg_4208);

assign select_ln65_42_fu_2169_p3 = ((xor_ln1651_42_fu_2163_p2[0:0] == 1'b1) ? pool_window_V_46_fu_2135_p3 : pool_window_V_47_fu_2143_p3);

assign select_ln65_43_fu_3377_p3 = ((xor_ln1651_43_fu_3371_p2[0:0] == 1'b1) ? select_ln65_41_fu_3360_p3 : select_ln65_42_reg_4218);

assign select_ln65_44_fu_3401_p3 = ((xor_ln1651_44_fu_3396_p2[0:0] == 1'b1) ? pool_window_V_48_reg_4224 : pool_window_V_49_reg_4229);

assign select_ln65_45_fu_2227_p3 = ((xor_ln1651_45_fu_2221_p2[0:0] == 1'b1) ? pool_window_V_50_fu_2193_p3 : pool_window_V_51_fu_2201_p3);

assign select_ln65_46_fu_3418_p3 = ((xor_ln1651_46_fu_3412_p2[0:0] == 1'b1) ? select_ln65_44_fu_3401_p3 : select_ln65_45_reg_4239);

assign select_ln65_47_fu_3442_p3 = ((xor_ln1651_47_fu_3437_p2[0:0] == 1'b1) ? pool_window_V_52_reg_4245 : pool_window_V_53_reg_4250);

assign select_ln65_48_fu_2285_p3 = ((xor_ln1651_48_fu_2279_p2[0:0] == 1'b1) ? pool_window_V_54_fu_2251_p3 : pool_window_V_55_fu_2259_p3);

assign select_ln65_49_fu_3459_p3 = ((xor_ln1651_49_fu_3453_p2[0:0] == 1'b1) ? select_ln65_47_fu_3442_p3 : select_ln65_48_reg_4260);

assign select_ln65_50_fu_3483_p3 = ((xor_ln1651_50_fu_3478_p2[0:0] == 1'b1) ? pool_window_V_56_reg_4266 : pool_window_V_57_reg_4271);

assign select_ln65_51_fu_2343_p3 = ((xor_ln1651_51_fu_2337_p2[0:0] == 1'b1) ? pool_window_V_58_fu_2309_p3 : pool_window_V_59_fu_2317_p3);

assign select_ln65_52_fu_3500_p3 = ((xor_ln1651_52_fu_3494_p2[0:0] == 1'b1) ? select_ln65_50_fu_3483_p3 : select_ln65_51_reg_4281);

assign select_ln65_53_fu_3524_p3 = ((xor_ln1651_53_fu_3519_p2[0:0] == 1'b1) ? pool_window_V_60_reg_4287 : pool_window_V_61_reg_4292);

assign select_ln65_54_fu_2401_p3 = ((xor_ln1651_54_fu_2395_p2[0:0] == 1'b1) ? pool_window_V_62_fu_2367_p3 : pool_window_V_63_fu_2375_p3);

assign select_ln65_55_fu_3541_p3 = ((xor_ln1651_55_fu_3535_p2[0:0] == 1'b1) ? select_ln65_53_fu_3524_p3 : select_ln65_54_reg_4302);

assign select_ln65_56_fu_3565_p3 = ((xor_ln1651_56_fu_3560_p2[0:0] == 1'b1) ? pool_window_V_64_reg_4308 : pool_window_V_65_reg_4313);

assign select_ln65_57_fu_2459_p3 = ((xor_ln1651_57_fu_2453_p2[0:0] == 1'b1) ? pool_window_V_66_fu_2425_p3 : pool_window_V_67_fu_2433_p3);

assign select_ln65_58_fu_3582_p3 = ((xor_ln1651_58_fu_3576_p2[0:0] == 1'b1) ? select_ln65_56_fu_3565_p3 : select_ln65_57_reg_4323);

assign select_ln65_59_fu_3606_p3 = ((xor_ln1651_59_fu_3601_p2[0:0] == 1'b1) ? pool_window_V_68_reg_4329 : pool_window_V_69_reg_4334);

assign select_ln65_60_fu_2517_p3 = ((xor_ln1651_60_fu_2511_p2[0:0] == 1'b1) ? pool_window_V_70_fu_2483_p3 : pool_window_V_71_fu_2491_p3);

assign select_ln65_61_fu_3623_p3 = ((xor_ln1651_61_fu_3617_p2[0:0] == 1'b1) ? select_ln65_59_fu_3606_p3 : select_ln65_60_reg_4344);

assign select_ln65_62_fu_3647_p3 = ((xor_ln1651_62_fu_3642_p2[0:0] == 1'b1) ? pool_window_V_72_reg_4350 : pool_window_V_73_reg_4355);

assign select_ln65_63_fu_2575_p3 = ((xor_ln1651_63_fu_2569_p2[0:0] == 1'b1) ? pool_window_V_74_fu_2541_p3 : pool_window_V_75_fu_2549_p3);

assign select_ln65_64_fu_3664_p3 = ((xor_ln1651_64_fu_3658_p2[0:0] == 1'b1) ? select_ln65_62_fu_3647_p3 : select_ln65_63_reg_4365);

assign select_ln65_65_fu_3688_p3 = ((xor_ln1651_65_fu_3683_p2[0:0] == 1'b1) ? pool_window_V_76_reg_4371 : pool_window_V_77_reg_4376);

assign select_ln65_66_fu_2633_p3 = ((xor_ln1651_66_fu_2627_p2[0:0] == 1'b1) ? pool_window_V_78_fu_2599_p3 : pool_window_V_79_fu_2607_p3);

assign select_ln65_67_fu_3705_p3 = ((xor_ln1651_67_fu_3699_p2[0:0] == 1'b1) ? select_ln65_65_fu_3688_p3 : select_ln65_66_reg_4386);

assign select_ln65_68_fu_3729_p3 = ((xor_ln1651_68_fu_3724_p2[0:0] == 1'b1) ? pool_window_V_80_reg_4392 : pool_window_V_81_reg_4397);

assign select_ln65_69_fu_2691_p3 = ((xor_ln1651_69_fu_2685_p2[0:0] == 1'b1) ? pool_window_V_82_fu_2657_p3 : pool_window_V_83_fu_2665_p3);

assign select_ln65_70_fu_3746_p3 = ((xor_ln1651_70_fu_3740_p2[0:0] == 1'b1) ? select_ln65_68_fu_3729_p3 : select_ln65_69_reg_4407);

assign select_ln65_71_fu_3770_p3 = ((xor_ln1651_71_fu_3765_p2[0:0] == 1'b1) ? pool_window_V_84_reg_4413 : pool_window_V_85_reg_4418);

assign select_ln65_72_fu_2749_p3 = ((xor_ln1651_72_fu_2743_p2[0:0] == 1'b1) ? pool_window_V_86_fu_2715_p3 : pool_window_V_87_fu_2723_p3);

assign select_ln65_73_fu_3787_p3 = ((xor_ln1651_73_fu_3781_p2[0:0] == 1'b1) ? select_ln65_71_fu_3770_p3 : select_ln65_72_reg_4428);

assign select_ln65_74_fu_3811_p3 = ((xor_ln1651_74_fu_3806_p2[0:0] == 1'b1) ? pool_window_V_88_reg_4434 : pool_window_V_89_reg_4439);

assign select_ln65_75_fu_2807_p3 = ((xor_ln1651_75_fu_2801_p2[0:0] == 1'b1) ? pool_window_V_90_fu_2773_p3 : pool_window_V_91_fu_2781_p3);

assign select_ln65_76_fu_3828_p3 = ((xor_ln1651_76_fu_3822_p2[0:0] == 1'b1) ? select_ln65_74_fu_3811_p3 : select_ln65_75_reg_4449);

assign select_ln65_77_fu_3852_p3 = ((xor_ln1651_77_fu_3847_p2[0:0] == 1'b1) ? pool_window_V_92_reg_4455 : pool_window_V_93_reg_4460);

assign select_ln65_78_fu_2865_p3 = ((xor_ln1651_78_fu_2859_p2[0:0] == 1'b1) ? pool_window_V_94_fu_2831_p3 : pool_window_V_95_fu_2839_p3);

assign select_ln65_79_fu_3869_p3 = ((xor_ln1651_79_fu_3863_p2[0:0] == 1'b1) ? select_ln65_77_fu_3852_p3 : select_ln65_78_reg_4470);

assign select_ln65_9_fu_1531_p3 = ((xor_ln1651_9_fu_1525_p2[0:0] == 1'b1) ? pool_window_V_2_fu_1497_p3 : pool_window_V_3_fu_1505_p3);

assign select_ln65_fu_2909_p3 = ((xor_ln1651_fu_2904_p2[0:0] == 1'b1) ? pool_window_V_reg_3972 : pool_window_V_1_reg_3977);

assign select_ln86_fu_2883_p3 = ((icmp_ln86_fu_2877_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_442_p3 = ((icmp_ln55_fu_398_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign shl_ln841_10_fu_3548_p3 = {{select_ln65_55_fu_3541_p3}, {2'd0}};

assign shl_ln841_11_fu_3589_p3 = {{select_ln65_58_fu_3582_p3}, {2'd0}};

assign shl_ln841_12_fu_3630_p3 = {{select_ln65_61_fu_3623_p3}, {2'd0}};

assign shl_ln841_13_fu_3671_p3 = {{select_ln65_64_fu_3664_p3}, {2'd0}};

assign shl_ln841_14_fu_3712_p3 = {{select_ln65_67_fu_3705_p3}, {2'd0}};

assign shl_ln841_15_fu_3753_p3 = {{select_ln65_70_fu_3746_p3}, {2'd0}};

assign shl_ln841_16_fu_3794_p3 = {{select_ln65_73_fu_3787_p3}, {2'd0}};

assign shl_ln841_17_fu_3835_p3 = {{select_ln65_76_fu_3828_p3}, {2'd0}};

assign shl_ln841_1_fu_3138_p3 = {{select_ln65_25_fu_3131_p3}, {2'd0}};

assign shl_ln841_2_fu_3179_p3 = {{select_ln65_28_fu_3172_p3}, {2'd0}};

assign shl_ln841_3_fu_3220_p3 = {{select_ln65_31_fu_3213_p3}, {2'd0}};

assign shl_ln841_4_fu_3261_p3 = {{select_ln65_34_fu_3254_p3}, {2'd0}};

assign shl_ln841_5_fu_3302_p3 = {{select_ln65_37_fu_3295_p3}, {2'd0}};

assign shl_ln841_6_fu_3343_p3 = {{select_ln65_40_fu_3336_p3}, {2'd0}};

assign shl_ln841_7_fu_3384_p3 = {{select_ln65_43_fu_3377_p3}, {2'd0}};

assign shl_ln841_8_fu_3425_p3 = {{select_ln65_46_fu_3418_p3}, {2'd0}};

assign shl_ln841_9_fu_3466_p3 = {{select_ln65_49_fu_3459_p3}, {2'd0}};

assign shl_ln841_s_fu_3507_p3 = {{select_ln65_52_fu_3500_p3}, {2'd0}};

assign shl_ln_fu_3097_p3 = {{select_ln65_22_fu_3090_p3}, {2'd0}};

assign start_out = real_start;

assign trunc_ln115_10_fu_611_p4 = {{layer12_out_dout[59:54]}};

assign trunc_ln115_11_fu_621_p4 = {{layer12_out_dout[65:60]}};

assign trunc_ln115_12_fu_631_p4 = {{layer12_out_dout[71:66]}};

assign trunc_ln115_13_fu_641_p4 = {{layer12_out_dout[77:72]}};

assign trunc_ln115_14_fu_651_p4 = {{layer12_out_dout[83:78]}};

assign trunc_ln115_15_fu_661_p4 = {{layer12_out_dout[89:84]}};

assign trunc_ln115_16_fu_671_p4 = {{layer12_out_dout[95:90]}};

assign trunc_ln115_17_fu_681_p4 = {{layer12_out_dout[101:96]}};

assign trunc_ln115_18_fu_691_p4 = {{layer12_out_dout[107:102]}};

assign trunc_ln115_19_fu_701_p4 = {{layer12_out_dout[113:108]}};

assign trunc_ln115_1_fu_521_p4 = {{layer12_out_dout[143:138]}};

assign trunc_ln115_20_fu_711_p4 = {{layer12_out_dout[119:114]}};

assign trunc_ln115_21_fu_721_p4 = {{layer12_out_dout[125:120]}};

assign trunc_ln115_22_fu_731_p4 = {{layer12_out_dout[131:126]}};

assign trunc_ln115_2_fu_531_p4 = {{layer12_out_dout[11:6]}};

assign trunc_ln115_3_fu_541_p4 = {{layer12_out_dout[17:12]}};

assign trunc_ln115_4_fu_551_p4 = {{layer12_out_dout[23:18]}};

assign trunc_ln115_5_fu_561_p4 = {{layer12_out_dout[29:24]}};

assign trunc_ln115_6_fu_571_p4 = {{layer12_out_dout[35:30]}};

assign trunc_ln115_7_fu_581_p4 = {{layer12_out_dout[41:36]}};

assign trunc_ln115_8_fu_591_p4 = {{layer12_out_dout[47:42]}};

assign trunc_ln115_9_fu_601_p4 = {{layer12_out_dout[53:48]}};

assign trunc_ln115_fu_507_p1 = layer12_out_dout[5:0];

assign trunc_ln115_s_fu_511_p4 = {{layer12_out_dout[137:132]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0 = {{layer12_out_dout[53:48]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0 = {{layer12_out_dout[47:42]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0 = {{layer12_out_dout[41:36]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0 = {{layer12_out_dout[35:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0 = {{layer12_out_dout[29:24]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0 = {{layer12_out_dout[23:18]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0 = {{layer12_out_dout[17:12]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0 = {{layer12_out_dout[11:6]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0 = {{layer12_out_dout[59:54]}};

assign xor_ln1651_10_fu_2920_p2 = (icmp_ln1651_10_fu_2915_p2 ^ 1'd1);

assign xor_ln1651_11_fu_2945_p2 = (icmp_ln1651_11_reg_4003 ^ 1'd1);

assign xor_ln1651_12_fu_1583_p2 = (icmp_ln1651_12_fu_1577_p2 ^ 1'd1);

assign xor_ln1651_13_fu_2961_p2 = (icmp_ln1651_13_fu_2956_p2 ^ 1'd1);

assign xor_ln1651_14_fu_2986_p2 = (icmp_ln1651_14_reg_4024 ^ 1'd1);

assign xor_ln1651_15_fu_1641_p2 = (icmp_ln1651_15_fu_1635_p2 ^ 1'd1);

assign xor_ln1651_16_fu_3002_p2 = (icmp_ln1651_16_fu_2997_p2 ^ 1'd1);

assign xor_ln1651_17_fu_3027_p2 = (icmp_ln1651_17_reg_4045 ^ 1'd1);

assign xor_ln1651_18_fu_1699_p2 = (icmp_ln1651_18_fu_1693_p2 ^ 1'd1);

assign xor_ln1651_19_fu_3043_p2 = (icmp_ln1651_19_fu_3038_p2 ^ 1'd1);

assign xor_ln1651_20_fu_3068_p2 = (icmp_ln1651_20_reg_4066 ^ 1'd1);

assign xor_ln1651_21_fu_1757_p2 = (icmp_ln1651_21_fu_1751_p2 ^ 1'd1);

assign xor_ln1651_22_fu_3084_p2 = (icmp_ln1651_22_fu_3079_p2 ^ 1'd1);

assign xor_ln1651_23_fu_3109_p2 = (icmp_ln1651_23_reg_4087 ^ 1'd1);

assign xor_ln1651_24_fu_1815_p2 = (icmp_ln1651_24_fu_1809_p2 ^ 1'd1);

assign xor_ln1651_25_fu_3125_p2 = (icmp_ln1651_25_fu_3120_p2 ^ 1'd1);

assign xor_ln1651_26_fu_3150_p2 = (icmp_ln1651_26_reg_4108 ^ 1'd1);

assign xor_ln1651_27_fu_1873_p2 = (icmp_ln1651_27_fu_1867_p2 ^ 1'd1);

assign xor_ln1651_28_fu_3166_p2 = (icmp_ln1651_28_fu_3161_p2 ^ 1'd1);

assign xor_ln1651_29_fu_3191_p2 = (icmp_ln1651_29_reg_4129 ^ 1'd1);

assign xor_ln1651_30_fu_1931_p2 = (icmp_ln1651_30_fu_1925_p2 ^ 1'd1);

assign xor_ln1651_31_fu_3207_p2 = (icmp_ln1651_31_fu_3202_p2 ^ 1'd1);

assign xor_ln1651_32_fu_3232_p2 = (icmp_ln1651_32_reg_4150 ^ 1'd1);

assign xor_ln1651_33_fu_1989_p2 = (icmp_ln1651_33_fu_1983_p2 ^ 1'd1);

assign xor_ln1651_34_fu_3248_p2 = (icmp_ln1651_34_fu_3243_p2 ^ 1'd1);

assign xor_ln1651_35_fu_3273_p2 = (icmp_ln1651_35_reg_4171 ^ 1'd1);

assign xor_ln1651_36_fu_2047_p2 = (icmp_ln1651_36_fu_2041_p2 ^ 1'd1);

assign xor_ln1651_37_fu_3289_p2 = (icmp_ln1651_37_fu_3284_p2 ^ 1'd1);

assign xor_ln1651_38_fu_3314_p2 = (icmp_ln1651_38_reg_4192 ^ 1'd1);

assign xor_ln1651_39_fu_2105_p2 = (icmp_ln1651_39_fu_2099_p2 ^ 1'd1);

assign xor_ln1651_40_fu_3330_p2 = (icmp_ln1651_40_fu_3325_p2 ^ 1'd1);

assign xor_ln1651_41_fu_3355_p2 = (icmp_ln1651_41_reg_4213 ^ 1'd1);

assign xor_ln1651_42_fu_2163_p2 = (icmp_ln1651_42_fu_2157_p2 ^ 1'd1);

assign xor_ln1651_43_fu_3371_p2 = (icmp_ln1651_43_fu_3366_p2 ^ 1'd1);

assign xor_ln1651_44_fu_3396_p2 = (icmp_ln1651_44_reg_4234 ^ 1'd1);

assign xor_ln1651_45_fu_2221_p2 = (icmp_ln1651_45_fu_2215_p2 ^ 1'd1);

assign xor_ln1651_46_fu_3412_p2 = (icmp_ln1651_46_fu_3407_p2 ^ 1'd1);

assign xor_ln1651_47_fu_3437_p2 = (icmp_ln1651_47_reg_4255 ^ 1'd1);

assign xor_ln1651_48_fu_2279_p2 = (icmp_ln1651_48_fu_2273_p2 ^ 1'd1);

assign xor_ln1651_49_fu_3453_p2 = (icmp_ln1651_49_fu_3448_p2 ^ 1'd1);

assign xor_ln1651_50_fu_3478_p2 = (icmp_ln1651_50_reg_4276 ^ 1'd1);

assign xor_ln1651_51_fu_2337_p2 = (icmp_ln1651_51_fu_2331_p2 ^ 1'd1);

assign xor_ln1651_52_fu_3494_p2 = (icmp_ln1651_52_fu_3489_p2 ^ 1'd1);

assign xor_ln1651_53_fu_3519_p2 = (icmp_ln1651_53_reg_4297 ^ 1'd1);

assign xor_ln1651_54_fu_2395_p2 = (icmp_ln1651_54_fu_2389_p2 ^ 1'd1);

assign xor_ln1651_55_fu_3535_p2 = (icmp_ln1651_55_fu_3530_p2 ^ 1'd1);

assign xor_ln1651_56_fu_3560_p2 = (icmp_ln1651_56_reg_4318 ^ 1'd1);

assign xor_ln1651_57_fu_2453_p2 = (icmp_ln1651_57_fu_2447_p2 ^ 1'd1);

assign xor_ln1651_58_fu_3576_p2 = (icmp_ln1651_58_fu_3571_p2 ^ 1'd1);

assign xor_ln1651_59_fu_3601_p2 = (icmp_ln1651_59_reg_4339 ^ 1'd1);

assign xor_ln1651_60_fu_2511_p2 = (icmp_ln1651_60_fu_2505_p2 ^ 1'd1);

assign xor_ln1651_61_fu_3617_p2 = (icmp_ln1651_61_fu_3612_p2 ^ 1'd1);

assign xor_ln1651_62_fu_3642_p2 = (icmp_ln1651_62_reg_4360 ^ 1'd1);

assign xor_ln1651_63_fu_2569_p2 = (icmp_ln1651_63_fu_2563_p2 ^ 1'd1);

assign xor_ln1651_64_fu_3658_p2 = (icmp_ln1651_64_fu_3653_p2 ^ 1'd1);

assign xor_ln1651_65_fu_3683_p2 = (icmp_ln1651_65_reg_4381 ^ 1'd1);

assign xor_ln1651_66_fu_2627_p2 = (icmp_ln1651_66_fu_2621_p2 ^ 1'd1);

assign xor_ln1651_67_fu_3699_p2 = (icmp_ln1651_67_fu_3694_p2 ^ 1'd1);

assign xor_ln1651_68_fu_3724_p2 = (icmp_ln1651_68_reg_4402 ^ 1'd1);

assign xor_ln1651_69_fu_2685_p2 = (icmp_ln1651_69_fu_2679_p2 ^ 1'd1);

assign xor_ln1651_70_fu_3740_p2 = (icmp_ln1651_70_fu_3735_p2 ^ 1'd1);

assign xor_ln1651_71_fu_3765_p2 = (icmp_ln1651_71_reg_4423 ^ 1'd1);

assign xor_ln1651_72_fu_2743_p2 = (icmp_ln1651_72_fu_2737_p2 ^ 1'd1);

assign xor_ln1651_73_fu_3781_p2 = (icmp_ln1651_73_fu_3776_p2 ^ 1'd1);

assign xor_ln1651_74_fu_3806_p2 = (icmp_ln1651_74_reg_4444 ^ 1'd1);

assign xor_ln1651_75_fu_2801_p2 = (icmp_ln1651_75_fu_2795_p2 ^ 1'd1);

assign xor_ln1651_76_fu_3822_p2 = (icmp_ln1651_76_fu_3817_p2 ^ 1'd1);

assign xor_ln1651_77_fu_3847_p2 = (icmp_ln1651_77_reg_4465 ^ 1'd1);

assign xor_ln1651_78_fu_2859_p2 = (icmp_ln1651_78_fu_2853_p2 ^ 1'd1);

assign xor_ln1651_79_fu_3863_p2 = (icmp_ln1651_79_fu_3858_p2 ^ 1'd1);

assign xor_ln1651_9_fu_1525_p2 = (icmp_ln1651_9_fu_1519_p2 ^ 1'd1);

assign xor_ln1651_fu_2904_p2 = (icmp_ln1651_reg_3982 ^ 1'd1);

assign zext_ln48_1_fu_2982_p1 = res_pack_data_1_fu_2974_p3;

assign zext_ln48_2_fu_3023_p1 = res_pack_data_2_fu_3015_p3;

assign zext_ln48_3_fu_3064_p1 = res_pack_data_3_fu_3056_p3;

assign zext_ln48_fu_2941_p1 = res_pack_data_fu_2933_p3;

assign zext_ln837_10_fu_3515_p1 = shl_ln841_s_fu_3507_p3;

assign zext_ln837_11_fu_3556_p1 = shl_ln841_10_fu_3548_p3;

assign zext_ln837_12_fu_3597_p1 = shl_ln841_11_fu_3589_p3;

assign zext_ln837_13_fu_3638_p1 = shl_ln841_12_fu_3630_p3;

assign zext_ln837_14_fu_3679_p1 = shl_ln841_13_fu_3671_p3;

assign zext_ln837_15_fu_3720_p1 = shl_ln841_14_fu_3712_p3;

assign zext_ln837_16_fu_3761_p1 = shl_ln841_15_fu_3753_p3;

assign zext_ln837_17_fu_3802_p1 = shl_ln841_16_fu_3794_p3;

assign zext_ln837_18_fu_3843_p1 = shl_ln841_17_fu_3835_p3;

assign zext_ln837_1_fu_3146_p1 = shl_ln841_1_fu_3138_p3;

assign zext_ln837_2_fu_3187_p1 = shl_ln841_2_fu_3179_p3;

assign zext_ln837_3_fu_3228_p1 = shl_ln841_3_fu_3220_p3;

assign zext_ln837_4_fu_3269_p1 = shl_ln841_4_fu_3261_p3;

assign zext_ln837_5_fu_3310_p1 = shl_ln841_5_fu_3302_p3;

assign zext_ln837_6_fu_3351_p1 = shl_ln841_6_fu_3343_p3;

assign zext_ln837_7_fu_3392_p1 = shl_ln841_7_fu_3384_p3;

assign zext_ln837_8_fu_3433_p1 = shl_ln841_8_fu_3425_p3;

assign zext_ln837_9_fu_3474_p1 = shl_ln841_9_fu_3466_p3;

assign zext_ln837_fu_3105_p1 = shl_ln_fu_3097_p3;

always @ (posedge ap_clk) begin
    pool_window_V_reg_3972[1:0] <= 2'b00;
    pool_window_V_1_reg_3977[1:0] <= 2'b00;
    select_ln65_9_reg_3987[1:0] <= 2'b00;
    pool_window_V_4_reg_3993[1:0] <= 2'b00;
    pool_window_V_5_reg_3998[1:0] <= 2'b00;
    select_ln65_12_reg_4008[1:0] <= 2'b00;
    pool_window_V_8_reg_4014[1:0] <= 2'b00;
    pool_window_V_9_reg_4019[1:0] <= 2'b00;
    select_ln65_15_reg_4029[1:0] <= 2'b00;
    pool_window_V_12_reg_4035[1:0] <= 2'b00;
    pool_window_V_13_reg_4040[1:0] <= 2'b00;
    select_ln65_18_reg_4050[1:0] <= 2'b00;
    pool_window_V_16_reg_4056[1:0] <= 2'b00;
    pool_window_V_17_reg_4061[1:0] <= 2'b00;
    select_ln65_21_reg_4071[1:0] <= 2'b00;
    pool_window_V_20_reg_4077[1:0] <= 2'b00;
    pool_window_V_21_reg_4082[1:0] <= 2'b00;
    select_ln65_24_reg_4092[1:0] <= 2'b00;
    pool_window_V_24_reg_4098[1:0] <= 2'b00;
    pool_window_V_25_reg_4103[1:0] <= 2'b00;
    select_ln65_27_reg_4113[1:0] <= 2'b00;
    pool_window_V_28_reg_4119[1:0] <= 2'b00;
    pool_window_V_29_reg_4124[1:0] <= 2'b00;
    select_ln65_30_reg_4134[1:0] <= 2'b00;
    pool_window_V_32_reg_4140[1:0] <= 2'b00;
    pool_window_V_33_reg_4145[1:0] <= 2'b00;
    select_ln65_33_reg_4155[1:0] <= 2'b00;
    pool_window_V_36_reg_4161[1:0] <= 2'b00;
    pool_window_V_37_reg_4166[1:0] <= 2'b00;
    select_ln65_36_reg_4176[1:0] <= 2'b00;
    pool_window_V_40_reg_4182[1:0] <= 2'b00;
    pool_window_V_41_reg_4187[1:0] <= 2'b00;
    select_ln65_39_reg_4197[1:0] <= 2'b00;
    pool_window_V_44_reg_4203[1:0] <= 2'b00;
    pool_window_V_45_reg_4208[1:0] <= 2'b00;
    select_ln65_42_reg_4218[1:0] <= 2'b00;
    pool_window_V_48_reg_4224[1:0] <= 2'b00;
    pool_window_V_49_reg_4229[1:0] <= 2'b00;
    select_ln65_45_reg_4239[1:0] <= 2'b00;
    pool_window_V_52_reg_4245[1:0] <= 2'b00;
    pool_window_V_53_reg_4250[1:0] <= 2'b00;
    select_ln65_48_reg_4260[1:0] <= 2'b00;
    pool_window_V_56_reg_4266[1:0] <= 2'b00;
    pool_window_V_57_reg_4271[1:0] <= 2'b00;
    select_ln65_51_reg_4281[1:0] <= 2'b00;
    pool_window_V_60_reg_4287[1:0] <= 2'b00;
    pool_window_V_61_reg_4292[1:0] <= 2'b00;
    select_ln65_54_reg_4302[1:0] <= 2'b00;
    pool_window_V_64_reg_4308[1:0] <= 2'b00;
    pool_window_V_65_reg_4313[1:0] <= 2'b00;
    select_ln65_57_reg_4323[1:0] <= 2'b00;
    pool_window_V_68_reg_4329[1:0] <= 2'b00;
    pool_window_V_69_reg_4334[1:0] <= 2'b00;
    select_ln65_60_reg_4344[1:0] <= 2'b00;
    pool_window_V_72_reg_4350[1:0] <= 2'b00;
    pool_window_V_73_reg_4355[1:0] <= 2'b00;
    select_ln65_63_reg_4365[1:0] <= 2'b00;
    pool_window_V_76_reg_4371[1:0] <= 2'b00;
    pool_window_V_77_reg_4376[1:0] <= 2'b00;
    select_ln65_66_reg_4386[1:0] <= 2'b00;
    pool_window_V_80_reg_4392[1:0] <= 2'b00;
    pool_window_V_81_reg_4397[1:0] <= 2'b00;
    select_ln65_69_reg_4407[1:0] <= 2'b00;
    pool_window_V_84_reg_4413[1:0] <= 2'b00;
    pool_window_V_85_reg_4418[1:0] <= 2'b00;
    select_ln65_72_reg_4428[1:0] <= 2'b00;
    pool_window_V_88_reg_4434[1:0] <= 2'b00;
    pool_window_V_89_reg_4439[1:0] <= 2'b00;
    select_ln65_75_reg_4449[1:0] <= 2'b00;
    pool_window_V_92_reg_4455[1:0] <= 2'b00;
    pool_window_V_93_reg_4460[1:0] <= 2'b00;
    select_ln65_78_reg_4470[1:0] <= 2'b00;
end

endmodule //alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s
