---
content_type: page
description: The calendar section contains information about sessions, topics and
  key dates along with the session taught by the professor for the course.
learning_resource_types: []
ocw_type: CourseSection
title: Calendar
uid: 7abc1ac6-0cf2-5a5e-d362-e10b0749baeb
---

The calendar below provides information on the course's lecture (L), tutorial (T), and quiz (Q) sessions.

Calendar Legend
---------------

(A): Session taught by Professor Arvind  
(J): Session taught by Dr. Joel Emer

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SESÂ #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}
{{< thopen >}}
KEY DATES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
History of Calculation and Computer Architecture (A)
{{< tdclose >}}
{{< tdopen >}}
Self-assessment test (A)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Influence of Technology and Software on Instruction Sets: Up to the Dawn of IBM 360 (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Complex Instruction Set Evolution in the Sixties: Stack and GPR Architectures (A)
{{< tdclose >}}
{{< tdopen >}}
Self-assessment test due (A)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T1
{{< tdclose >}}
{{< tdopen >}}
Self-assessment Test and ISA
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Microprogramming (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T2
{{< tdclose >}}
{{< tdopen >}}
MIPS ISA, Bus-based Implementation, and Microprogramming
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Simple Instruction Pipelining (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Pipeline Hazards (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T3
{{< tdclose >}}
{{< tdopen >}}
Microprogramming, Pipelining, and Hazards
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Multilevel Memories - Technology (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Cache (Memory) Performance Optimization (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q1
{{< tdclose >}}
{{< tdopen >}}
ISAs, Microprogramming, Simple Pipelining and Hazards
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Virtual Memory Basics (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T4
{{< tdclose >}}
{{< tdopen >}}
Quiz 1, Caches, and Virtual Memory Basics
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Virtual Memory: Part Deux (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Complex Pipelining (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q2
{{< tdclose >}}
{{< tdopen >}}
Caches, Virtual Memory
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Out of Order Execution and Register Renaming (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Branch Prediction and Speculative Execution (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T5
{{< tdclose >}}
{{< tdopen >}}
Quiz 2, Scoreboarding, Register Renaming, and Branch Prediction
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Advanced Superscalar Architectures (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Microprocessor Evolution: 4004 to Pentium 4 (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q3
{{< tdclose >}}
{{< tdopen >}}
Complex Pipelines
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Synchronization and Sequential Consistency (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L17
{{< tdclose >}}
{{< tdopen >}}
Cache Coherence (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L18
{{< tdclose >}}
{{< tdopen >}}
Cache Coherence (Implementation) (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L19
{{< tdclose >}}
{{< tdopen >}}
Snoopy Protocols (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T6
{{< tdclose >}}
{{< tdopen >}}
Sequential Consistency, Synchronization, Cache Coherence Protocols
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L20
{{< tdclose >}}
{{< tdopen >}}
Relaxed Memory Models (A)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q4
{{< tdclose >}}
{{< tdopen >}}
SMPs, CC, Synch, Memory Models
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L21
{{< tdclose >}}
{{< tdopen >}}
VLIW/EPIC: Statically Scheduled ILP (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L22
{{< tdclose >}}
{{< tdopen >}}
Vector Computers (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T7
{{< tdclose >}}
{{< tdopen >}}
Quiz 4 and VLIW
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L23
{{< tdclose >}}
{{< tdopen >}}
Multithreaded Processors (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L24
{{< tdclose >}}
{{< tdopen >}}
Reliable Architectures (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
T8
{{< tdclose >}}
{{< tdopen >}}
Vector Computers, Multithreading and Reliable Architectures
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L25
{{< tdclose >}}
{{< tdopen >}}
Virtual Machines (J)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
Q5
{{< tdclose >}}
{{< tdopen >}}
VLIW/Vector/Threads
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}