// Verilog memory initialization from: build/simple_test.bin
// Generated by bin_to_verilog_mem.py
// Base address: 0x00000000
// Format: assignments

        instruction_memory[  0] = 32'h00001737;
        instruction_memory[  1] = 32'h01e00693;
        instruction_memory[  2] = 32'h00d72023;
        instruction_memory[  3] = 32'h000017b7;
        instruction_memory[  4] = 32'h00f00713;
        instruction_memory[  5] = 32'h00e7a223;
        instruction_memory[  6] = 32'h000016b7;
        instruction_memory[  7] = 32'hdeadc737;
        instruction_memory[  8] = 32'h01400613;
        instruction_memory[  9] = 32'h000017b7;
        instruction_memory[ 10] = 32'h00c6a423;
        instruction_memory[ 11] = 32'heef70713;
        instruction_memory[ 12] = 32'h00e7a623;
        instruction_memory[ 13] = 32'h0000006f;
        // End of program (56 bytes, 14 words)
