

================================================================
== Vivado HLS Report for 'macc_par_convs'
================================================================
* Date:           Mon Oct 16 18:03:42 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        maccell
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  22079899|  22079899|  22079900|  22079900|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  22079898|  22079898|     99459|          -|          -|   222|    no    |
        | + Loop 1.1  |     99456|     99456|        15|         14|          1|  7104|    yes   |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|     27|       -|       -|    -|
|Expression       |        -|      0|       0|    1213|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      -|      36|      40|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     297|    -|
|Register         |        -|      -|     592|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     27|     628|    1550|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |macc_par_convs_CTRL_BUS_s_axi_U  |macc_par_convs_CTRL_BUS_s_axi  |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |Total                            |                               |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |macc_par_convs_mabkb_U1   |macc_par_convs_mabkb  | i0 + i1 * i2 |
    |macc_par_convs_macud_U2   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U3   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U4   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U5   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U6   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U7   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U8   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U9   |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U10  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U11  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U12  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U13  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U14  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U15  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U16  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U17  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U18  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U19  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U20  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U21  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U22  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U23  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U24  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U25  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U26  |macc_par_convs_macud  | i0 + i1 * i2 |
    |macc_par_convs_macud_U27  |macc_par_convs_macud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_1250_p2               |     *    |      0|  0|  40|           8|           8|
    |center_x_fu_792_p2                |     +    |      0|  0|  15|           8|           1|
    |center_y_fu_1124_p2               |     +    |      0|  0|  15|           8|           1|
    |channel_out_1_fu_1214_p2          |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_1104_p2    |     +    |      0|  0|  20|          13|           1|
    |next_mul_fu_780_p2                |     +    |      0|  0|  23|          16|           8|
    |output_coords_fu_1204_p2          |     +    |      0|  0|  28|          21|          21|
    |tmp_14_0_0_1_mid2_v_s_fu_1160_p2  |     +    |      0|  0|  24|          17|           1|
    |tmp_14_0_0_2_mid2_v_s_fu_1220_p2  |     +    |      0|  0|  24|          17|           2|
    |tmp_14_0_1_1_mid2_v_s_fu_1291_p2  |     +    |      0|  0|  24|          17|           1|
    |tmp_14_0_1_2_mid2_v_s_fu_1305_p2  |     +    |      0|  0|  24|          17|           2|
    |tmp_14_0_1_mid2_v_v_fu_1175_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_14_0_2_1_mid2_v_s_fu_1376_p2  |     +    |      0|  0|  24|          17|           1|
    |tmp_14_0_2_2_mid2_v_s_fu_1439_p2  |     +    |      0|  0|  24|          17|           2|
    |tmp_14_0_2_mid2_v_v_fu_1180_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_14_1_0_1_mid2_v_fu_1506_p2    |     +    |      0|  0|  24|          17|           1|
    |tmp_14_1_0_2_mid2_v_fu_1516_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_14_1_1_1_mid2_v_fu_1579_p2    |     +    |      0|  0|  24|          17|           1|
    |tmp_14_1_1_2_mid2_v_fu_1638_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_14_1_1_mid2_v_fu_1190_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_14_1_2_1_mid2_v_fu_1701_p2    |     +    |      0|  0|  24|          17|           1|
    |tmp_14_1_2_2_mid2_v_fu_1711_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_14_1_2_mid2_v_fu_1195_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_14_1_mid2_v_fu_1185_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_14_2_0_1_mid2_v_fu_1783_p2    |     +    |      0|  0|  25|          18|           1|
    |tmp_14_2_0_2_mid2_v_fu_1853_p2    |     +    |      0|  0|  25|          18|           2|
    |tmp_14_2_1_1_mid2_v_fu_1916_p2    |     +    |      0|  0|  25|          18|           1|
    |tmp_14_2_1_2_mid2_v_fu_1926_p2    |     +    |      0|  0|  25|          18|           2|
    |tmp_14_2_1_mid2_v_fu_1794_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_14_2_2_1_mid2_v_fu_1987_p2    |     +    |      0|  0|  25|          18|           1|
    |tmp_14_2_2_2_mid2_v_fu_2044_p2    |     +    |      0|  0|  25|          18|           2|
    |tmp_14_2_2_mid2_v_fu_1799_p2      |     +    |      0|  0|  25|          18|          18|
    |tmp_14_2_mid2_v_fu_1773_p2        |     +    |      0|  0|  25|          18|          18|
    |tmp_14_mid2_v_v_fu_1146_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_8_0_2_fu_870_p2               |     +    |      0|  0|  15|           8|           2|
    |tmp_8_1_1_fu_938_p2               |     +    |      0|  0|  16|           9|           8|
    |tmp_8_1_2_fu_970_p2               |     +    |      0|  0|  16|           9|           8|
    |tmp_8_1_fu_906_p2                 |     +    |      0|  0|  16|           9|           8|
    |tmp_8_2_1_fu_1034_p2              |     +    |      0|  0|  17|          10|           9|
    |tmp_8_2_2_fu_1066_p2              |     +    |      0|  0|  17|          10|           9|
    |tmp_8_2_fu_1002_p2                |     +    |      0|  0|  17|          10|           9|
    |tmp_10_0_1_fu_864_p2              |     -    |      0|  0|  24|          17|          17|
    |tmp_10_0_2_fu_900_p2              |     -    |      0|  0|  24|          17|          17|
    |tmp_10_1_1_fu_964_p2              |     -    |      0|  0|  24|          17|          17|
    |tmp_10_1_2_fu_996_p2              |     -    |      0|  0|  24|          17|          17|
    |tmp_10_1_fu_932_p2                |     -    |      0|  0|  24|          17|          17|
    |tmp_10_2_1_fu_1060_p2             |     -    |      0|  0|  25|          18|          18|
    |tmp_10_2_2_fu_1092_p2             |     -    |      0|  0|  25|          18|          18|
    |tmp_10_2_fu_1028_p2               |     -    |      0|  0|  25|          18|          18|
    |tmp_s_fu_834_p2                   |     -    |      0|  0|  24|          17|          17|
    |exitcond_flatten_fu_1098_p2       |   icmp   |      0|  0|  13|          13|          12|
    |tmp_3_fu_1110_p2                  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_fu_786_p2                     |   icmp   |      0|  0|  11|           8|           7|
    |channel_out_mid2_fu_1116_p3       |  select  |      0|  0|   6|           1|           1|
    |shift_y_cast6_mid2_v_fu_1130_p3   |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   9|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1213|         800|         472|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_V_Addr_A_orig               |  62|         15|   32|        480|
    |A_V_Addr_B_orig               |  59|         14|   32|        448|
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |channel_out_phi_fu_773_p4     |   9|          2|    6|         12|
    |channel_out_reg_769           |   9|          2|    6|         12|
    |indvar_flatten_phi_fu_751_p4  |   9|          2|   13|         26|
    |indvar_flatten_reg_747        |   9|          2|   13|         26|
    |output_x_coords_reg_736       |   9|          2|   16|         32|
    |shift_x_reg_725               |   9|          2|    8|         16|
    |shift_y_phi_fu_762_p4         |   9|          2|    8|         16|
    |shift_y_reg_758               |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 297|         66|  144|       1105|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |B_20_V_load_reg_2834           |   8|   0|    8|          0|
    |B_21_V_load_reg_2849           |   8|   0|    8|          0|
    |B_22_V_load_reg_2854           |   8|   0|    8|          0|
    |B_23_V_load_reg_2859           |   8|   0|    8|          0|
    |B_24_V_load_reg_2864           |   8|   0|    8|          0|
    |B_25_V_load_reg_2869           |   8|   0|    8|          0|
    |B_26_V_load_reg_2874           |   8|   0|    8|          0|
    |ap_CS_fsm                      |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |center_x_reg_2381              |   8|   0|    8|          0|
    |channel_out1_reg_2501          |   6|   0|   64|         58|
    |channel_out_1_reg_2545         |   6|   0|    6|          0|
    |channel_out_reg_769            |   6|   0|    6|          0|
    |exitcond_flatten_reg_2436      |   1|   0|    1|          0|
    |indvar_flatten_next_reg_2440   |  13|   0|   13|          0|
    |indvar_flatten_reg_747         |  13|   0|   13|          0|
    |next_mul_reg_2372              |  16|   0|   16|          0|
    |output_coords_reg_2491         |  21|   0|   21|          0|
    |output_x_coords_cast_reg_2386  |  16|   0|   21|          5|
    |output_x_coords_reg_736        |  16|   0|   16|          0|
    |shift_x_reg_725                |   8|   0|    8|          0|
    |shift_y_cast6_mid2_v_reg_2445  |   8|   0|    8|          0|
    |shift_y_reg_758                |   8|   0|    8|          0|
    |tmp_10_0_1_reg_2396            |  12|   0|   17|          5|
    |tmp_10_0_2_reg_2401            |  12|   0|   17|          5|
    |tmp_10_1_1_reg_2411            |  12|   0|   17|          5|
    |tmp_10_1_2_reg_2416            |  12|   0|   17|          5|
    |tmp_10_1_reg_2406              |  12|   0|   17|          5|
    |tmp_10_2_1_reg_2426            |  13|   0|   18|          5|
    |tmp_10_2_2_reg_2431            |  13|   0|   18|          5|
    |tmp_10_2_reg_2421              |  13|   0|   18|          5|
    |tmp_10_reg_2610                |   8|   0|    8|          0|
    |tmp_12_reg_2635                |   8|   0|    8|          0|
    |tmp_14_0_1_mid2_v_v_reg_2456   |  17|   0|   17|          0|
    |tmp_14_0_2_mid2_v_v_reg_2463   |  17|   0|   17|          0|
    |tmp_14_1_1_mid2_v_reg_2477     |  17|   0|   17|          0|
    |tmp_14_1_2_mid2_v_reg_2484     |  17|   0|   17|          0|
    |tmp_14_1_mid2_v_reg_2470       |  17|   0|   17|          0|
    |tmp_14_2_1_mid2_v_reg_2755     |  18|   0|   18|          0|
    |tmp_14_2_2_mid2_v_reg_2762     |  18|   0|   18|          0|
    |tmp_14_2_mid2_v_reg_2750       |  18|   0|   18|          0|
    |tmp_14_mid2_v_v_reg_2451       |  17|   0|   17|          0|
    |tmp_14_reg_2660                |   8|   0|    8|          0|
    |tmp_16_reg_2685                |   8|   0|    8|          0|
    |tmp_18_reg_2710                |   8|   0|    8|          0|
    |tmp_20_reg_2735                |   8|   0|    8|          0|
    |tmp_22_reg_2779                |   8|   0|    8|          0|
    |tmp_24_reg_2839                |   8|   0|    8|          0|
    |tmp_26_reg_2884                |   8|   0|    8|          0|
    |tmp_28_reg_2899                |   8|   0|    8|          0|
    |tmp_30_reg_2914                |   8|   0|    8|          0|
    |tmp_4_reg_2560                 |   8|   0|    8|          0|
    |tmp_8_reg_2585                 |   8|   0|    8|          0|
    |tmp_s_reg_2391                 |  12|   0|   17|          5|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 592|   0|  700|        108|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_AWADDR   |  in |    4|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_ARADDR   |  in |    4|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | macc_par_convs | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | macc_par_convs | return value |
|interrupt               | out |    1| ap_ctrl_hs | macc_par_convs | return value |
|A_V_Addr_A              | out |   32|    bram    |       A_V      |     array    |
|A_V_EN_A                | out |    1|    bram    |       A_V      |     array    |
|A_V_WEN_A               | out |    1|    bram    |       A_V      |     array    |
|A_V_Din_A               | out |    8|    bram    |       A_V      |     array    |
|A_V_Dout_A              |  in |    8|    bram    |       A_V      |     array    |
|A_V_Clk_A               | out |    1|    bram    |       A_V      |     array    |
|A_V_Rst_A               | out |    1|    bram    |       A_V      |     array    |
|A_V_Addr_B              | out |   32|    bram    |       A_V      |     array    |
|A_V_EN_B                | out |    1|    bram    |       A_V      |     array    |
|A_V_WEN_B               | out |    1|    bram    |       A_V      |     array    |
|A_V_Din_B               | out |    8|    bram    |       A_V      |     array    |
|A_V_Dout_B              |  in |    8|    bram    |       A_V      |     array    |
|A_V_Clk_B               | out |    1|    bram    |       A_V      |     array    |
|A_V_Rst_B               | out |    1|    bram    |       A_V      |     array    |
|B_0_V_Addr_A            | out |   32|    bram    |      B_0_V     |     array    |
|B_0_V_EN_A              | out |    1|    bram    |      B_0_V     |     array    |
|B_0_V_WEN_A             | out |    1|    bram    |      B_0_V     |     array    |
|B_0_V_Din_A             | out |    8|    bram    |      B_0_V     |     array    |
|B_0_V_Dout_A            |  in |    8|    bram    |      B_0_V     |     array    |
|B_0_V_Clk_A             | out |    1|    bram    |      B_0_V     |     array    |
|B_0_V_Rst_A             | out |    1|    bram    |      B_0_V     |     array    |
|B_1_V_Addr_A            | out |   32|    bram    |      B_1_V     |     array    |
|B_1_V_EN_A              | out |    1|    bram    |      B_1_V     |     array    |
|B_1_V_WEN_A             | out |    1|    bram    |      B_1_V     |     array    |
|B_1_V_Din_A             | out |    8|    bram    |      B_1_V     |     array    |
|B_1_V_Dout_A            |  in |    8|    bram    |      B_1_V     |     array    |
|B_1_V_Clk_A             | out |    1|    bram    |      B_1_V     |     array    |
|B_1_V_Rst_A             | out |    1|    bram    |      B_1_V     |     array    |
|B_2_V_Addr_A            | out |   32|    bram    |      B_2_V     |     array    |
|B_2_V_EN_A              | out |    1|    bram    |      B_2_V     |     array    |
|B_2_V_WEN_A             | out |    1|    bram    |      B_2_V     |     array    |
|B_2_V_Din_A             | out |    8|    bram    |      B_2_V     |     array    |
|B_2_V_Dout_A            |  in |    8|    bram    |      B_2_V     |     array    |
|B_2_V_Clk_A             | out |    1|    bram    |      B_2_V     |     array    |
|B_2_V_Rst_A             | out |    1|    bram    |      B_2_V     |     array    |
|B_3_V_Addr_A            | out |   32|    bram    |      B_3_V     |     array    |
|B_3_V_EN_A              | out |    1|    bram    |      B_3_V     |     array    |
|B_3_V_WEN_A             | out |    1|    bram    |      B_3_V     |     array    |
|B_3_V_Din_A             | out |    8|    bram    |      B_3_V     |     array    |
|B_3_V_Dout_A            |  in |    8|    bram    |      B_3_V     |     array    |
|B_3_V_Clk_A             | out |    1|    bram    |      B_3_V     |     array    |
|B_3_V_Rst_A             | out |    1|    bram    |      B_3_V     |     array    |
|B_4_V_Addr_A            | out |   32|    bram    |      B_4_V     |     array    |
|B_4_V_EN_A              | out |    1|    bram    |      B_4_V     |     array    |
|B_4_V_WEN_A             | out |    1|    bram    |      B_4_V     |     array    |
|B_4_V_Din_A             | out |    8|    bram    |      B_4_V     |     array    |
|B_4_V_Dout_A            |  in |    8|    bram    |      B_4_V     |     array    |
|B_4_V_Clk_A             | out |    1|    bram    |      B_4_V     |     array    |
|B_4_V_Rst_A             | out |    1|    bram    |      B_4_V     |     array    |
|B_5_V_Addr_A            | out |   32|    bram    |      B_5_V     |     array    |
|B_5_V_EN_A              | out |    1|    bram    |      B_5_V     |     array    |
|B_5_V_WEN_A             | out |    1|    bram    |      B_5_V     |     array    |
|B_5_V_Din_A             | out |    8|    bram    |      B_5_V     |     array    |
|B_5_V_Dout_A            |  in |    8|    bram    |      B_5_V     |     array    |
|B_5_V_Clk_A             | out |    1|    bram    |      B_5_V     |     array    |
|B_5_V_Rst_A             | out |    1|    bram    |      B_5_V     |     array    |
|B_6_V_Addr_A            | out |   32|    bram    |      B_6_V     |     array    |
|B_6_V_EN_A              | out |    1|    bram    |      B_6_V     |     array    |
|B_6_V_WEN_A             | out |    1|    bram    |      B_6_V     |     array    |
|B_6_V_Din_A             | out |    8|    bram    |      B_6_V     |     array    |
|B_6_V_Dout_A            |  in |    8|    bram    |      B_6_V     |     array    |
|B_6_V_Clk_A             | out |    1|    bram    |      B_6_V     |     array    |
|B_6_V_Rst_A             | out |    1|    bram    |      B_6_V     |     array    |
|B_7_V_Addr_A            | out |   32|    bram    |      B_7_V     |     array    |
|B_7_V_EN_A              | out |    1|    bram    |      B_7_V     |     array    |
|B_7_V_WEN_A             | out |    1|    bram    |      B_7_V     |     array    |
|B_7_V_Din_A             | out |    8|    bram    |      B_7_V     |     array    |
|B_7_V_Dout_A            |  in |    8|    bram    |      B_7_V     |     array    |
|B_7_V_Clk_A             | out |    1|    bram    |      B_7_V     |     array    |
|B_7_V_Rst_A             | out |    1|    bram    |      B_7_V     |     array    |
|B_8_V_Addr_A            | out |   32|    bram    |      B_8_V     |     array    |
|B_8_V_EN_A              | out |    1|    bram    |      B_8_V     |     array    |
|B_8_V_WEN_A             | out |    1|    bram    |      B_8_V     |     array    |
|B_8_V_Din_A             | out |    8|    bram    |      B_8_V     |     array    |
|B_8_V_Dout_A            |  in |    8|    bram    |      B_8_V     |     array    |
|B_8_V_Clk_A             | out |    1|    bram    |      B_8_V     |     array    |
|B_8_V_Rst_A             | out |    1|    bram    |      B_8_V     |     array    |
|B_9_V_Addr_A            | out |   32|    bram    |      B_9_V     |     array    |
|B_9_V_EN_A              | out |    1|    bram    |      B_9_V     |     array    |
|B_9_V_WEN_A             | out |    1|    bram    |      B_9_V     |     array    |
|B_9_V_Din_A             | out |    8|    bram    |      B_9_V     |     array    |
|B_9_V_Dout_A            |  in |    8|    bram    |      B_9_V     |     array    |
|B_9_V_Clk_A             | out |    1|    bram    |      B_9_V     |     array    |
|B_9_V_Rst_A             | out |    1|    bram    |      B_9_V     |     array    |
|B_10_V_Addr_A           | out |   32|    bram    |     B_10_V     |     array    |
|B_10_V_EN_A             | out |    1|    bram    |     B_10_V     |     array    |
|B_10_V_WEN_A            | out |    1|    bram    |     B_10_V     |     array    |
|B_10_V_Din_A            | out |    8|    bram    |     B_10_V     |     array    |
|B_10_V_Dout_A           |  in |    8|    bram    |     B_10_V     |     array    |
|B_10_V_Clk_A            | out |    1|    bram    |     B_10_V     |     array    |
|B_10_V_Rst_A            | out |    1|    bram    |     B_10_V     |     array    |
|B_11_V_Addr_A           | out |   32|    bram    |     B_11_V     |     array    |
|B_11_V_EN_A             | out |    1|    bram    |     B_11_V     |     array    |
|B_11_V_WEN_A            | out |    1|    bram    |     B_11_V     |     array    |
|B_11_V_Din_A            | out |    8|    bram    |     B_11_V     |     array    |
|B_11_V_Dout_A           |  in |    8|    bram    |     B_11_V     |     array    |
|B_11_V_Clk_A            | out |    1|    bram    |     B_11_V     |     array    |
|B_11_V_Rst_A            | out |    1|    bram    |     B_11_V     |     array    |
|B_12_V_Addr_A           | out |   32|    bram    |     B_12_V     |     array    |
|B_12_V_EN_A             | out |    1|    bram    |     B_12_V     |     array    |
|B_12_V_WEN_A            | out |    1|    bram    |     B_12_V     |     array    |
|B_12_V_Din_A            | out |    8|    bram    |     B_12_V     |     array    |
|B_12_V_Dout_A           |  in |    8|    bram    |     B_12_V     |     array    |
|B_12_V_Clk_A            | out |    1|    bram    |     B_12_V     |     array    |
|B_12_V_Rst_A            | out |    1|    bram    |     B_12_V     |     array    |
|B_13_V_Addr_A           | out |   32|    bram    |     B_13_V     |     array    |
|B_13_V_EN_A             | out |    1|    bram    |     B_13_V     |     array    |
|B_13_V_WEN_A            | out |    1|    bram    |     B_13_V     |     array    |
|B_13_V_Din_A            | out |    8|    bram    |     B_13_V     |     array    |
|B_13_V_Dout_A           |  in |    8|    bram    |     B_13_V     |     array    |
|B_13_V_Clk_A            | out |    1|    bram    |     B_13_V     |     array    |
|B_13_V_Rst_A            | out |    1|    bram    |     B_13_V     |     array    |
|B_14_V_Addr_A           | out |   32|    bram    |     B_14_V     |     array    |
|B_14_V_EN_A             | out |    1|    bram    |     B_14_V     |     array    |
|B_14_V_WEN_A            | out |    1|    bram    |     B_14_V     |     array    |
|B_14_V_Din_A            | out |    8|    bram    |     B_14_V     |     array    |
|B_14_V_Dout_A           |  in |    8|    bram    |     B_14_V     |     array    |
|B_14_V_Clk_A            | out |    1|    bram    |     B_14_V     |     array    |
|B_14_V_Rst_A            | out |    1|    bram    |     B_14_V     |     array    |
|B_15_V_Addr_A           | out |   32|    bram    |     B_15_V     |     array    |
|B_15_V_EN_A             | out |    1|    bram    |     B_15_V     |     array    |
|B_15_V_WEN_A            | out |    1|    bram    |     B_15_V     |     array    |
|B_15_V_Din_A            | out |    8|    bram    |     B_15_V     |     array    |
|B_15_V_Dout_A           |  in |    8|    bram    |     B_15_V     |     array    |
|B_15_V_Clk_A            | out |    1|    bram    |     B_15_V     |     array    |
|B_15_V_Rst_A            | out |    1|    bram    |     B_15_V     |     array    |
|B_16_V_Addr_A           | out |   32|    bram    |     B_16_V     |     array    |
|B_16_V_EN_A             | out |    1|    bram    |     B_16_V     |     array    |
|B_16_V_WEN_A            | out |    1|    bram    |     B_16_V     |     array    |
|B_16_V_Din_A            | out |    8|    bram    |     B_16_V     |     array    |
|B_16_V_Dout_A           |  in |    8|    bram    |     B_16_V     |     array    |
|B_16_V_Clk_A            | out |    1|    bram    |     B_16_V     |     array    |
|B_16_V_Rst_A            | out |    1|    bram    |     B_16_V     |     array    |
|B_17_V_Addr_A           | out |   32|    bram    |     B_17_V     |     array    |
|B_17_V_EN_A             | out |    1|    bram    |     B_17_V     |     array    |
|B_17_V_WEN_A            | out |    1|    bram    |     B_17_V     |     array    |
|B_17_V_Din_A            | out |    8|    bram    |     B_17_V     |     array    |
|B_17_V_Dout_A           |  in |    8|    bram    |     B_17_V     |     array    |
|B_17_V_Clk_A            | out |    1|    bram    |     B_17_V     |     array    |
|B_17_V_Rst_A            | out |    1|    bram    |     B_17_V     |     array    |
|B_18_V_Addr_A           | out |   32|    bram    |     B_18_V     |     array    |
|B_18_V_EN_A             | out |    1|    bram    |     B_18_V     |     array    |
|B_18_V_WEN_A            | out |    1|    bram    |     B_18_V     |     array    |
|B_18_V_Din_A            | out |    8|    bram    |     B_18_V     |     array    |
|B_18_V_Dout_A           |  in |    8|    bram    |     B_18_V     |     array    |
|B_18_V_Clk_A            | out |    1|    bram    |     B_18_V     |     array    |
|B_18_V_Rst_A            | out |    1|    bram    |     B_18_V     |     array    |
|B_19_V_Addr_A           | out |   32|    bram    |     B_19_V     |     array    |
|B_19_V_EN_A             | out |    1|    bram    |     B_19_V     |     array    |
|B_19_V_WEN_A            | out |    1|    bram    |     B_19_V     |     array    |
|B_19_V_Din_A            | out |    8|    bram    |     B_19_V     |     array    |
|B_19_V_Dout_A           |  in |    8|    bram    |     B_19_V     |     array    |
|B_19_V_Clk_A            | out |    1|    bram    |     B_19_V     |     array    |
|B_19_V_Rst_A            | out |    1|    bram    |     B_19_V     |     array    |
|B_20_V_Addr_A           | out |   32|    bram    |     B_20_V     |     array    |
|B_20_V_EN_A             | out |    1|    bram    |     B_20_V     |     array    |
|B_20_V_WEN_A            | out |    1|    bram    |     B_20_V     |     array    |
|B_20_V_Din_A            | out |    8|    bram    |     B_20_V     |     array    |
|B_20_V_Dout_A           |  in |    8|    bram    |     B_20_V     |     array    |
|B_20_V_Clk_A            | out |    1|    bram    |     B_20_V     |     array    |
|B_20_V_Rst_A            | out |    1|    bram    |     B_20_V     |     array    |
|B_21_V_Addr_A           | out |   32|    bram    |     B_21_V     |     array    |
|B_21_V_EN_A             | out |    1|    bram    |     B_21_V     |     array    |
|B_21_V_WEN_A            | out |    1|    bram    |     B_21_V     |     array    |
|B_21_V_Din_A            | out |    8|    bram    |     B_21_V     |     array    |
|B_21_V_Dout_A           |  in |    8|    bram    |     B_21_V     |     array    |
|B_21_V_Clk_A            | out |    1|    bram    |     B_21_V     |     array    |
|B_21_V_Rst_A            | out |    1|    bram    |     B_21_V     |     array    |
|B_22_V_Addr_A           | out |   32|    bram    |     B_22_V     |     array    |
|B_22_V_EN_A             | out |    1|    bram    |     B_22_V     |     array    |
|B_22_V_WEN_A            | out |    1|    bram    |     B_22_V     |     array    |
|B_22_V_Din_A            | out |    8|    bram    |     B_22_V     |     array    |
|B_22_V_Dout_A           |  in |    8|    bram    |     B_22_V     |     array    |
|B_22_V_Clk_A            | out |    1|    bram    |     B_22_V     |     array    |
|B_22_V_Rst_A            | out |    1|    bram    |     B_22_V     |     array    |
|B_23_V_Addr_A           | out |   32|    bram    |     B_23_V     |     array    |
|B_23_V_EN_A             | out |    1|    bram    |     B_23_V     |     array    |
|B_23_V_WEN_A            | out |    1|    bram    |     B_23_V     |     array    |
|B_23_V_Din_A            | out |    8|    bram    |     B_23_V     |     array    |
|B_23_V_Dout_A           |  in |    8|    bram    |     B_23_V     |     array    |
|B_23_V_Clk_A            | out |    1|    bram    |     B_23_V     |     array    |
|B_23_V_Rst_A            | out |    1|    bram    |     B_23_V     |     array    |
|B_24_V_Addr_A           | out |   32|    bram    |     B_24_V     |     array    |
|B_24_V_EN_A             | out |    1|    bram    |     B_24_V     |     array    |
|B_24_V_WEN_A            | out |    1|    bram    |     B_24_V     |     array    |
|B_24_V_Din_A            | out |    8|    bram    |     B_24_V     |     array    |
|B_24_V_Dout_A           |  in |    8|    bram    |     B_24_V     |     array    |
|B_24_V_Clk_A            | out |    1|    bram    |     B_24_V     |     array    |
|B_24_V_Rst_A            | out |    1|    bram    |     B_24_V     |     array    |
|B_25_V_Addr_A           | out |   32|    bram    |     B_25_V     |     array    |
|B_25_V_EN_A             | out |    1|    bram    |     B_25_V     |     array    |
|B_25_V_WEN_A            | out |    1|    bram    |     B_25_V     |     array    |
|B_25_V_Din_A            | out |    8|    bram    |     B_25_V     |     array    |
|B_25_V_Dout_A           |  in |    8|    bram    |     B_25_V     |     array    |
|B_25_V_Clk_A            | out |    1|    bram    |     B_25_V     |     array    |
|B_25_V_Rst_A            | out |    1|    bram    |     B_25_V     |     array    |
|B_26_V_Addr_A           | out |   32|    bram    |     B_26_V     |     array    |
|B_26_V_EN_A             | out |    1|    bram    |     B_26_V     |     array    |
|B_26_V_WEN_A            | out |    1|    bram    |     B_26_V     |     array    |
|B_26_V_Din_A            | out |    8|    bram    |     B_26_V     |     array    |
|B_26_V_Dout_A           |  in |    8|    bram    |     B_26_V     |     array    |
|B_26_V_Clk_A            | out |    1|    bram    |     B_26_V     |     array    |
|B_26_V_Rst_A            | out |    1|    bram    |     B_26_V     |     array    |
|C_V_Addr_A              | out |   32|    bram    |       C_V      |     array    |
|C_V_EN_A                | out |    1|    bram    |       C_V      |     array    |
|C_V_WEN_A               | out |    1|    bram    |       C_V      |     array    |
|C_V_Din_A               | out |    8|    bram    |       C_V      |     array    |
|C_V_Dout_A              |  in |    8|    bram    |       C_V      |     array    |
|C_V_Clk_A               | out |    1|    bram    |       C_V      |     array    |
|C_V_Rst_A               | out |    1|    bram    |       C_V      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

