Aneesh Aggarwal , Manoj Franklin, Instruction Replication: Reducing Delays Due to Inter-PE Communication Latency, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.46, September 27-October 01, 2003
Alex Aletà , Josep M. Codina , Jesús Sánchez , Antonio González, Graph-partitioning based instruction scheduling for clustered processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Alex Aletà , Josep M. Codina , F. Jesús Sánchez , Antonio González , David R. Kaeli, Exploiting Pseudo-Schedules to Guide Data Dependence Graph Partitioning, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.281-290, September 22-25, 2002
Alex Aletà , Josep M. Codina , Antonio González , David Kaeli, Instruction Replication for Clustered Microarchitectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.326, December 03-05, 2003
Ayguadé, E., Barrado, C., González, A., Labarta, J., López, D., Moreno, S., Papua, D., Reig, F., Riera, Q., and Valero, M. 1996. Ictineo: A tool for research on ILP. Supercomputing 96.
Preston Briggs , Keith D. Cooper , Linda Torczon, Rematerialization, Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, p.311-321, June 15-19, 1992, San Francisco, California, USA[doi>10.1145/143095.143143]
Chaitin, G. J., Auslander, M. A., Chandra, A. K., Cocke, J., Hopkins, M. E., and Markstein, P. W. 1981. Register allocation via coloring. Comput. Languages (Jan.), 47--57.
Charlesworth, A. 1981. An approach to scientific array processing: The architectural design of the AP120B/FPS-164 family, Computer, 14(9), 18--27.
Josep M. Codina , Josep Llosa , Antonio González, A comparative study of modulo scheduling techniques, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA[doi>10.1145/514191.514208]
Josep M. Codina , Jesús Sánchez , Antonio González, A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.175-184, September 08-12, 2001
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Marcio Merino Fernandes , Josep Llosa , Nigel Topham, Distributed Modulo Scheduling, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.130, January 09-12, 1999
Jose Fridman , Zvi Greenfield, The TigerSHARC DSP Architecture, IEEE Micro, v.20 n.1, p.66-76, January 2000[doi>10.1109/40.820055]
Glaskowsky, P. N. 1998. MAP1000 unfolds at equator. Microprocessor Report, 12, 16 (Dec.).
Hendrickson, B. and Leland, R. 1995. The Chaco User's Guide version 2.0, Tech. rep., SAND95-2344, Sandia National Labs, Albuquerque, NM.
Ho, R., Mai, K., and Horowitz, M. 1995. The future of wires. Proc. IEEE.
Kernighan, B. and Lin, S. 1970. An effective heuristic procedure for partitioning graphs. Bell Syst. Tech. Journal, 291--370.
George Karypis , Vipin Kumar, Analysis of multilevel graph partitioning, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.29-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224229]
Karpis, G. and Kumar, V. 1998. METIS: A Software Package for Partitioning Unstructured Graphs, Partitioning Meshes and Computing Fill-Reducing Orderings of Sparse Matrices. University of Minnesota.
Boontee Kruatrachue , Ted Lewis, Grain Size Determination for Parallel Processing, IEEE Software, v.5 n.1, p.23-32, January 1988[doi>10.1109/52.1991]
Kuras, D., Carr, S., and Sweany, P. 1998. Value cloning for architectures with partitioned register banks. In Workshop on Compiler and Architecture Support for Embedded Systems. 1--5.
Josep Llosa, Swing Modulo Scheduling: A Lifetime-Sensitive Approach, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.80, October 20-23, 1996
Erik Nystrom , Alexandre E. Eichenberger, Effective cluster assignment for modulo scheduling, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.103-114, November 1998, Dallas, Texas, USA
Pechanek, G. G. and Vassiliadis, S. 2000. The ManArray embedded processor architecture. In Proceedings of the 26th Euromicro Conference: Informatics: Inventing the Future, Maastricht, The Netherlands.
Rau, B. R. 1995. Iterative Modulo Scheduling. Tech. Rep., Hewlett-Packard Company.
B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.183-198, December 01-01, 1981, Chatham, Massachusetts, USA
Jesús Sánchez , Antonio González, The Effectiveness of Loop Unrolling for Modulo Scheduling in Clustered VLIW Architectures, Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing, p.555, August 21-24, 2000
Texas Instruments Inc. 1998. TMS320C62x/67x CPU and Instruction Set Reference Guide, 1998.
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Modulo scheduling with integrated register spilling for clustered VLIW architectures, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
