--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3sd3400a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
en          |    2.643(R)|    1.082(R)|clk_BUFGP         |   0.000|
ram_rdata<0>|    2.817(R)|    0.368(R)|clk_BUFGP         |   0.000|
ram_rdata<1>|    2.683(R)|    0.107(R)|clk_BUFGP         |   0.000|
ram_rdata<2>|    3.232(R)|    1.379(R)|clk_BUFGP         |   0.000|
ram_rdata<3>|    2.456(R)|    0.942(R)|clk_BUFGP         |   0.000|
ram_rdata<4>|    2.362(R)|    1.370(R)|clk_BUFGP         |   0.000|
ram_rdata<5>|    3.206(R)|    0.941(R)|clk_BUFGP         |   0.000|
ram_rdata<6>|    3.024(R)|    1.187(R)|clk_BUFGP         |   0.000|
ram_rdata<7>|    3.204(R)|    1.094(R)|clk_BUFGP         |   0.000|
reset       |    2.569(R)|    0.168(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram_raddr<0>|    9.154(R)|clk_BUFGP         |   0.000|
ram_raddr<1>|    8.943(R)|clk_BUFGP         |   0.000|
ram_raddr<2>|    8.722(R)|clk_BUFGP         |   0.000|
ram_raddr<3>|    9.063(R)|clk_BUFGP         |   0.000|
ram_raddr<4>|    8.833(R)|clk_BUFGP         |   0.000|
ram_w       |    7.138(R)|clk_BUFGP         |   0.000|
ram_waddr<0>|    8.840(R)|clk_BUFGP         |   0.000|
ram_waddr<1>|    7.886(R)|clk_BUFGP         |   0.000|
ram_waddr<2>|    8.821(R)|clk_BUFGP         |   0.000|
ram_waddr<3>|    9.095(R)|clk_BUFGP         |   0.000|
ram_waddr<4>|    8.846(R)|clk_BUFGP         |   0.000|
ram_wdata<0>|    8.551(R)|clk_BUFGP         |   0.000|
ram_wdata<1>|    9.208(R)|clk_BUFGP         |   0.000|
ram_wdata<2>|    8.361(R)|clk_BUFGP         |   0.000|
ram_wdata<3>|    8.426(R)|clk_BUFGP         |   0.000|
ram_wdata<4>|    8.510(R)|clk_BUFGP         |   0.000|
ram_wdata<5>|    8.580(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.166|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 30 14:38:20 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4629 MB



