ENODEV,VAR_0
SST_CLKCTL,VAR_1
SST_CLKCTL_DCPLCG,VAR_2
SST_CLKCTL_MASK,VAR_3
SST_CLKCTL_SCOE0,VAR_4
SST_CSR,VAR_5
SST_CSR2,VAR_6
SST_CSR2_SDFD_SSP1,VAR_7
SST_CSR_DCS,FUNC_0
SST_CSR_DCS_MASK,VAR_8
SST_CSR_LPCS,VAR_9
SST_CSR_S1IOCS,VAR_10
SST_CSR_SBCS1,VAR_11
SST_CSR_STALL,VAR_12
SST_HMDC,VAR_13
SST_HMDC_HDDA_E0_ALLCH,VAR_14
SST_HMDC_HDDA_E1_ALLCH,VAR_15
SST_IMRD,VAR_16
SST_IMRD_BUSY,VAR_17
SST_IMRD_DMAC,VAR_18
SST_IMRD_DONE,VAR_19
SST_IMRD_SSP0,VAR_20
SST_IMRX,VAR_21
SST_IMRX_BUSY,VAR_22
SST_IMRX_DONE,VAR_23
SST_IPCD,VAR_24
SST_IPCX,VAR_25
SST_PMCS,VAR_26
SST_PMCS_PS_MASK,VAR_27
SST_VDRTCL0_D3PGD,VAR_28
SST_VDRTCL0_DSRAMPGE_MASK,VAR_29
SST_VDRTCL0_DSRAMPGE_SHIFT,VAR_30
SST_VDRTCL0_ISRAMPGE_MASK,VAR_31
SST_VDRTCL2_APLLSE_MASK,VAR_32
SST_VDRTCL2_DCLCGE,VAR_33
SST_VDRTCL2_DTCGE,VAR_34
SST_VDRTCTL0,VAR_35
SST_VDRTCTL2,VAR_36
hsw_reset,FUNC_1
msleep,FUNC_2
readl,FUNC_3
sst_dsp_shim_update_bits,FUNC_4
sst_dsp_shim_update_bits_unlocked,FUNC_5
sst_dsp_shim_write,FUNC_6
udelay,FUNC_7
writel,FUNC_8
hsw_set_dsp_D0,FUNC_9
sst,VAR_37
tries,VAR_38
reg,VAR_39
fw_dump_bit,VAR_40
