# FPGA Design with Verilog
<figure markdown>
  ![Image title](imagenes/logo.png){ width="600" }
</figure>

## Colaboradores
- Guadalupe Alonso Contreras - [LinkedIn](https://www.linkedin.com/in/guadalupe-alonso-b099811ab/)
- Ciro Fabian Bermudez Marquez - [LinkedIn](https://www.linkedin.com/in/ciro-fabian-bermudez-marquez-a93096227/)
- Julisa Verdejo Palacios - [LinkedIn](https://www.linkedin.com/in/julisa-verdejo-palacios-18291b229/)



