\begin{titlepage}
  \begin{center}

  {\Huge cocotbext Wishbone Classic}

  \vspace{25mm}

  \includegraphics[width=0.90\textwidth,height=\textheight,keepaspectratio]{img/AFRL.png}

  \vspace{25mm}

  \today

  \vspace{15mm}

  {\Large Jay Convertino}

  \end{center}
\end{titlepage}

\tableofcontents

\newpage

\section{Usage}

\subsection{Introduction}

\par
Cocotb extension to test Wishbone Classic Standard bus master, and slave devices.
This currently only tests for devices that are not pipelined or using cti/bte. Also no tags.

\subsection{Dependencies}

\par
The following are the dependencies of the cores.

\begin{itemize}
  \item iverilog (simulation)
  \item cocotb (simulation)
  \item cocotb-bus (simulation)
\end{itemize}

\subsection{In a Simulation}
\par
Below is a simple example for reading and writing data from register zero in the cocotb extension.
\begin{lstlisting}[language=Python]

master  = wishboneClassicMaster(dut, "s_wb", dut.clk, dut.rst)
slave = wishboneClassicEchoSlave(dut, "s_wb", dut.clk, dut.rst)

await master.write(0, 0xAAAAAAAA)

rx_data = await master.read(0)

assert 0xAAAAAAAA == rx_data, "RECEIVED DATA DOES NOT MATCH"

\end{lstlisting}

\section{Architecture}

Please see \ref{Code Documentation} for more information.

\par
wishboneClassicMaster tests Wishbone Classic slave devices by executing read/write requests from the python test bench.
\par
wishboneClassicEchoSlave provides a simple slave that will echo all register writes back over read when requested.
\par
wishboneClassicMonitor tests to make sure signals are proper. Simple core at the moment, only checks for if stb is
asserted when cyc is not.

\subsection{Directory Guide}

\par
Below highlights important folders from the root of the directory.

\begin{enumerate}
  \item \textbf{docs} Contains all documentation related to this project.
    \begin{itemize}
      \item \textbf{manual} Contains user manual and github page that are generated from the latex sources.
    \end{itemize}
  \item \textbf{cocotbext} Contains source files for the extension
    \begin{itemize}
      \item \textbf{wishbone.classic} Contains source files for the Wishbone version B4 classic extension.
    \end{itemize}
  \item \textbf{tests} Contains test files for cocotb
\end{enumerate}

\newpage

\section{Simulation}
\par
A simulation for testing the cores can be run to verify operation.

\subsection{cocotb}
\par
To use the cocotb tests you must install the following python libraries.
\begin{lstlisting}[language=bash]
  $ pip install cocotb
  $ pip install -e .
\end{lstlisting}

Then you must enter the tests folder and enter the mil-std-1553 folder. From there you may execute the following command
which will kick off the test.
\begin{lstlisting}[language=bash]
  $ make
\end{lstlisting}

\newpage

\section{Code Documentation} \label{Code Documentation}

\par
Natural docs is used to generate documentation for this project. The next lists the following sections.

\begin{itemize}
  \item \textbf{init} Python init code.\\
  \item \textbf{monitor} Contains bus monitor code.\\
  \item \textbf{driver} Contains bus driver code.\\
  \item \textbf{absbus} Contains bus abstraction for monitor, and driver code.\\
  \item \textbf{busbase} Contains bus base for threads and read/write methods.\\
  \item \textbf{cocotb test} Python TestFactory code.\\
  \item \textbf{cocotb verilog test wrapper} Verilog wrapper module.\\
\end{itemize}

