Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 13:43:51 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.575        0.000                      0                  478        0.140        0.000                      0                  478        3.000        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
datapath/video/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0                   {0.000 20.000}     40.000          25.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/video/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        33.909        0.000                      0                   60        0.201        0.000                      0                   60       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    37.845        0.000                       0                     3  
sys_clk_pin                                  4.575        0.000                      0                  418        0.140        0.000                      0                  418        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/video/clk_wiz_0/inst/clk_in1
  To Clock:  datapath/video/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.202ns (23.513%)  route 3.910ns (76.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 41.371 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.588     6.863    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y115        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.646    41.371    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y115        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.089    41.460    
                         clock uncertainty           -0.164    41.297    
    SLICE_X18Y115        FDRE (Setup_fdre_C_R)       -0.524    40.773    datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.773    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.949ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.694%)  route 3.871ns (76.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.549     6.824    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y113        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 33.949    

Slack (MET) :             33.949ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.694%)  route 3.871ns (76.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.549     6.824    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y113        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 33.949    

Slack (MET) :             33.949ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.202ns (23.694%)  route 3.871ns (76.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.549     6.824    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y113        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 33.949    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.202ns (23.890%)  route 3.829ns (76.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.508     6.783    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y114        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.202ns (23.890%)  route 3.829ns (76.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.508     6.783    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y114        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.202ns (23.890%)  route 3.829ns (76.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.508     6.783    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y114        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.202ns (23.890%)  route 3.829ns (76.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.508     6.783    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X18Y114        FDRE (Setup_fdre_C_R)       -0.524    40.774    datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             34.086ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.202ns (23.890%)  route 3.829ns (76.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.508     6.783    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X19Y114        FDRE (Setup_fdre_C_R)       -0.429    40.869    datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         40.869    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 34.086    

Slack (MET) :             34.086ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.202ns (23.890%)  route 3.829ns (76.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 41.372 - 39.725 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.751     1.751    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.419     2.170 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=20, routed)          1.165     3.335    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.327     3.662 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__0/O
                         net (fo=6, routed)           1.000     4.662    datapath/video/vga/Column_Counter/processQ[9]_i_5__0_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.332     4.994 r  datapath/video/vga/Column_Counter/processQ[9]_i_4__0/O
                         net (fo=3, routed)           1.157     6.151    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.275 r  datapath/video/vga/Row_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.508     6.783    datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    41.372    datapath/video/vga/Row_Counter/CLK
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.089    41.461    
                         clock uncertainty           -0.164    41.298    
    SLICE_X19Y114        FDRE (Setup_fdre_C_R)       -0.429    40.869    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         40.869    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                 34.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.621     0.621    datapath/video/vga/Row_Counter/CLK
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        FDRE (Prop_fdre_C_Q)         0.141     0.762 r  datapath/video/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=28, routed)          0.149     0.910    datapath/video/vga/Row_Counter/row_s[0]
    SLICE_X18Y114        LUT4 (Prop_lut4_I2_O)        0.045     0.955 r  datapath/video/vga/Row_Counter/processQ[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.955    datapath/video/vga/Row_Counter/p_0_in[3]
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.893     0.893    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism             -0.259     0.634    
    SLICE_X18Y114        FDRE (Hold_fdre_C_D)         0.121     0.755    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.480%)  route 0.158ns (45.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.612     0.612    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.141     0.753 r  datapath/video/vga/Column_Counter/processQ_reg[1]/Q
                         net (fo=20, routed)          0.158     0.911    datapath/video/vga/Column_Counter/Q[1]
    SLICE_X16Y124        LUT4 (Prop_lut4_I2_O)        0.048     0.959 r  datapath/video/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.959    datapath/video/vga/Column_Counter/p_0_in__0[3]
    SLICE_X16Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.882     0.882    datapath/video/vga/Column_Counter/CLK
    SLICE_X16Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism             -0.257     0.625    
    SLICE_X16Y124        FDRE (Hold_fdre_C_D)         0.133     0.758    datapath/video/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.756%)  route 0.109ns (34.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.621     0.621    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y114        FDRE (Prop_fdre_C_Q)         0.164     0.785 r  datapath/video/vga/Row_Counter/processQ_reg[4]/Q
                         net (fo=28, routed)          0.109     0.893    datapath/video/vga/Row_Counter/Q[1]
    SLICE_X19Y114        LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  datapath/video/vga/Row_Counter/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    datapath/video/vga/Row_Counter/p_0_in[5]
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.893     0.893    datapath/video/vga/Row_Counter/CLK
    SLICE_X19Y114        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism             -0.259     0.634    
    SLICE_X19Y114        FDRE (Hold_fdre_C_D)         0.092     0.726    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.612     0.612    datapath/video/vga/Column_Counter/CLK
    SLICE_X16Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video/vga/Column_Counter/processQ_reg[3]/Q
                         net (fo=20, routed)          0.130     0.905    datapath/video/vga/Column_Counter/Q[3]
    SLICE_X17Y124        LUT5 (Prop_lut5_I4_O)        0.045     0.950 r  datapath/video/vga/Column_Counter/processQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.950    datapath/video/vga/Column_Counter/p_0_in__0[4]
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.882     0.882    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[4]/C
                         clock pessimism             -0.257     0.625    
    SLICE_X17Y124        FDRE (Hold_fdre_C_D)         0.092     0.717    datapath/video/vga/Column_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.183%)  route 0.185ns (49.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.612     0.612    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.141     0.753 r  datapath/video/vga/Column_Counter/processQ_reg[5]/Q
                         net (fo=17, routed)          0.185     0.937    datapath/video/vga/Column_Counter/Q[5]
    SLICE_X16Y124        LUT6 (Prop_lut6_I3_O)        0.045     0.982 r  datapath/video/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000     0.982    datapath/video/vga/Column_Counter/p_0_in__0[9]
    SLICE_X16Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.882     0.882    datapath/video/vga/Column_Counter/CLK
    SLICE_X16Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism             -0.257     0.625    
    SLICE_X16Y124        FDRE (Hold_fdre_C_D)         0.121     0.746    datapath/video/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.246ns (64.267%)  route 0.137ns (35.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.621     0.621    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.148     0.769 r  datapath/video/vga/Row_Counter/processQ_reg[8]/Q
                         net (fo=22, routed)          0.137     0.905    datapath/video/vga/Row_Counter/Q[5]
    SLICE_X18Y113        LUT6 (Prop_lut6_I2_O)        0.098     1.003 r  datapath/video/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     1.003    datapath/video/vga/Row_Counter/p_0_in[9]
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.893     0.893    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism             -0.272     0.621    
    SLICE_X18Y113        FDRE (Hold_fdre_C_D)         0.121     0.742    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.621     0.621    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.164     0.785 r  datapath/video/vga/Row_Counter/processQ_reg[7]/Q
                         net (fo=27, routed)          0.198     0.983    datapath/video/vga/Row_Counter/Q[4]
    SLICE_X18Y113        LUT5 (Prop_lut5_I1_O)        0.043     1.026 r  datapath/video/vga/Row_Counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.026    datapath/video/vga/Row_Counter/p_0_in[8]
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.893     0.893    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism             -0.272     0.621    
    SLICE_X18Y113        FDRE (Hold_fdre_C_D)         0.131     0.752    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.648%)  route 0.196ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.612     0.612    datapath/video/vga/Column_Counter/CLK
    SLICE_X16Y125        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y125        FDRE (Prop_fdre_C_Q)         0.164     0.776 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=21, routed)          0.196     0.971    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X17Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.016 r  datapath/video/vga/Column_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.016    datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.882     0.882    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y124        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism             -0.234     0.648    
    SLICE_X17Y124        FDRE (Hold_fdre_C_D)         0.092     0.740    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.621     0.621    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDRE (Prop_fdre_C_Q)         0.164     0.785 r  datapath/video/vga/Row_Counter/processQ_reg[7]/Q
                         net (fo=27, routed)          0.198     0.983    datapath/video/vga/Row_Counter/Q[4]
    SLICE_X18Y113        LUT4 (Prop_lut4_I0_O)        0.045     1.028 r  datapath/video/vga/Row_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.028    datapath/video/vga/Row_Counter/p_0_in[7]
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.893     0.893    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y113        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism             -0.272     0.621    
    SLICE_X18Y113        FDRE (Hold_fdre_C_D)         0.120     0.741    datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.761%)  route 0.217ns (54.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.613     0.613    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y123        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=22, routed)          0.217     0.971    datapath/video/vga/Column_Counter/Q[7]
    SLICE_X17Y123        LUT5 (Prop_lut5_I1_O)        0.042     1.013 r  datapath/video/vga/Column_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.013    datapath/video/vga/Column_Counter/p_0_in__0[8]
    SLICE_X17Y123        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883     0.883    datapath/video/vga/Column_Counter/CLK
    SLICE_X17Y123        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[8]/C
                         clock pessimism             -0.270     0.613    
    SLICE_X17Y123        FDRE (Hold_fdre_C_D)         0.107     0.720    datapath/video/vga/Column_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    datapath/video/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X17Y124    datapath/video/vga/Column_Counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X16Y124    datapath/video/vga/Column_Counter/processQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X17Y123    datapath/video/vga/Column_Counter/processQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X17Y123    datapath/video/vga/Column_Counter/processQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X16Y124    datapath/video/vga/Column_Counter/processQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X16Y125    datapath/video/vga/Column_Counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X17Y124    datapath/video/vga/Column_Counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X17Y124    datapath/video/vga/Column_Counter/processQ_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X19Y114    datapath/video/vga/Row_Counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y114    datapath/video/vga/Row_Counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y115    datapath/video/vga/Row_Counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y114    datapath/video/vga/Row_Counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y114    datapath/video/vga/Row_Counter/processQ_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X19Y114    datapath/video/vga/Row_Counter/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y114    datapath/video/vga/Row_Counter/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y113    datapath/video/vga/Row_Counter/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y113    datapath/video/vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X18Y113    datapath/video/vga/Row_Counter/processQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y124    datapath/video/vga/Column_Counter/processQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y124    datapath/video/vga/Column_Counter/processQ_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y124    datapath/video/vga/Column_Counter/processQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y124    datapath/video/vga/Column_Counter/processQ_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y123    datapath/video/vga/Column_Counter/processQ_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y123    datapath/video/vga/Column_Counter/processQ_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y123    datapath/video/vga/Column_Counter/processQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y123    datapath/video/vga/Column_Counter/processQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y124    datapath/video/vga/Column_Counter/processQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y124    datapath/video/vga/Column_Counter/processQ_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    datapath/video/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.995ns (37.139%)  route 3.377ns (62.860%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.766     5.451    datapath/clk
    SLICE_X8Y114         FDRE                                         r  datapath/rightPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518     5.969 f  datapath/rightPaddle_reg[1]/Q
                         net (fo=34, routed)          1.110     7.079    datapath/rightPaddle[1]
    SLICE_X8Y113         LUT2 (Prop_lut2_I0_O)        0.146     7.225 r  datapath/i__carry_i_10/O
                         net (fo=2, routed)           0.314     7.539    datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.328     7.867 r  datapath/ballFunction/i__carry_i_2/O
                         net (fo=1, routed)           0.476     8.343    datapath/ballFunction_n_52
    SLICE_X10Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.747 r  datapath/sw_ballMovement_reg3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.747    datapath/sw_ballMovement_reg3_inferred__0/i__carry_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.864 r  datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.864    datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X10Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.981    datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.926    10.024    datapath/ballFunction/sw_ballMovement_reg_reg[0]_0[0]
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124    10.148 r  datapath/ballFunction/sw_ballMovement_reg[0]_i_3/O
                         net (fo=1, routed)           0.551    10.699    datapath/ballFunction_n_133
    SLICE_X13Y122        LUT5 (Prop_lut5_I2_O)        0.124    10.823 r  datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.823    datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.639    15.139    datapath/clk
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.265    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)        0.029    15.398    datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/sw_ballMovement_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.909ns (36.053%)  route 3.386ns (63.947%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.440ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.755     5.440    datapath/clk
    SLICE_X11Y122        FDRE                                         r  datapath/leftPaddle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     5.896 r  datapath/leftPaddle_reg[5]/Q
                         net (fo=26, routed)          1.387     7.283    datapath/leftPaddle[5]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.152     7.435 r  datapath/sw_ballMovement_reg3_carry_i_9/O
                         net (fo=2, routed)           0.672     8.107    datapath/ballFunction/sw_ballMovement_reg3_carry_0
    SLICE_X8Y119         LUT5 (Prop_lut5_I3_O)        0.326     8.433 r  datapath/ballFunction/sw_ballMovement_reg3_carry_i_5/O
                         net (fo=1, routed)           0.000     8.433    datapath/ballFunction_n_32
    SLICE_X8Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.809 r  datapath/sw_ballMovement_reg3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.809    datapath/sw_ballMovement_reg3_carry_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.926 r  datapath/sw_ballMovement_reg3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.926    datapath/sw_ballMovement_reg3_carry__0_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.043 r  datapath/sw_ballMovement_reg3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.043    datapath/sw_ballMovement_reg3_carry__1_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.160 r  datapath/sw_ballMovement_reg3_carry__2/CO[3]
                         net (fo=1, routed)           0.920    10.080    datapath/ballFunction/sw_ballMovement_reg_reg[1]_0[0]
    SLICE_X13Y122        LUT6 (Prop_lut6_I3_O)        0.124    10.204 f  datapath/ballFunction/sw_ballMovement_reg[1]_i_3/O
                         net (fo=1, routed)           0.407    10.611    datapath/ballFunction_n_105
    SLICE_X13Y122        LUT4 (Prop_lut4_I1_O)        0.124    10.735 r  datapath/sw_ballMovement_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.735    datapath/sw_ballMovement_reg[1]_i_1_n_0
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.639    15.139    datapath/clk
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[1]/C
                         clock pessimism              0.265    15.404    
                         clock uncertainty           -0.035    15.369    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)        0.031    15.400    datapath/sw_ballMovement_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.390ns (29.075%)  route 3.391ns (70.925%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.766     5.451    datapath/clk
    SLICE_X8Y113         FDRE                                         r  datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.969 f  datapath/rightPaddle_reg[0]/Q
                         net (fo=31, routed)          0.996     6.965    datapath/rightPaddle[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.124     7.089 r  datapath/rightPaddle[7]_i_2/O
                         net (fo=4, routed)           0.676     7.765    datapath/rightPaddle[7]_i_2_n_0
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.152     7.917 f  datapath/rightPaddle[8]_i_3/O
                         net (fo=2, routed)           0.304     8.221    datapath/rightPaddle[8]_i_3_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.348     8.569 f  datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.362     8.931    datapath/rightPaddle[7]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.421     9.476    datapath/rightPaddle[9]_i_4_n_0
    SLICE_X7Y115         LUT4 (Prop_lut4_I3_O)        0.124     9.600 r  datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.632    10.232    datapath/rightPaddle[9]_i_1_n_0
    SLICE_X9Y113         FDSE                                         r  datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.647    15.147    datapath/clk
    SLICE_X9Y113         FDSE                                         r  datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.282    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X9Y113         FDSE (Setup_fdse_C_CE)      -0.205    15.189    datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.390ns (29.075%)  route 3.391ns (70.925%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.766     5.451    datapath/clk
    SLICE_X8Y113         FDRE                                         r  datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.969 f  datapath/rightPaddle_reg[0]/Q
                         net (fo=31, routed)          0.996     6.965    datapath/rightPaddle[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.124     7.089 r  datapath/rightPaddle[7]_i_2/O
                         net (fo=4, routed)           0.676     7.765    datapath/rightPaddle[7]_i_2_n_0
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.152     7.917 f  datapath/rightPaddle[8]_i_3/O
                         net (fo=2, routed)           0.304     8.221    datapath/rightPaddle[8]_i_3_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.348     8.569 f  datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.362     8.931    datapath/rightPaddle[7]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.421     9.476    datapath/rightPaddle[9]_i_4_n_0
    SLICE_X7Y115         LUT4 (Prop_lut4_I3_O)        0.124     9.600 r  datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.632    10.232    datapath/rightPaddle[9]_i_1_n_0
    SLICE_X9Y113         FDRE                                         r  datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.647    15.147    datapath/clk
    SLICE_X9Y113         FDRE                                         r  datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.282    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X9Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.189    datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.390ns (29.149%)  route 3.379ns (70.851%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.766     5.451    datapath/clk
    SLICE_X8Y113         FDRE                                         r  datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.969 f  datapath/rightPaddle_reg[0]/Q
                         net (fo=31, routed)          0.996     6.965    datapath/rightPaddle[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.124     7.089 r  datapath/rightPaddle[7]_i_2/O
                         net (fo=4, routed)           0.676     7.765    datapath/rightPaddle[7]_i_2_n_0
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.152     7.917 f  datapath/rightPaddle[8]_i_3/O
                         net (fo=2, routed)           0.304     8.221    datapath/rightPaddle[8]_i_3_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.348     8.569 f  datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.362     8.931    datapath/rightPaddle[7]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.421     9.476    datapath/rightPaddle[9]_i_4_n_0
    SLICE_X7Y115         LUT4 (Prop_lut4_I3_O)        0.124     9.600 r  datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.620    10.220    datapath/rightPaddle[9]_i_1_n_0
    SLICE_X9Y114         FDRE                                         r  datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.647    15.147    datapath/clk
    SLICE_X9Y114         FDRE                                         r  datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.279    15.426    
                         clock uncertainty           -0.035    15.391    
    SLICE_X9Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.186    datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter_left/processQ_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.014ns (22.493%)  route 3.494ns (77.507%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 15.214 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.830     5.515    control_unit/NES_Controller_Left/clk
    SLICE_X6Y125         FDSE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDSE (Prop_fdse_C_Q)         0.518     6.033 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=7, routed)           1.017     7.050    datapath/NES_delay_counter_left/Q[0]
    SLICE_X3Y123         LUT6 (Prop_lut6_I4_O)        0.124     7.174 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10/O
                         net (fo=1, routed)           0.437     7.611    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=1, routed)           0.417     8.152    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.276 r  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.539     8.815    datapath/NES_delay_counter_left/processQ_reg[20]_0
    SLICE_X8Y123         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  datapath/NES_delay_counter_left/processQ[0]_i_1__3/O
                         net (fo=21, routed)          1.084    10.023    datapath/NES_delay_counter_left/processQ[0]_i_1__3_n_0
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.714    15.214    datapath/NES_delay_counter_left/clk
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[12]/C
                         clock pessimism              0.265    15.479    
                         clock uncertainty           -0.035    15.444    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    15.015    datapath/NES_delay_counter_left/processQ_reg[12]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter_left/processQ_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.014ns (22.493%)  route 3.494ns (77.507%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 15.214 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.830     5.515    control_unit/NES_Controller_Left/clk
    SLICE_X6Y125         FDSE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDSE (Prop_fdse_C_Q)         0.518     6.033 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=7, routed)           1.017     7.050    datapath/NES_delay_counter_left/Q[0]
    SLICE_X3Y123         LUT6 (Prop_lut6_I4_O)        0.124     7.174 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10/O
                         net (fo=1, routed)           0.437     7.611    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=1, routed)           0.417     8.152    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.276 r  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.539     8.815    datapath/NES_delay_counter_left/processQ_reg[20]_0
    SLICE_X8Y123         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  datapath/NES_delay_counter_left/processQ[0]_i_1__3/O
                         net (fo=21, routed)          1.084    10.023    datapath/NES_delay_counter_left/processQ[0]_i_1__3_n_0
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.714    15.214    datapath/NES_delay_counter_left/clk
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[13]/C
                         clock pessimism              0.265    15.479    
                         clock uncertainty           -0.035    15.444    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    15.015    datapath/NES_delay_counter_left/processQ_reg[13]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter_left/processQ_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.014ns (22.493%)  route 3.494ns (77.507%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 15.214 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.830     5.515    control_unit/NES_Controller_Left/clk
    SLICE_X6Y125         FDSE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDSE (Prop_fdse_C_Q)         0.518     6.033 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=7, routed)           1.017     7.050    datapath/NES_delay_counter_left/Q[0]
    SLICE_X3Y123         LUT6 (Prop_lut6_I4_O)        0.124     7.174 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10/O
                         net (fo=1, routed)           0.437     7.611    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=1, routed)           0.417     8.152    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.276 r  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.539     8.815    datapath/NES_delay_counter_left/processQ_reg[20]_0
    SLICE_X8Y123         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  datapath/NES_delay_counter_left/processQ[0]_i_1__3/O
                         net (fo=21, routed)          1.084    10.023    datapath/NES_delay_counter_left/processQ[0]_i_1__3_n_0
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.714    15.214    datapath/NES_delay_counter_left/clk
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[14]/C
                         clock pessimism              0.265    15.479    
                         clock uncertainty           -0.035    15.444    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    15.015    datapath/NES_delay_counter_left/processQ_reg[14]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_delay_counter_left/processQ_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.014ns (22.493%)  route 3.494ns (77.507%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 15.214 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.830     5.515    control_unit/NES_Controller_Left/clk
    SLICE_X6Y125         FDSE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDSE (Prop_fdse_C_Q)         0.518     6.033 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/Q
                         net (fo=7, routed)           1.017     7.050    datapath/NES_delay_counter_left/Q[0]
    SLICE_X3Y123         LUT6 (Prop_lut6_I4_O)        0.124     7.174 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10/O
                         net (fo=1, routed)           0.437     7.611    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_10_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     7.735 f  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=1, routed)           0.417     8.152    datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.276 r  datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_2/O
                         net (fo=2, routed)           0.539     8.815    datapath/NES_delay_counter_left/processQ_reg[20]_0
    SLICE_X8Y123         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  datapath/NES_delay_counter_left/processQ[0]_i_1__3/O
                         net (fo=21, routed)          1.084    10.023    datapath/NES_delay_counter_left/processQ[0]_i_1__3_n_0
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.714    15.214    datapath/NES_delay_counter_left/clk
    SLICE_X5Y124         FDRE                                         r  datapath/NES_delay_counter_left/processQ_reg[15]/C
                         clock pessimism              0.265    15.479    
                         clock uncertainty           -0.035    15.444    
    SLICE_X5Y124         FDRE (Setup_fdre_C_R)       -0.429    15.015    datapath/NES_delay_counter_left/processQ_reg[15]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 datapath/rightPaddle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.390ns (29.075%)  route 3.391ns (70.925%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.766     5.451    datapath/clk
    SLICE_X8Y113         FDRE                                         r  datapath/rightPaddle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.969 f  datapath/rightPaddle_reg[0]/Q
                         net (fo=31, routed)          0.996     6.965    datapath/rightPaddle[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.124     7.089 r  datapath/rightPaddle[7]_i_2/O
                         net (fo=4, routed)           0.676     7.765    datapath/rightPaddle[7]_i_2_n_0
    SLICE_X8Y115         LUT3 (Prop_lut3_I0_O)        0.152     7.917 f  datapath/rightPaddle[8]_i_3/O
                         net (fo=2, routed)           0.304     8.221    datapath/rightPaddle[8]_i_3_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I1_O)        0.348     8.569 f  datapath/rightPaddle[7]_i_3/O
                         net (fo=2, routed)           0.362     8.931    datapath/rightPaddle[7]_i_3_n_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  datapath/rightPaddle[9]_i_4/O
                         net (fo=9, routed)           0.421     9.476    datapath/rightPaddle[9]_i_4_n_0
    SLICE_X7Y115         LUT4 (Prop_lut4_I3_O)        0.124     9.600 r  datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.632    10.232    datapath/rightPaddle[9]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.647    15.147    datapath/clk
    SLICE_X8Y113         FDRE                                         r  datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.304    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X8Y113         FDRE (Setup_fdre_C_CE)      -0.169    15.247    datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 datapath/old_NES_Right_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.615     1.560    datapath/clk
    SLICE_X9Y123         FDRE                                         r  datapath/old_NES_Right_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     1.701 f  datapath/old_NES_Right_reg[4]/Q
                         net (fo=1, routed)           0.087     1.788    datapath/old_NES_Right[4]
    SLICE_X8Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  datapath/NES_activity_Right[4]_i_1/O
                         net (fo=1, routed)           0.000     1.833    datapath/NES_activity_Right[4]_i_1_n_0
    SLICE_X8Y123         FDRE                                         r  datapath/NES_activity_Right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.884     2.077    datapath/clk
    SLICE_X8Y123         FDRE                                         r  datapath/NES_activity_Right_reg[4]/C
                         clock pessimism             -0.504     1.573    
    SLICE_X8Y123         FDRE (Hold_fdre_C_D)         0.120     1.693    datapath/NES_activity_Right_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_left/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.587    datapath/NES_counter_left/clk
    SLICE_X3Y124         FDRE                                         r  datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=8, routed)           0.088     1.816    datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X2Y124         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  datapath/NES_counter_left/processQ[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.861    datapath/NES_counter_left/p_0_in__1[5]
    SLICE_X2Y124         FDRE                                         r  datapath/NES_counter_left/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.913     2.106    datapath/NES_counter_left/clk
    SLICE_X2Y124         FDRE                                         r  datapath/NES_counter_left/processQ_reg[5]/C
                         clock pessimism             -0.506     1.600    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.121     1.721    datapath/NES_counter_left/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/sw_ballMovement_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.952%)  route 0.124ns (40.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.617     1.562    datapath/clk
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  datapath/sw_ballMovement_reg_reg[1]/Q
                         net (fo=3, routed)           0.124     1.827    datapath/sw_ballMovement[1]
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    control_unit/FSM_sequential_state_ballMovement_reg[2]_0
    SLICE_X12Y121        FDRE                                         r  control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.887     2.080    control_unit/clk
    SLICE_X12Y121        FDRE                                         r  control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X12Y121        FDRE (Hold_fdre_C_D)         0.121     1.697    control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.587    datapath/clk
    SLICE_X7Y126         FDRE                                         r  datapath/NES_wire_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     1.728 f  datapath/NES_wire_Left_reg[4]/Q
                         net (fo=3, routed)           0.128     1.856    datapath/NES_wire_Left__0[4]
    SLICE_X6Y127         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  datapath/old_NES_Left[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    datapath/NES_activity_Left2[4]
    SLICE_X6Y127         FDRE                                         r  datapath/old_NES_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.915     2.108    datapath/clk
    SLICE_X6Y127         FDRE                                         r  datapath/old_NES_Left_reg[4]/C
                         clock pessimism             -0.506     1.602    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.121     1.723    datapath/old_NES_Left_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.644     1.589    datapath/clk
    SLICE_X6Y127         FDRE                                         r  datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     1.753 f  datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.082     1.835    datapath/old_NES_Left[2]
    SLICE_X7Y127         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.915     2.108    datapath/clk
    SLICE_X7Y127         FDRE                                         r  datapath/NES_activity_Left_reg[2]/C
                         clock pessimism             -0.506     1.602    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.092     1.694    datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath/old_NES_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.644     1.589    datapath/clk
    SLICE_X6Y127         FDRE                                         r  datapath/old_NES_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     1.753 f  datapath/old_NES_Left_reg[3]/Q
                         net (fo=1, routed)           0.082     1.835    datapath/old_NES_Left[3]
    SLICE_X7Y127         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.915     2.108    datapath/clk
    SLICE_X7Y127         FDRE                                         r  datapath/NES_activity_Left_reg[3]/C
                         clock pessimism             -0.506     1.602    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.091     1.693    datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 datapath/sw_ballMovement_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_sequential_state_ballMovement_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.874%)  route 0.159ns (46.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.617     1.562    datapath/clk
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  datapath/sw_ballMovement_reg_reg[0]/Q
                         net (fo=3, routed)           0.159     1.862    datapath/sw_ballMovement[0]
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  datapath/FSM_sequential_state_ballMovement[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    control_unit/FSM_sequential_state_ballMovement_reg[0]_0
    SLICE_X12Y121        FDRE                                         r  control_unit/FSM_sequential_state_ballMovement_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.887     2.080    control_unit/clk
    SLICE_X12Y121        FDRE                                         r  control_unit/FSM_sequential_state_ballMovement_reg[0]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X12Y121        FDRE (Hold_fdre_C_D)         0.120     1.696    control_unit/FSM_sequential_state_ballMovement_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.586    control_unit/NES_Controller_Left/clk
    SLICE_X6Y125         FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/Q
                         net (fo=3, routed)           0.125     1.874    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[16]
    SLICE_X6Y125         FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.912     2.105    control_unit/NES_Controller_Left/clk
    SLICE_X6Y125         FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.076     1.662    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 datapath/sw_ballMovement_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_sequential_state_ballMovement_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.257%)  route 0.163ns (46.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.617     1.562    datapath/clk
    SLICE_X13Y122        FDRE                                         r  datapath/sw_ballMovement_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     1.703 f  datapath/sw_ballMovement_reg_reg[0]/Q
                         net (fo=3, routed)           0.163     1.866    datapath/sw_ballMovement[0]
    SLICE_X12Y121        LUT5 (Prop_lut5_I2_O)        0.045     1.911 r  datapath/FSM_sequential_state_ballMovement[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    control_unit/FSM_sequential_state_ballMovement_reg[1]_1
    SLICE_X12Y121        FDRE                                         r  control_unit/FSM_sequential_state_ballMovement_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.887     2.080    control_unit/clk
    SLICE_X12Y121        FDRE                                         r  control_unit/FSM_sequential_state_ballMovement_reg[1]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X12Y121        FDRE (Hold_fdre_C_D)         0.121     1.697    control_unit/FSM_sequential_state_ballMovement_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.265%)  route 0.163ns (46.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.587    datapath/clk
    SLICE_X7Y126         FDRE                                         r  datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     1.728 f  datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.163     1.891    datapath/NES_wire_Right_reg[5]_0[0]
    SLICE_X6Y126         LUT2 (Prop_lut2_I1_O)        0.045     1.936 r  datapath/NES_activity_Right[5]_i_1/O
                         net (fo=1, routed)           0.000     1.936    datapath/NES_activity_Right[5]_i_1_n_0
    SLICE_X6Y126         FDRE                                         r  datapath/NES_activity_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.913     2.106    datapath/clk
    SLICE_X6Y126         FDRE                                         r  datapath/NES_activity_Right_reg[5]/C
                         clock pessimism             -0.506     1.600    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.120     1.720    datapath/NES_activity_Right_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y125   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y125   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129  datapath/NES_delay_counter_right/processQ_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129  datapath/NES_delay_counter_right/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129  datapath/NES_delay_counter_right/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129  datapath/NES_delay_counter_right/processQ_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y130  datapath/temp/processQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y130  datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y130  datapath/temp/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y130  datapath/temp/processQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y121  control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y125   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y125   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123   control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[15]/C



