

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_XNOR_POP'
================================================================
* Date:           Sun Mar  1 01:54:14 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.629 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    16009|    16009|  0.160 ms|  0.160 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LAYER1_XNOR_POP  |    16007|    16007|         9|          1|          1|  16000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%popcount_acc = alloca i32 1" [bgn_inference.cpp:59]   --->   Operation 12 'alloca' 'popcount_acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [bgn_inference.cpp:62]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bgn_inference.cpp:57]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %bn_offset, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bn_scale, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_mem, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln57 = store i10 0, i10 %i" [bgn_inference.cpp:57]   --->   Operation 23 'store' 'store_ln57' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln62 = store i5 0, i5 %j" [bgn_inference.cpp:62]   --->   Operation 24 'store' 'store_ln62' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln59 = store i10 0, i10 %popcount_acc" [bgn_inference.cpp:59]   --->   Operation 25 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [bgn_inference.cpp:57]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.52ns)   --->   "%icmp_ln57 = icmp_eq  i14 %indvar_flatten_load, i14 16000" [bgn_inference.cpp:57]   --->   Operation 28 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.52ns)   --->   "%add_ln57 = add i14 %indvar_flatten_load, i14 1" [bgn_inference.cpp:57]   --->   Operation 29 'add' 'add_ln57' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.end, void %for.inc57.preheader.exitStub" [bgn_inference.cpp:57]   --->   Operation 30 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [bgn_inference.cpp:62]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [bgn_inference.cpp:57]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.02ns)   --->   "%icmp_ln62 = icmp_eq  i5 %j_load, i5 25" [bgn_inference.cpp:62]   --->   Operation 33 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%select_ln57 = select i1 %icmp_ln62, i5 0, i5 %j_load" [bgn_inference.cpp:57]   --->   Operation 34 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.41ns)   --->   "%add_ln57_1 = add i10 %i_load, i10 1" [bgn_inference.cpp:57]   --->   Operation 35 'add' 'add_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln57_2 = select i1 %icmp_ln62, i10 %add_ln57_1, i10 %i_load" [bgn_inference.cpp:57]   --->   Operation 36 'select' 'select_ln57_2' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %select_ln57_2" [bgn_inference.cpp:62]   --->   Operation 37 'zext' 'zext_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 38 [3/3] (0.98ns) (grouped into DSP with root node addr)   --->   "%mul_ln62 = mul i14 %zext_ln62, i14 25" [bgn_inference.cpp:62]   --->   Operation 38 'mul' 'mul_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.02ns)   --->   "%j_1 = add i5 %select_ln57, i5 1" [bgn_inference.cpp:62]   --->   Operation 39 'add' 'j_1' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.02ns)   --->   "%icmp_ln62_1 = icmp_eq  i5 %j_1, i5 25" [bgn_inference.cpp:62]   --->   Operation 40 'icmp' 'icmp_ln62_1' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %new.latch.for.body11.split, void %last.iter.for.body11.split" [bgn_inference.cpp:62]   --->   Operation 41 'br' 'br_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln57 = store i14 %add_ln57, i14 %indvar_flatten" [bgn_inference.cpp:57]   --->   Operation 42 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.29>
ST_1 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln57 = store i10 %select_ln57_2, i10 %i" [bgn_inference.cpp:57]   --->   Operation 43 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.29>
ST_1 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln62 = store i5 %j_1, i5 %j" [bgn_inference.cpp:62]   --->   Operation 44 'store' 'store_ln62' <Predicate = (!icmp_ln57)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 45 [2/3] (0.98ns) (grouped into DSP with root node addr)   --->   "%mul_ln62 = mul i14 %zext_ln62, i14 25" [bgn_inference.cpp:62]   --->   Operation 45 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node addr)   --->   "%mul_ln62 = mul i14 %zext_ln62, i14 25" [bgn_inference.cpp:62]   --->   Operation 46 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i5 %select_ln57" [bgn_inference.cpp:62]   --->   Operation 47 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.76ns) (root node of the DSP)   --->   "%addr = add i14 %zext_ln62_2, i14 %mul_ln62" [bgn_inference.cpp:65]   --->   Operation 48 'add' 'addr' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %select_ln57" [bgn_inference.cpp:62]   --->   Operation 49 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (1.76ns) (root node of the DSP)   --->   "%addr = add i14 %zext_ln62_2, i14 %mul_ln62" [bgn_inference.cpp:65]   --->   Operation 50 'add' 'addr' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i14 %addr" [bgn_inference.cpp:66]   --->   Operation 51 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%weight_mem_addr = getelementptr i32 %weight_mem, i64 0, i64 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 52 'getelementptr' 'weight_mem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.00ns)   --->   "%w = load i14 %weight_mem_addr" [bgn_inference.cpp:66]   --->   Operation 53 'load' 'w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %zext_ln62_1" [bgn_inference.cpp:67]   --->   Operation 54 'getelementptr' 'input_img_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%in = load i5 %input_img_addr" [bgn_inference.cpp:67]   --->   Operation 55 'load' 'in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %select_ln57_2" [bgn_inference.cpp:57]   --->   Operation 56 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] ( I:0.00ns O:0.00ns )   --->   "%w = load i14 %weight_mem_addr" [bgn_inference.cpp:66]   --->   Operation 57 'load' 'w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 58 [1/2] ( I:0.00ns O:0.00ns )   --->   "%in = load i5 %input_img_addr" [bgn_inference.cpp:67]   --->   Operation 58 'load' 'in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xnor_res)   --->   "%xor_ln69 = xor i32 %in, i32 4294967295" [bgn_inference.cpp:69]   --->   Operation 59 'xor' 'xor_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.80ns) (out node of the LUT)   --->   "%xnor_res = xor i32 %w, i32 %xor_ln69" [bgn_inference.cpp:69]   --->   Operation 60 'xor' 'xnor_res' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %xnor_res" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 61 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %trunc_ln15" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 62 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 1" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 63 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i1 %tmp" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 64 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 2" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 65 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i1 %tmp_1" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 66 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 3" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 67 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i1 %tmp_2" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 68 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 4" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 69 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i1 %tmp_3" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 70 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 5" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 71 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i1 %tmp_4" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 72 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 6" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 73 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i1 %tmp_5" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 74 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 7" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 75 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i1 %tmp_6" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 76 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 8" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 77 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i1 %tmp_7" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 78 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 9" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 79 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i1 %tmp_8" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 80 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 10" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 81 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i1 %tmp_9" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 82 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 11" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 83 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i1 %tmp_10" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 84 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 12" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 85 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i1 %tmp_11" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 86 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 13" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 87 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i1 %tmp_12" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 88 'zext' 'zext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 14" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 89 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i1 %tmp_13" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 90 'zext' 'zext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 15" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 91 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i1 %tmp_14" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 92 'zext' 'zext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 16" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 93 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i1 %tmp_15" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 94 'zext' 'zext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 17" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 95 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i1 %tmp_16" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 96 'zext' 'zext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 18" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 97 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i1 %tmp_17" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 98 'zext' 'zext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 19" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 99 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i1 %tmp_18" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 100 'zext' 'zext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 20" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 101 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i1 %tmp_19" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 102 'zext' 'zext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 21" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 103 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i1 %tmp_20" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 104 'zext' 'zext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 22" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 105 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i1 %tmp_21" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 106 'zext' 'zext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 23" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 107 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i1 %tmp_22" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 108 'zext' 'zext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 24" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 109 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i1 %tmp_23" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 110 'zext' 'zext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 25" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 111 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i1 %tmp_24" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 112 'zext' 'zext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 26" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 113 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i1 %tmp_25" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 114 'zext' 'zext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 27" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 115 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i1 %tmp_26" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 116 'zext' 'zext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 28" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 117 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i1 %tmp_27" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 118 'zext' 'zext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 29" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 119 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i1 %tmp_28" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 120 'zext' 'zext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 30" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 121 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i1 %tmp_29" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 122 'zext' 'zext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 31" [bgn_inference.cpp:15->bgn_inference.cpp:70]   --->   Operation 123 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i1 %tmp_30" [bgn_inference.cpp:70]   --->   Operation 124 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.43ns)   --->   "%add_ln70 = add i2 %zext_ln15, i2 %zext_ln15_1" [bgn_inference.cpp:70]   --->   Operation 125 'add' 'add_ln70' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i2 %add_ln70" [bgn_inference.cpp:70]   --->   Operation 126 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.43ns)   --->   "%add_ln70_1 = add i2 %zext_ln15_2, i2 %zext_ln15_3" [bgn_inference.cpp:70]   --->   Operation 127 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i2 %add_ln70_1" [bgn_inference.cpp:70]   --->   Operation 128 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.63ns)   --->   "%add_ln70_2 = add i3 %zext_ln70_2, i3 %zext_ln70_1" [bgn_inference.cpp:70]   --->   Operation 129 'add' 'add_ln70_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i3 %add_ln70_2" [bgn_inference.cpp:70]   --->   Operation 130 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.43ns)   --->   "%add_ln70_3 = add i2 %zext_ln15_4, i2 %zext_ln15_5" [bgn_inference.cpp:70]   --->   Operation 131 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i2 %add_ln70_3" [bgn_inference.cpp:70]   --->   Operation 132 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.43ns)   --->   "%add_ln70_4 = add i2 %zext_ln15_6, i2 %zext_ln15_7" [bgn_inference.cpp:70]   --->   Operation 133 'add' 'add_ln70_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i2 %add_ln70_4" [bgn_inference.cpp:70]   --->   Operation 134 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.63ns)   --->   "%add_ln70_5 = add i3 %zext_ln70_5, i3 %zext_ln70_4" [bgn_inference.cpp:70]   --->   Operation 135 'add' 'add_ln70_5' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i3 %add_ln70_5" [bgn_inference.cpp:70]   --->   Operation 136 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.76ns)   --->   "%add_ln70_6 = add i4 %zext_ln70_6, i4 %zext_ln70_3" [bgn_inference.cpp:70]   --->   Operation 137 'add' 'add_ln70_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i4 %add_ln70_6" [bgn_inference.cpp:70]   --->   Operation 138 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.43ns)   --->   "%add_ln70_7 = add i2 %zext_ln15_8, i2 %zext_ln15_9" [bgn_inference.cpp:70]   --->   Operation 139 'add' 'add_ln70_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i2 %add_ln70_7" [bgn_inference.cpp:70]   --->   Operation 140 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.43ns)   --->   "%add_ln70_8 = add i2 %zext_ln15_10, i2 %zext_ln15_11" [bgn_inference.cpp:70]   --->   Operation 141 'add' 'add_ln70_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i2 %add_ln70_8" [bgn_inference.cpp:70]   --->   Operation 142 'zext' 'zext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.63ns)   --->   "%add_ln70_9 = add i3 %zext_ln70_9, i3 %zext_ln70_8" [bgn_inference.cpp:70]   --->   Operation 143 'add' 'add_ln70_9' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i3 %add_ln70_9" [bgn_inference.cpp:70]   --->   Operation 144 'zext' 'zext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.43ns)   --->   "%add_ln70_10 = add i2 %zext_ln15_12, i2 %zext_ln15_13" [bgn_inference.cpp:70]   --->   Operation 145 'add' 'add_ln70_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i2 %add_ln70_10" [bgn_inference.cpp:70]   --->   Operation 146 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.43ns)   --->   "%add_ln70_11 = add i2 %zext_ln15_14, i2 %zext_ln15_15" [bgn_inference.cpp:70]   --->   Operation 147 'add' 'add_ln70_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i2 %add_ln70_11" [bgn_inference.cpp:70]   --->   Operation 148 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.63ns)   --->   "%add_ln70_12 = add i3 %zext_ln70_12, i3 %zext_ln70_11" [bgn_inference.cpp:70]   --->   Operation 149 'add' 'add_ln70_12' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln70_13 = zext i3 %add_ln70_12" [bgn_inference.cpp:70]   --->   Operation 150 'zext' 'zext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.76ns)   --->   "%add_ln70_13 = add i4 %zext_ln70_13, i4 %zext_ln70_10" [bgn_inference.cpp:70]   --->   Operation 151 'add' 'add_ln70_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln70_14 = zext i4 %add_ln70_13" [bgn_inference.cpp:70]   --->   Operation 152 'zext' 'zext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.99ns)   --->   "%add_ln70_14 = add i5 %zext_ln70_14, i5 %zext_ln70_7" [bgn_inference.cpp:70]   --->   Operation 153 'add' 'add_ln70_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln70_15 = zext i5 %add_ln70_14" [bgn_inference.cpp:70]   --->   Operation 154 'zext' 'zext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.43ns)   --->   "%add_ln70_15 = add i2 %zext_ln15_16, i2 %zext_ln15_17" [bgn_inference.cpp:70]   --->   Operation 155 'add' 'add_ln70_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln70_16 = zext i2 %add_ln70_15" [bgn_inference.cpp:70]   --->   Operation 156 'zext' 'zext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.43ns)   --->   "%add_ln70_16 = add i2 %zext_ln15_18, i2 %zext_ln15_19" [bgn_inference.cpp:70]   --->   Operation 157 'add' 'add_ln70_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln70_17 = zext i2 %add_ln70_16" [bgn_inference.cpp:70]   --->   Operation 158 'zext' 'zext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.63ns)   --->   "%add_ln70_17 = add i3 %zext_ln70_17, i3 %zext_ln70_16" [bgn_inference.cpp:70]   --->   Operation 159 'add' 'add_ln70_17' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln70_18 = zext i3 %add_ln70_17" [bgn_inference.cpp:70]   --->   Operation 160 'zext' 'zext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.43ns)   --->   "%add_ln70_18 = add i2 %zext_ln15_20, i2 %zext_ln15_21" [bgn_inference.cpp:70]   --->   Operation 161 'add' 'add_ln70_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln70_19 = zext i2 %add_ln70_18" [bgn_inference.cpp:70]   --->   Operation 162 'zext' 'zext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.43ns)   --->   "%add_ln70_19 = add i2 %zext_ln15_22, i2 %zext_ln15_23" [bgn_inference.cpp:70]   --->   Operation 163 'add' 'add_ln70_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln70_20 = zext i2 %add_ln70_19" [bgn_inference.cpp:70]   --->   Operation 164 'zext' 'zext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.63ns)   --->   "%add_ln70_20 = add i3 %zext_ln70_20, i3 %zext_ln70_19" [bgn_inference.cpp:70]   --->   Operation 165 'add' 'add_ln70_20' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln70_21 = zext i3 %add_ln70_20" [bgn_inference.cpp:70]   --->   Operation 166 'zext' 'zext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.76ns)   --->   "%add_ln70_21 = add i4 %zext_ln70_21, i4 %zext_ln70_18" [bgn_inference.cpp:70]   --->   Operation 167 'add' 'add_ln70_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln70_22 = zext i4 %add_ln70_21" [bgn_inference.cpp:70]   --->   Operation 168 'zext' 'zext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.43ns)   --->   "%add_ln70_22 = add i2 %zext_ln15_24, i2 %zext_ln15_25" [bgn_inference.cpp:70]   --->   Operation 169 'add' 'add_ln70_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln70_23 = zext i2 %add_ln70_22" [bgn_inference.cpp:70]   --->   Operation 170 'zext' 'zext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.43ns)   --->   "%add_ln70_23 = add i2 %zext_ln15_26, i2 %zext_ln15_27" [bgn_inference.cpp:70]   --->   Operation 171 'add' 'add_ln70_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln70_24 = zext i2 %add_ln70_23" [bgn_inference.cpp:70]   --->   Operation 172 'zext' 'zext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.63ns)   --->   "%add_ln70_24 = add i3 %zext_ln70_24, i3 %zext_ln70_23" [bgn_inference.cpp:70]   --->   Operation 173 'add' 'add_ln70_24' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln70_25 = zext i3 %add_ln70_24" [bgn_inference.cpp:70]   --->   Operation 174 'zext' 'zext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.43ns)   --->   "%add_ln70_25 = add i2 %zext_ln15_28, i2 %zext_ln15_29" [bgn_inference.cpp:70]   --->   Operation 175 'add' 'add_ln70_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln70_26 = zext i2 %add_ln70_25" [bgn_inference.cpp:70]   --->   Operation 176 'zext' 'zext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.43ns)   --->   "%add_ln70_26 = add i2 %zext_ln15_30, i2 %zext_ln70" [bgn_inference.cpp:70]   --->   Operation 177 'add' 'add_ln70_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln70_27 = zext i2 %add_ln70_26" [bgn_inference.cpp:70]   --->   Operation 178 'zext' 'zext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.63ns)   --->   "%add_ln70_27 = add i3 %zext_ln70_27, i3 %zext_ln70_26" [bgn_inference.cpp:70]   --->   Operation 179 'add' 'add_ln70_27' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln70_28 = zext i3 %add_ln70_27" [bgn_inference.cpp:70]   --->   Operation 180 'zext' 'zext_ln70_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.76ns)   --->   "%add_ln70_28 = add i4 %zext_ln70_28, i4 %zext_ln70_25" [bgn_inference.cpp:70]   --->   Operation 181 'add' 'add_ln70_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln70_29 = zext i4 %add_ln70_28" [bgn_inference.cpp:70]   --->   Operation 182 'zext' 'zext_ln70_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.99ns)   --->   "%add_ln70_29 = add i5 %zext_ln70_29, i5 %zext_ln70_22" [bgn_inference.cpp:70]   --->   Operation 183 'add' 'add_ln70_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln70_30 = zext i5 %add_ln70_29" [bgn_inference.cpp:70]   --->   Operation 184 'zext' 'zext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (1.02ns)   --->   "%add_ln70_30 = add i6 %zext_ln70_30, i6 %zext_ln70_15" [bgn_inference.cpp:70]   --->   Operation 185 'add' 'add_ln70_30' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%bn_scale_addr = getelementptr i5 %bn_scale, i64 0, i64 %zext_ln57" [bgn_inference.cpp:76]   --->   Operation 186 'getelementptr' 'bn_scale_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (2.77ns)   --->   "%bn_scale_load = load i10 %bn_scale_addr" [bgn_inference.cpp:76]   --->   Operation 187 'load' 'bn_scale_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 640> <ROM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%bn_offset_addr = getelementptr i13 %bn_offset, i64 0, i64 %zext_ln57" [bgn_inference.cpp:77]   --->   Operation 188 'getelementptr' 'bn_offset_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (2.77ns)   --->   "%bn_offset_load = load i10 %bn_offset_addr" [bgn_inference.cpp:77]   --->   Operation 189 'load' 'bn_offset_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 640> <ROM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i7 %hidden_out, i64 0, i64 %zext_ln57" [bgn_inference.cpp:81]   --->   Operation 190 'getelementptr' 'hidden_out_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%popcount_acc_load = load i10 %popcount_acc" [bgn_inference.cpp:57]   --->   Operation 191 'load' 'popcount_acc_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node popcount_acc_1)   --->   "%select_ln57_1 = select i1 %icmp_ln62, i10 0, i10 %popcount_acc_load" [bgn_inference.cpp:57]   --->   Operation 192 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node popcount_acc_1)   --->   "%zext_ln70_31 = zext i6 %add_ln70_30" [bgn_inference.cpp:70]   --->   Operation 193 'zext' 'zext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (1.41ns) (out node of the LUT)   --->   "%popcount_acc_1 = add i10 %select_ln57_1, i10 %zext_ln70_31" [bgn_inference.cpp:70]   --->   Operation 194 'add' 'popcount_acc_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %popcount_acc_1, i1 0" [bgn_inference.cpp:73]   --->   Operation 195 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (1.48ns)   --->   "%bipolar_val = add i11 %shl_ln, i11 1264" [bgn_inference.cpp:73]   --->   Operation 196 'add' 'bipolar_val' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_scale_load = load i10 %bn_scale_addr" [bgn_inference.cpp:76]   --->   Operation 197 'load' 'bn_scale_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 640> <ROM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i11 %bipolar_val" [bgn_inference.cpp:76]   --->   Operation 198 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %bn_scale_load" [bgn_inference.cpp:76]   --->   Operation 199 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [3/3] (0.98ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln76 = mul i16 %sext_ln76, i16 %zext_ln76" [bgn_inference.cpp:76]   --->   Operation 200 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_offset_load = load i10 %bn_offset_addr" [bgn_inference.cpp:77]   --->   Operation 201 'load' 'bn_offset_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 640> <ROM>
ST_6 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln59 = store i10 %popcount_acc_1, i10 %popcount_acc" [bgn_inference.cpp:59]   --->   Operation 202 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body11" [bgn_inference.cpp:62]   --->   Operation 203 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.98>
ST_7 : Operation 204 [2/3] (0.98ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln76 = mul i16 %sext_ln76, i16 %zext_ln76" [bgn_inference.cpp:76]   --->   Operation 204 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln76 = mul i16 %sext_ln76, i16 %zext_ln76" [bgn_inference.cpp:76]   --->   Operation 205 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i13 %bn_offset_load" [bgn_inference.cpp:76]   --->   Operation 206 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [2/2] (1.76ns) (root node of the DSP)   --->   "%bn_calc = add i16 %mul_ln76, i16 %sext_ln76_1" [bgn_inference.cpp:76]   --->   Operation 207 'add' 'bn_calc' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 218 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 218 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 1.29>

State 9 <SV = 8> <Delay = 5.62>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER1_XNOR_POP_str"   --->   Operation 208 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16000, i64 16000, i64 16000"   --->   Operation 209 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [bgn_inference.cpp:63]   --->   Operation 210 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/2] (1.76ns) (root node of the DSP)   --->   "%bn_calc = add i16 %mul_ln76, i16 %sext_ln76_1" [bgn_inference.cpp:76]   --->   Operation 211 'add' 'bn_calc' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %bn_calc, i32 8, i32 15" [bgn_inference.cpp:79]   --->   Operation 212 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1_cast = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %bn_calc, i32 8, i32 14" [bgn_inference.cpp:81]   --->   Operation 213 'partselect' 'trunc_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (1.30ns)   --->   "%icmp_ln81 = icmp_sgt  i8 %trunc_ln1, i8 0" [bgn_inference.cpp:81]   --->   Operation 214 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.80ns)   --->   "%select_ln81 = select i1 %icmp_ln81, i7 %trunc_ln1_cast, i7 0" [bgn_inference.cpp:81]   --->   Operation 215 'select' 'select_ln81' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln81 = store i7 %select_ln81, i10 %hidden_out_addr" [bgn_inference.cpp:81]   --->   Operation 216 'store' 'store_ln81' <Predicate = (icmp_ln62_1)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln62 = br void %new.latch.for.body11.split" [bgn_inference.cpp:62]   --->   Operation 217 'br' 'br_ln62' <Predicate = (icmp_ln62_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.616ns
The critical path consists of the following:
	'store' operation ('store_ln62', bgn_inference.cpp:62) of constant 0 5 bit on local variable 'j', bgn_inference.cpp:62 [18]  (1.298 ns)
	'load' operation 5 bit ('j_load', bgn_inference.cpp:62) on local variable 'j', bgn_inference.cpp:62 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln62', bgn_inference.cpp:62) [32]  (1.022 ns)
	'select' operation 5 bit ('select_ln57', bgn_inference.cpp:57) [33]  (0.976 ns)
	'add' operation 5 bit ('j', bgn_inference.cpp:62) [178]  (1.022 ns)
	'store' operation ('store_ln62', bgn_inference.cpp:62) of variable 'j', bgn_inference.cpp:62 5 bit on local variable 'j', bgn_inference.cpp:62 [203]  (1.298 ns)

 <State 2>: 0.980ns
The critical path consists of the following:
	'mul' operation 14 bit of DSP[43] ('mul_ln62', bgn_inference.cpp:62) [39]  (0.980 ns)

 <State 3>: 1.760ns
The critical path consists of the following:
	'mul' operation 14 bit of DSP[43] ('mul_ln62', bgn_inference.cpp:62) [39]  (0.000 ns)
	'add' operation 14 bit of DSP[43] ('addr', bgn_inference.cpp:65) [43]  (1.760 ns)

 <State 4>: 1.760ns
The critical path consists of the following:
	'add' operation 14 bit of DSP[43] ('addr', bgn_inference.cpp:65) [43]  (1.760 ns)

 <State 5>: 4.658ns
The critical path consists of the following:
	'load' operation 32 bit ('w', bgn_inference.cpp:66) on array 'weight_mem' [46]  (0.000 ns)
	'xor' operation 32 bit ('xnor_res', bgn_inference.cpp:69) [50]  (0.808 ns)
	'add' operation 2 bit ('add_ln70_25', bgn_inference.cpp:70) [165]  (0.431 ns)
	'add' operation 3 bit ('add_ln70_27', bgn_inference.cpp:70) [169]  (0.632 ns)
	'add' operation 4 bit ('add_ln70_28', bgn_inference.cpp:70) [171]  (0.768 ns)
	'add' operation 5 bit ('add_ln70_29', bgn_inference.cpp:70) [173]  (0.997 ns)
	'add' operation 6 bit ('add_ln70_30', bgn_inference.cpp:70) [175]  (1.022 ns)

 <State 6>: 3.879ns
The critical path consists of the following:
	'load' operation 10 bit ('popcount_acc_load', bgn_inference.cpp:57) on local variable 'popcount_acc', bgn_inference.cpp:59 [27]  (0.000 ns)
	'select' operation 10 bit ('select_ln57_1', bgn_inference.cpp:57) [34]  (0.000 ns)
	'add' operation 10 bit ('popcount_acc', bgn_inference.cpp:70) [177]  (1.417 ns)
	'add' operation 11 bit ('bipolar_val', bgn_inference.cpp:73) [181]  (1.482 ns)
	'mul' operation 16 bit of DSP[190] ('mul_ln76', bgn_inference.cpp:76) [186]  (0.980 ns)

 <State 7>: 0.980ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[190] ('mul_ln76', bgn_inference.cpp:76) [186]  (0.980 ns)

 <State 8>: 1.760ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[190] ('mul_ln76', bgn_inference.cpp:76) [186]  (0.000 ns)
	'add' operation 16 bit of DSP[190] ('bn_calc', bgn_inference.cpp:76) [190]  (1.760 ns)

 <State 9>: 5.629ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[190] ('bn_calc', bgn_inference.cpp:76) [190]  (1.760 ns)
	'icmp' operation 1 bit ('icmp_ln81', bgn_inference.cpp:81) [193]  (1.306 ns)
	'select' operation 7 bit ('select_ln81', bgn_inference.cpp:81) [194]  (0.808 ns)
	'store' operation ('store_ln81', bgn_inference.cpp:81) of variable 'select_ln81', bgn_inference.cpp:81 7 bit on array 'hidden_out' [198]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
