#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 17 21:17:44 2024
# Process ID: 5924
# Current directory: F:/A/2024/plan0427/Bulid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5840 F:\A\2024\plan0427\Bulid\Top.xpr
# Log file: F:/A/2024/plan0427/Bulid/vivado.log
# Journal file: F:/A/2024/plan0427/Bulid\vivado.jou
#-----------------------------------------------------------start_gui
oopen_project F:/A/2024/plan0427/Bulid/Top.xprSScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2018/Vivado/2018.3/data/ip'.Iopen_project: Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 773.492 ; gain = 192.527
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:720]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:726]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:727]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:728]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:729]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:734]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:740]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:741]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:742]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:743]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:748]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:754]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:755]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:756]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:757]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:762]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:768]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:769]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:770]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:771]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:776]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:782]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:783]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:784]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:785]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:790]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:796]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:797]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:798]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:799]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:804]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:810]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:811]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:812]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:813]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:818]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:824]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:825]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:826]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:827]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:832]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:838]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:839]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:840]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:841]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:846]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:852]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:853]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:854]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:855]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:860]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:866]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:867]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:868]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:869]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:874]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:880]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:881]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:882]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:883]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:888]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:895]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:896]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:897]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:902]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:909]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:910]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:911]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:916]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:923]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:924]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:925]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:930]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1582]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1583]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1584]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1585]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1626]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1627]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1628]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1629]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1670]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1671]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1672]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1673]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1714]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1715]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1716]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1717]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1758]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1760]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1761]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1802]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1803]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1804]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1805]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2989] 'rd_addr_cs' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:298]
ERROR: [VRFC 10-2989] 'rd_addr_oe' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:299]
ERROR: [VRFC 10-2989] 'rd_addr_we' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:300]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 795.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 795.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:720]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:726]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:727]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:728]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:729]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:734]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:740]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:741]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:742]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:743]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:748]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:754]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:755]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:756]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:757]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:762]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:768]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:769]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:770]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:771]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:776]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:782]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:783]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:784]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:785]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:790]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:796]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:797]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:798]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:799]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:804]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:810]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:811]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:812]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:813]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:818]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:824]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:825]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:826]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:827]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:832]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:838]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:839]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:840]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:841]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:846]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:852]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:853]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:854]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:855]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:860]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:866]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:867]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:868]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:869]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:874]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:880]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:881]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:882]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:883]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:888]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:895]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:896]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:897]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:902]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:909]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:910]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:911]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:916]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:923]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:924]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:925]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:930]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1582]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1583]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1584]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1585]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1626]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1627]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1628]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1629]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1670]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1671]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1672]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1673]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1714]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1715]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1716]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1717]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1758]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1760]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1761]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1802]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1803]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1804]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1805]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
ERROR: [VRFC 10-2989] 'rd_sram_start' is not declared [F:/A/2024/plan0427/Src/wr_sram.v:297]
ERROR: [VRFC 10-2865] module 'wr_sram' ignored due to previous errors [F:/A/2024/plan0427/Src/wr_sram.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 814.234 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 814.234 ; gain = 11.141
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:720]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:726]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:727]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:728]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:729]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:734]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:740]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:741]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:742]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:743]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:748]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:754]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:755]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:756]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:757]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:762]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:768]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:769]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:770]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:771]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:776]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:782]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:783]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:784]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:785]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:790]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:796]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:797]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:798]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:799]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:804]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:810]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:811]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:812]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:813]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:818]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:824]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:825]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:826]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:827]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:832]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:838]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:839]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:840]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:841]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:846]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:852]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:853]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:854]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:855]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:860]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:866]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:867]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:868]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:869]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:874]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:880]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:881]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:882]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:883]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:888]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:895]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:896]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:897]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:902]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:909]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:910]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:911]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:916]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:923]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:924]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:925]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:930]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1582]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1583]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1584]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1585]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1626]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1627]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1628]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1629]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1670]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1671]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1672]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1673]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1714]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1715]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1716]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1717]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1758]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1760]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1761]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1802]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1803]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1804]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1805]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 817.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:729]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:757]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:771]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:785]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:855]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:883]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:897]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:925]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1487]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1534]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1580]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1585]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1629]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1668]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1673]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1717]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1761]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1800]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1805]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1844]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1849]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1893]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1932]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1937]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1976]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1981]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2025]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2064]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2069]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2113]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2157]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2191]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2192]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2193]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2194]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2196]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2197]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2198]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2199]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2201]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2202]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2203]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2279]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2302]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2310]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2329]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2391]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2395]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2403]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2426]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2427]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2434]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2453]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2484]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2515]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2520]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2527]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2551]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2558]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2582]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2589]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2608]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2620]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2639]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2651]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2675]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2682]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2713]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2732]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2744]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2763]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2768]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2775]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2794]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2806]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2837]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2856]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2861]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2868]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2887]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2892]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2899]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2923]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2930]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2949]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2961]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2980]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:2985]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3011]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3016]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3023]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3042]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3047]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3054]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3073]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3074]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3078]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3085]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3104]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3140]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3202]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3228]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 15 for port 'sram_addr_r' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sram_data' [F:/A/2024/plan0427/Src/Top.v:3233]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3240]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xsim.dir/tb_Top_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 66.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 17 21:33:22 2024...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:01:55 . Memory (MB): peak = 817.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '115' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 834.219 ; gain = 17.109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:02:31 . Memory (MB): peak = 834.219 ; gain = 17.109
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 834.219 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 834.219 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 834.219 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2903]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2934]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2996]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3027]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3058]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3089]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:19 . Memory (MB): peak = 834.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '79' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 834.219 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:01:50 . Memory (MB): peak = 834.219 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 851.531 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 851.531 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 960.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 960.508 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2903]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2934]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2996]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3027]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3058]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3089]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 960.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '57' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 960.508 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 960.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 960.508 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 960.508 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2903]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2934]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2996]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3027]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3058]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3089]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 960.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 960.508 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 960.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 964.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 964.203 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2903]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2934]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2996]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3027]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3058]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3089]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 964.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 964.203 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 964.203 ; gain = 0.027
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 964.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 964.203 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'port_idle' [F:/A/2024/plan0427/Src/Top.v:1107]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2903]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2934]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2996]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3027]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3058]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3089]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 964.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 964.203 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 964.203 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2903]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2934]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:2996]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3027]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3058]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3089]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3244]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_fifo_data' [F:/A/2024/plan0427/Src/Top.v:3399]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:07 . Memory (MB): peak = 965.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:885]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:891]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:892]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:893]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:894]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:899]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:905]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:906]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:907]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:908]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:913]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:919]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:920]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:921]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:922]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:927]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:933]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:934]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:935]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:936]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:941]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:947]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:948]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:949]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:950]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:955]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:961]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:962]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:963]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:964]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:969]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:975]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:983]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:989]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:997]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1003]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1011]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1017]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1025]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1031]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1039]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1045]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1053]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1059]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1067]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1081]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1095]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1747]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1748]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1749]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1750]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1791]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1792]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1793]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1794]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1835]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1836]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1837]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1838]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1879]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1880]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1881]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1882]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1923]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1924]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1925]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1926]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1967]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1968]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1969]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1970]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:894]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:908]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:936]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:978]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:992]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1006]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1076]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1090]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1652]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1750]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1789]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1794]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1833]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1877]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1882]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1921]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:1965]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:1970]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2009]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2014]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2058]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2102]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2146]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2190]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2234]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2317]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2322]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2355]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2356]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2358]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2360]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2361]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2363]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2365]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2366]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2367]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2368]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2476]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2488]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2519]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2550]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2569]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2581]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2600]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2612]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2631]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2643]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2662]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2674]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2705]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2724]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2736]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2767]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2817]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2860]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2880]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2891]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:12 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:970]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:976]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:977]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:978]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:979]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:984]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:990]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:991]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:992]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:993]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:998]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1004]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1005]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1006]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1007]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1012]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1018]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1019]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1020]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1021]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1026]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1032]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1033]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1035]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1046]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1047]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1049]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1060]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1061]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1063]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1074]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1075]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1077]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1088]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1089]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1091]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1102]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1103]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1105]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1116]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1117]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1119]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1130]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1131]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1133]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1144]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1145]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1147]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1158]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1159]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1161]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1172]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1173]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1175]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1254]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1255]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1256]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1257]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1257]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1380]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1381]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1382]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1383]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1383]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1391]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1392]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1393]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1394]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1394]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1517]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1518]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1519]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1520]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 965.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1252]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1253]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1254]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1255]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1255]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1378]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1379]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1380]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1381]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1381]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1389]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1390]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1391]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1392]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1392]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1515]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1516]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1517]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1518]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 965.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1252]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1253]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1254]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1255]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1255]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1378]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1379]
ERROR: [VRFC 10-1412] syntax error near rd0_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1380]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1381]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1381]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1389]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1390]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1391]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1392]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/Top.v:1392]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_eop [F:/A/2024/plan0427/Src/Top.v:1515]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_vld [F:/A/2024/plan0427/Src/Top.v:1516]
ERROR: [VRFC 10-1412] syntax error near rd1_por_rd_data [F:/A/2024/plan0427/Src/Top.v:1517]
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/Top.v:1518]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 965.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1057]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1071]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1085]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1099]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1239]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2095]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2142]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2193]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2237]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2281]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2325]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2413]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2501]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2545]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2589]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2677]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2721]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2765]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2800]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2801]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2803]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2805]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2806]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2807]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2808]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2809]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2811]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2812]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3055]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3074]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3075]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3086]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3179]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3323]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3427]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3478]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3509]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3520]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3551]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3571]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3582]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3664]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3675]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3695]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3726]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3757]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3768]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3788]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3819]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3830]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3861]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '59' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
ERROR: [VRFC 10-1412] syntax error near end [F:/A/2024/plan0427/Src/addr_gen.v:519]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/A/2024/plan0427/Src/addr_gen.v:519]
ERROR: [VRFC 10-2865] module 'addr_gen' ignored due to previous errors [F:/A/2024/plan0427/Src/addr_gen.v:23]
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 965.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1057]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1071]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1085]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1099]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1239]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2095]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2142]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2193]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2237]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2281]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2325]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2413]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2501]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2545]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2589]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2677]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2721]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2765]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2800]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2801]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2803]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2805]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2806]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2807]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2808]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2809]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2811]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2812]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3055]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3074]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3075]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3086]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3179]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3323]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3427]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3478]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3509]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3520]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3551]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3571]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3582]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3664]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3675]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3695]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3726]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3757]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3768]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3788]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3819]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3830]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3861]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:12 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1057]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1071]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1085]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1099]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1239]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2095]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2142]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2193]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2237]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2281]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2325]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2413]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2501]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2545]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2589]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2677]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2721]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2765]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2800]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2801]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2803]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2805]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2806]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2807]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2808]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2809]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2811]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2812]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3055]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3074]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3075]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3086]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3179]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3323]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3427]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3478]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3509]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3520]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3551]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3571]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3582]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3664]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3675]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3695]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3726]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3757]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3768]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3788]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3819]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3830]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3861]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1057]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1071]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1085]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1099]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1239]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2095]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2142]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2193]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2237]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2281]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2325]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2413]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2501]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2545]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2589]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2677]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2721]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2765]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2800]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2801]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2803]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2805]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2806]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2807]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2808]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2809]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2811]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2812]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3055]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3074]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3075]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3086]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3179]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3323]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3427]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3478]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3509]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3520]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3551]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3571]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3582]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3664]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3675]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3695]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3726]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3757]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3768]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3788]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3819]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3830]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3861]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1057]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1071]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1085]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1099]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1239]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2095]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2142]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2193]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2237]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2281]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2325]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2369]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2413]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2457]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2501]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2545]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2589]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2633]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2677]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2721]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2765]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2798]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2800]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2801]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2803]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2805]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2806]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2807]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2808]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2809]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2810]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2811]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2812]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2813]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3055]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3074]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3075]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3086]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3179]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3260]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3322]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3323]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3384]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3396]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3415]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3427]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3446]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3458]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3478]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3508]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3509]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3520]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3539]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3540]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3551]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3570]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3571]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3582]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3601]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3602]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3613]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3632]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3633]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3644]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3663]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3664]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3675]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3695]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3706]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3725]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3726]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3737]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3756]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3757]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3768]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3787]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3788]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3819]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3830]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3849]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3861]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1034]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1040]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1041]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1042]
INFO: [VRFC 10-2458] undeclared symbol port1_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1043]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1048]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1054]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1055]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port2_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1057]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1062]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1068]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1069]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1076]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1082]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1083]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1096]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1097]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1111]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1125]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1139]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1153]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1167]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1181]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1195]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1209]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1223]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1237]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2190]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2191]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2192]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2193]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2234]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2235]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2236]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2237]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2278]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2279]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2280]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2281]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2322]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2323]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2324]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2325]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2366]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2367]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2368]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2369]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2410]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2411]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2412]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2413]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'port2_full' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:248]
ERROR: [VRFC 10-3180] cannot find port 'port2_ready' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:247]
ERROR: [VRFC 10-3180] cannot find port 'port2_rd_data' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:246]
ERROR: [VRFC 10-3180] cannot find port 'port2_rd_vld' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:245]
ERROR: [VRFC 10-3180] cannot find port 'port2_rd_eop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:244]
ERROR: [VRFC 10-3180] cannot find port 'port2_rd_sop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:243]
ERROR: [VRFC 10-3180] cannot find port 'port2_wr_data' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:242]
ERROR: [VRFC 10-3180] cannot find port 'port2_wr_vld' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:241]
ERROR: [VRFC 10-3180] cannot find port 'port2_wr_eop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:240]
ERROR: [VRFC 10-3180] cannot find port 'port2_wr_sop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:239]
ERROR: [VRFC 10-3180] cannot find port 'port1_full' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:238]
ERROR: [VRFC 10-3180] cannot find port 'port1_ready' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:237]
ERROR: [VRFC 10-3180] cannot find port 'port1_rd_data' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:236]
ERROR: [VRFC 10-3180] cannot find port 'port1_rd_vld' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:235]
ERROR: [VRFC 10-3180] cannot find port 'port1_rd_eop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:234]
ERROR: [VRFC 10-3180] cannot find port 'port1_rd_sop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:233]
ERROR: [VRFC 10-3180] cannot find port 'port1_wr_data' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:232]
ERROR: [VRFC 10-3180] cannot find port 'port1_wr_vld' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:231]
ERROR: [VRFC 10-3180] cannot find port 'port1_wr_eop' on this module [F:/A/2024/plan0427/Sim/tb_Top.v:230]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1091]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1092]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1093]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1105]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1106]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1119]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1120]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1133]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1134]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1147]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1161]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1175]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1189]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1203]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1217]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1231]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1245]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1258]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1259]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2212]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2213]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2214]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2215]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2256]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2257]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2258]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2259]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2300]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2301]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2302]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2303]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2344]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2345]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2346]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2347]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2388]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2389]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2390]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2391]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2432]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2433]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2434]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2435]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2476]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2477]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2478]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2479]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2520]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2521]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2522]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2523]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1093]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1191]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1233]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1261]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2117]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2164]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2259]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2303]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2347]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2391]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2430]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2435]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2474]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2479]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2518]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2523]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2567]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2606]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2611]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2743]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2782]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2820]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2821]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2822]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2823]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2824]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2826]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2827]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2828]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2831]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2832]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2833]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2834]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3437]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3449]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3480]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3511]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3530]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3542]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3561]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3573]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3592]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3604]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3635]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3654]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3685]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3697]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3728]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3747]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3759]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3778]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3790]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3809]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3821]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3840]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3852]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3871]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3883]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:10 . Memory (MB): peak = 965.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1056]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1070]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1084]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1090]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1091]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1092]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1093]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1098]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1104]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1105]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1106]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1112]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1118]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1119]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1120]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1126]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1132]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1133]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1134]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1140]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1146]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1147]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1154]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1160]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1161]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1168]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1174]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1175]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1188]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1189]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1202]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1203]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1216]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1217]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1230]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1231]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1244]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1245]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1258]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1259]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2212]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2213]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2214]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2215]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2256]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2257]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2258]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2259]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2300]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2301]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2302]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2303]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2344]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2345]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2346]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2347]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2388]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2389]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2390]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2391]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2432]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2433]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2434]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2435]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2476]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2477]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2478]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2479]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2520]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2521]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2522]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2523]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1093]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1163]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1191]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1233]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1261]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2117]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2164]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2259]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2303]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2347]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2391]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2430]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2435]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2474]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2479]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2518]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2523]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2567]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2606]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2611]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2655]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2694]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2699]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2738]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2743]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2782]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2787]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2820]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2821]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2822]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2823]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2824]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2826]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2827]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2828]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2829]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2831]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2832]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2833]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2834]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2941]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2942]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2953]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2973]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2984]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3015]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3034]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3035]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3065]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3077]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3096]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3158]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3252]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3263]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3282]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3294]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3375]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3376]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3406]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3418]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3437]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3438]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3449]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3468]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3480]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3500]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3511]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3530]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3531]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3542]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3561]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3562]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3573]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3592]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3593]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3604]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3624]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3635]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3654]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3655]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3685]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3686]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3697]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3716]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3717]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3728]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3747]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3748]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3759]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3778]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3779]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3790]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3809]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3810]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3821]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3840]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3841]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3852]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3871]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3883]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 965.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 965.699 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 965.699 ; gain = 0.000
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
run 5 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/u_Top/u_addr_gen0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1105]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1106]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1108]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1119]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1120]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1122]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1133]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1134]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1136]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1147]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1150]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1161]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1164]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1175]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1189]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1203]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1217]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1231]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1245]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1259]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1273]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2227]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2228]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2229]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2230]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2271]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2272]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2273]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2274]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2315]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2316]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2317]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2318]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2359]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2360]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2361]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2362]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2403]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2404]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2405]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2406]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2447]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2448]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2449]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2450]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2491]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2492]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2493]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2494]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2535]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2536]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2537]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2538]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 981.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 981.887 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1234]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1276]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2132]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2179]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2230]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2274]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2318]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2406]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2450]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2494]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2582]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2626]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2665]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2670]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2714]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2753]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2758]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2797]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2835]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2836]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2837]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2839]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2840]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2842]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2843]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2844]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2845]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2846]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2847]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2937]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2957]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2968]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2988]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2999]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3030]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3050]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3061]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3081]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3092]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3143]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3174]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3204]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3329]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3360]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3390]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3391]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3453]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3483]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3484]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3514]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3515]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3576]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3607]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3608]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3638]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3639]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3669]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3731]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3732]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3762]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3763]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3793]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3794]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3824]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3825]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3855]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3856]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3886]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3887]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3898]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 981.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 981.887 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 981.887 ; gain = 0.000
run 5 us
run 5 us
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1105]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1106]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1108]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1119]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1120]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1122]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1133]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1134]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1136]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1147]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1150]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1161]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1164]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1175]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1189]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1203]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1217]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1231]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1245]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1259]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1273]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2227]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2228]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2229]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2230]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2271]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2272]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2273]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2274]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2315]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2316]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2317]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2318]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2359]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2360]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2361]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2362]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2403]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2404]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2405]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2406]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2447]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2448]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2449]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2450]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2491]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2492]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2493]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2494]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2535]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2536]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2537]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2538]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 984.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 984.785 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1234]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1276]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2132]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2179]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2230]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2274]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2318]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2406]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2450]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2494]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2582]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2626]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2665]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2670]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2714]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2753]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2758]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2797]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2835]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2836]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2837]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2839]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2840]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2842]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2843]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2844]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2845]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2846]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2847]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2937]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2957]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2968]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2988]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2999]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3030]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3050]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3061]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3081]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3092]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3143]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3174]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3204]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3329]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3360]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3390]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3391]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3453]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3483]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3484]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3514]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3515]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3576]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3607]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3608]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3638]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3639]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3669]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3731]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3732]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3762]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3763]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3793]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3794]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3824]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3825]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3855]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3856]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3886]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3887]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3898]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 984.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 984.785 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 984.785 ; gain = 0.000
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1071]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1085]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1099]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1105]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1106]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1108]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1113]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1119]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1120]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1122]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1127]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1133]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1134]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1136]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1141]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1147]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1150]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1155]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1161]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1164]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1169]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1175]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1189]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1203]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1217]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1231]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1245]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1259]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1273]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2227]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2228]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2229]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2230]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2271]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2272]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2273]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2274]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2315]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2316]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2317]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2318]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2359]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2360]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2361]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2362]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2403]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2404]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2405]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2406]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2447]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2448]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2449]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2450]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2491]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2492]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2493]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2494]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2535]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2536]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2537]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2538]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1234]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1276]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2132]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2179]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2230]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2274]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2318]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2357]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2362]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2406]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2450]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2489]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2494]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2533]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2538]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2582]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2626]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2665]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2670]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2709]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2714]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2753]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2758]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2797]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2802]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2835]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2836]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2837]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2839]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2840]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2842]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2843]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2844]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2845]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2846]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2847]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2850]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2937]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2956]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2957]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2968]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2987]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2988]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2999]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3018]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3019]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3030]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3049]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3050]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3061]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3080]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3081]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3092]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3143]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3174]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3204]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3329]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3360]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3390]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3391]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3422]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3452]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3453]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3483]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3484]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3514]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3515]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3545]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3546]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3576]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3577]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3607]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3608]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3638]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3639]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3669]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3670]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3700]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3701]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3731]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3732]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3762]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3763]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3793]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3794]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3824]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3825]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3855]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3856]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3886]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3887]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3898]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1003.633 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 1003.633 ; gain = 0.000
run 5 us
run 5 us
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1101]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1108]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1109]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1115]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1122]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1123]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1129]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1136]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1137]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1150]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1151]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1164]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1165]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2229]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2230]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2231]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2232]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2273]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2274]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2275]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2276]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2317]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2318]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2320]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2361]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2362]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2363]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2364]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2405]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2406]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2407]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2408]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2449]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2450]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2451]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2452]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2493]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2494]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2495]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2496]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2537]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2538]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2539]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2540]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2134]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2181]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2271]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2403]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2535]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2667]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2837]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2839]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2840]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2842]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2843]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2844]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2845]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2846]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2847]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2850]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2851]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2852]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2958]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2970]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3001]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3032]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3051]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3063]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3082]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3083]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1003.633 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 1003.633 ; gain = 0.000
run 5 us
run 5 us
run 5 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1101]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1108]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1109]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1115]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1122]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1123]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1129]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1136]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1137]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1150]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1151]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1164]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1165]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2229]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2230]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2231]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2232]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2273]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2274]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2275]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2276]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2317]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2318]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2320]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2361]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2362]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2363]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2364]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2405]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2406]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2407]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2408]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2449]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2450]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2451]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2452]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2493]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2494]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2495]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2496]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2537]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2538]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2539]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2540]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1166]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2134]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2181]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2232]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2271]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2276]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2320]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2364]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2403]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2408]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2447]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2452]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2491]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2496]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2535]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2540]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2584]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2623]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2628]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2667]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2672]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2716]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2755]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2760]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2799]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 517 for port 'addr_use' [F:/A/2024/plan0427/Src/Top.v:2804]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2837]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2838]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2839]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2840]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2841]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2842]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2843]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2844]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2845]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2846]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2847]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2848]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2849]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2850]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2851]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2852]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2939]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2958]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:2970]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:2989]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:2990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3001]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3020]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3032]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3051]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3063]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3082]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3083]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1003.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1003.633 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1003.633 ; gain = 0.000
run 5 us
run 5 us
run 5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1073]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1087]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1101]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1107]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1108]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1109]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1110]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1115]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1121]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1122]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1123]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1124]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1129]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1135]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1136]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1137]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1138]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1149]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1150]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1151]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1152]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1163]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1164]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1165]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1166]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2229]
INFO: [VRFC 10-2458] undeclared symbol rd2_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2230]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2231]
INFO: [VRFC 10-2458] undeclared symbol rd2_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2232]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2273]
INFO: [VRFC 10-2458] undeclared symbol rd3_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2274]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2275]
INFO: [VRFC 10-2458] undeclared symbol rd3_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2276]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2317]
INFO: [VRFC 10-2458] undeclared symbol rd4_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2318]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd4_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2320]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2361]
INFO: [VRFC 10-2458] undeclared symbol rd5_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2362]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2363]
INFO: [VRFC 10-2458] undeclared symbol rd5_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2364]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2405]
INFO: [VRFC 10-2458] undeclared symbol rd6_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2406]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2407]
INFO: [VRFC 10-2458] undeclared symbol rd6_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2408]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2449]
INFO: [VRFC 10-2458] undeclared symbol rd7_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2450]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2451]
INFO: [VRFC 10-2458] undeclared symbol rd7_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2452]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2493]
INFO: [VRFC 10-2458] undeclared symbol rd8_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2494]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2495]
INFO: [VRFC 10-2458] undeclared symbol rd8_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2496]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_addr, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2537]
INFO: [VRFC 10-2458] undeclared symbol rd9_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2538]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2539]
INFO: [VRFC 10-2458] undeclared symbol rd9_addr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2540]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd2_addr_use' [F:/A/2024/plan0427/Src/Top.v:2963]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd2_addr_use' [F:/A/2024/plan0427/Src/Top.v:2964]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd3_addr_use' [F:/A/2024/plan0427/Src/Top.v:2965]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd3_addr_use' [F:/A/2024/plan0427/Src/Top.v:2966]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd4_addr_use' [F:/A/2024/plan0427/Src/Top.v:2967]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd4_addr_use' [F:/A/2024/plan0427/Src/Top.v:2968]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd5_addr_use' [F:/A/2024/plan0427/Src/Top.v:2969]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd5_addr_use' [F:/A/2024/plan0427/Src/Top.v:2970]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd6_addr_use' [F:/A/2024/plan0427/Src/Top.v:2971]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd6_addr_use' [F:/A/2024/plan0427/Src/Top.v:2972]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd7_addr_use' [F:/A/2024/plan0427/Src/Top.v:2973]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd7_addr_use' [F:/A/2024/plan0427/Src/Top.v:2974]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd8_addr_use' [F:/A/2024/plan0427/Src/Top.v:2975]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd8_addr_use' [F:/A/2024/plan0427/Src/Top.v:2976]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd9_addr_use' [F:/A/2024/plan0427/Src/Top.v:2977]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd9_addr_use' [F:/A/2024/plan0427/Src/Top.v:2978]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd10_addr_use' [F:/A/2024/plan0427/Src/Top.v:2979]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd10_addr_use' [F:/A/2024/plan0427/Src/Top.v:2980]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rd11_addr_use' [F:/A/2024/plan0427/Src/Top.v:2981]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1120.277 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/xsim.dir/tb_Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 18 21:35:48 2024...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:03 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 're_done' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:16 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1120.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1120.277 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.277 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.277 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1123.422 ; gain = 3.145
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:79]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:80]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:95]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:63]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1222]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1306]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1348]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2204]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2251]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2297]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2341]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2385]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2429]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2473]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2517]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2561]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2605]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2649]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2693]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2737]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2781]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2825]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2869]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2907]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2908]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2909]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2910]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2911]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3094]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3176]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3280]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3362]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3373]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3393]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3423]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3424]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3435]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3454]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3455]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3466]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3486]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3497]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3516]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3517]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3528]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3547]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3548]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3559]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3578]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3579]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3590]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3609]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3610]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3621]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3640]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3641]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3652]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3671]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3672]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3702]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3703]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3714]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3733]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3734]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3745]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3764]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3765]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3776]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3795]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3796]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3807]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3826]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3827]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3838]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3857]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3858]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3869]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3888]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3889]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3900]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3919]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3920]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3931]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3950]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3951]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3962]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3981]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3982]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3993]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4012]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4013]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4024]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4055]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3075]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3074]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3106]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3105]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3137]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3136]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3168]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3167]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3199]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3198]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3230]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3229]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3261]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3260]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3292]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3291]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3323]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3322]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3354]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1332.605 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1143]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1157]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1171]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1177]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1178]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1179]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1180]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1191]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1192]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1193]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1194]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1205]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1206]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1207]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1208]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1219]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1220]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1221]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1222]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1233]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1234]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1235]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1236]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1247]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1248]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1249]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1250]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1261]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1262]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1263]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1264]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1275]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1276]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1277]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1278]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1289]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1290]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1291]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1292]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1303]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1304]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1305]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1306]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1317]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1318]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1319]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1320]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1331]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1332]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1333]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1334]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1345]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1346]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1347]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1348]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2963]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2965]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3091]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3092]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3093]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3094]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3113]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3114]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3124]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3125]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3153]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3154]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3155]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3156]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3184]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3185]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3186]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3187]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3215]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3216]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3217]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3218]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3246]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3247]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3248]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3249]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3277]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3278]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3279]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3280]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3075]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3074]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3106]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3105]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3137]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3136]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3168]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3167]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3199]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3198]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3230]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3229]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3261]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3260]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3292]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3291]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3323]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3322]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3354]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2968]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2970]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3100]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3101]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3102]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3103]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3132]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3133]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3134]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3163]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3164]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3165]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3194]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3195]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3196]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3225]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3226]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3227]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3256]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3257]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3258]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3289]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3115]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3114]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3146]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3145]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3177]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3176]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3208]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3207]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3239]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3238]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3270]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3269]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3301]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3300]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3332]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3331]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3363]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_ren' on this module [F:/A/2024/plan0427/Src/Top.v:3362]
ERROR: [VRFC 10-3180] cannot find port 'wr_fifo_data' on this module [F:/A/2024/plan0427/Src/Top.v:3394]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2968]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2970]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3100]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3101]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3102]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3103]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3132]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3133]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3134]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3163]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3164]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3165]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3194]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3195]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3196]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3225]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3226]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3227]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3256]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3257]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3258]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3289]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2209]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2242]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2256]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2302]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2346]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2390]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2434]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2478]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2522]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2566]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2610]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2654]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2698]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2742]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2874]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2923]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2924]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3153]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3351]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3382]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3444]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3475]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3506]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3525]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3537]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3587]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3618]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3649]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3661]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3723]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3754]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3773]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3785]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3804]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3816]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3847]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3866]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3878]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3897]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3898]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3909]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3940]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3960]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3971]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4002]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4022]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4064]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.605 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2968]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2970]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3100]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3101]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3102]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3103]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3132]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3133]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3134]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3163]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3164]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3165]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3194]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3195]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3196]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3225]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3226]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3227]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3256]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3257]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3258]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3289]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2209]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2242]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2256]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2302]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2346]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2390]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2434]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2478]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2522]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2566]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2610]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2654]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2698]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2742]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2874]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2923]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2924]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3153]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3351]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3382]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3444]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3475]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3506]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3525]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3537]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3587]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3618]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3649]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3661]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3723]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3754]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3773]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3785]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3804]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3816]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3847]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3866]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3878]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3897]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3898]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3909]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3940]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3960]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3971]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4002]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4022]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4064]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1332.605 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2968]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2970]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3100]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3101]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3102]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3103]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3132]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3133]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3134]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3163]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3164]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3165]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3194]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3195]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3196]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3225]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3226]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3227]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3256]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3257]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3258]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3289]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2209]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2242]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2256]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2302]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2346]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2390]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2434]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2478]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2522]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2566]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2610]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2654]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2698]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2742]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2874]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2923]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2924]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 26 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3153]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3351]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3382]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3444]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3475]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3506]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3525]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3537]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3587]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3618]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3649]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3661]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3723]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3754]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3773]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3785]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3804]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3816]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3847]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3866]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3878]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3897]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3898]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3909]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3940]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3960]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3971]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4002]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4022]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4064]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.605 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/queue_fifo/sim/queue_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/data_fifo/sim/data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Ip/wr_fifo/sim/wr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol port0_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1148]
INFO: [VRFC 10-2458] undeclared symbol port1_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1162]
INFO: [VRFC 10-2458] undeclared symbol port2_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1176]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1182]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1183]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1184]
INFO: [VRFC 10-2458] undeclared symbol port3_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1185]
INFO: [VRFC 10-2458] undeclared symbol port3_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1190]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1196]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1197]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1198]
INFO: [VRFC 10-2458] undeclared symbol port4_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1199]
INFO: [VRFC 10-2458] undeclared symbol port4_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1204]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1210]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1211]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1212]
INFO: [VRFC 10-2458] undeclared symbol port5_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1213]
INFO: [VRFC 10-2458] undeclared symbol port5_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1218]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1224]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1225]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1226]
INFO: [VRFC 10-2458] undeclared symbol port6_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1227]
INFO: [VRFC 10-2458] undeclared symbol port6_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1232]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1238]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1239]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1240]
INFO: [VRFC 10-2458] undeclared symbol port7_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1241]
INFO: [VRFC 10-2458] undeclared symbol port7_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1246]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1252]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1253]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1254]
INFO: [VRFC 10-2458] undeclared symbol port8_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1255]
INFO: [VRFC 10-2458] undeclared symbol port8_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1260]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1266]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1267]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1268]
INFO: [VRFC 10-2458] undeclared symbol port9_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1269]
INFO: [VRFC 10-2458] undeclared symbol port9_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1274]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1280]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1281]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1282]
INFO: [VRFC 10-2458] undeclared symbol port10_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1283]
INFO: [VRFC 10-2458] undeclared symbol port10_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1288]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1294]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1295]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1296]
INFO: [VRFC 10-2458] undeclared symbol port11_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1297]
INFO: [VRFC 10-2458] undeclared symbol port11_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1302]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1308]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1309]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1310]
INFO: [VRFC 10-2458] undeclared symbol port12_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1311]
INFO: [VRFC 10-2458] undeclared symbol port12_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1316]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1322]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1323]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1324]
INFO: [VRFC 10-2458] undeclared symbol port13_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1325]
INFO: [VRFC 10-2458] undeclared symbol port13_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1330]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1336]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1337]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1338]
INFO: [VRFC 10-2458] undeclared symbol port14_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1339]
INFO: [VRFC 10-2458] undeclared symbol port14_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1344]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1350]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1351]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1352]
INFO: [VRFC 10-2458] undeclared symbol port15_wr_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1353]
INFO: [VRFC 10-2458] undeclared symbol port15_port_full, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:1358]
INFO: [VRFC 10-2458] undeclared symbol port_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2968]
INFO: [VRFC 10-2458] undeclared symbol rd_req_done, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:2970]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3100]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3101]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3102]
INFO: [VRFC 10-2458] undeclared symbol sram0_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3103]
INFO: [VRFC 10-2458] undeclared symbol wr_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3122]
INFO: [VRFC 10-2458] undeclared symbol rd_use, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3123]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3131]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3132]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3133]
INFO: [VRFC 10-2458] undeclared symbol sram1_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3134]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3162]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3163]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3164]
INFO: [VRFC 10-2458] undeclared symbol sram2_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3165]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3193]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3194]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3195]
INFO: [VRFC 10-2458] undeclared symbol sram3_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3196]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3224]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3225]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3226]
INFO: [VRFC 10-2458] undeclared symbol sram4_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3227]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3255]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3256]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3257]
INFO: [VRFC 10-2458] undeclared symbol sram5_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3258]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_sop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3286]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_eop, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3287]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_vld, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3288]
INFO: [VRFC 10-2458] undeclared symbol sram6_rd_data, assumed default net type wire [F:/A/2024/plan0427/Src/Top.v:3289]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/addr_re.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_re
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/queue_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_gen
WARNING: [VRFC 10-3380] identifier 'pri_cnt' is used before its declaration [F:/A/2024/plan0427/Src/queue_gen.v:541]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_lead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_lead
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Src/wr_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_sram
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:69]
WARNING: [VRFC 10-3380] identifier 'curr_state' is used before its declaration [F:/A/2024/plan0427/Src/wr_sram.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/A/2024/plan0427/Sim/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
"xvhdl --incr --relax -prj tb_Top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/A/2024/plan0427/Bulid/Top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0f3391eee934edcb17d03bca688668d --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1283]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1297]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wr_data' [F:/A/2024/plan0427/Src/Top.v:1353]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2209]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'port3_info' [F:/A/2024/plan0427/Src/Top.v:2242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2256]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2302]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2346]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2390]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2434]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2478]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2522]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2566]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2610]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2654]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2698]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2742]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2786]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2830]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'rd_info' [F:/A/2024/plan0427/Src/Top.v:2874]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port0_rd_info' [F:/A/2024/plan0427/Src/Top.v:2912]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'port1_rd_info' [F:/A/2024/plan0427/Src/Top.v:2913]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port2_rd_info' [F:/A/2024/plan0427/Src/Top.v:2914]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port3_rd_info' [F:/A/2024/plan0427/Src/Top.v:2915]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port4_rd_info' [F:/A/2024/plan0427/Src/Top.v:2916]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port5_rd_info' [F:/A/2024/plan0427/Src/Top.v:2917]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port6_rd_info' [F:/A/2024/plan0427/Src/Top.v:2918]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port7_rd_info' [F:/A/2024/plan0427/Src/Top.v:2919]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port8_rd_info' [F:/A/2024/plan0427/Src/Top.v:2920]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port9_rd_info' [F:/A/2024/plan0427/Src/Top.v:2921]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port10_rd_info' [F:/A/2024/plan0427/Src/Top.v:2922]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port11_rd_info' [F:/A/2024/plan0427/Src/Top.v:2923]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port12_rd_info' [F:/A/2024/plan0427/Src/Top.v:2924]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port13_rd_info' [F:/A/2024/plan0427/Src/Top.v:2925]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port14_rd_info' [F:/A/2024/plan0427/Src/Top.v:2926]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 28 for port 'port15_rd_info' [F:/A/2024/plan0427/Src/Top.v:2927]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'port_rd_info' [F:/A/2024/plan0427/Src/Top.v:2964]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3153]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3154]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3184]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3247]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3278]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3308]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3339]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3351]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3370]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3371]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3382]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3401]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3402]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3432]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3444]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3463]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3464]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3475]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3495]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3506]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3525]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3526]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3537]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3556]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3557]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3568]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3587]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3588]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3599]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3618]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3619]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3630]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3649]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3650]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3661]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3680]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3681]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3711]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3712]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3723]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3742]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3743]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3754]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3773]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3774]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3785]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3804]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3816]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3836]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3847]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3866]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3867]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3878]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3897]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3898]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3909]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3928]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3929]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3940]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3959]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3960]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:3971]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:3990]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:3991]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4002]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4021]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4022]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'wr_use' [F:/A/2024/plan0427/Src/Top.v:4052]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'rd_use' [F:/A/2024/plan0427/Src/Top.v:4053]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'port_rd_data' [F:/A/2024/plan0427/Src/Top.v:4064]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.wr_lead
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.data_fifo
Compiling module xil_defaultlib.addr_gen
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.queue_fifo
Compiling module xil_defaultlib.queue_gen
Compiling module xil_defaultlib.addr_ctrl
Compiling module xil_defaultlib.addr_re
Compiling module xil_defaultlib.wr_sram
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=1)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=2)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=3)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=4)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=5)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=6)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=7)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=8)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=9)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=10)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=11)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=12)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=13)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=14)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=15)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=16)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=17)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=18)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=19)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=20)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=21)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=22)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=23)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=24)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=25)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=26)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=27)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=28)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=29)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=30)
Compiling module xil_defaultlib.wr_sram(SRAM_INDEX=31)
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1332.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1332.605 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.605 ; gain = 0.000
run 20 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.605 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 08:32:45 2024...
