<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - ODIN_II/SRC/netlist_create_from_ast.cpp</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">ODIN_II/SRC</a> - netlist_create_from_ast.cpp<span style="font-size: 80%;"> (source / <a href="netlist_create_from_ast.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2305</td>
            <td class="headerCovTableEntry">2694</td>
            <td class="headerCovTableEntryMed">85.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-06-27 11:16:08</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">42</td>
            <td class="headerCovTableEntry">45</td>
            <td class="headerCovTableEntryHi">93.3 %</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Permission is hereby granted, free of charge, to any person</a>
<a name="3"><span class="lineNum">       3 </span>            :  * obtaining a copy of this software and associated documentation</a>
<a name="4"><span class="lineNum">       4 </span>            :  * files (the &quot;Software&quot;), to deal in the Software without</a>
<a name="5"><span class="lineNum">       5 </span>            :  * restriction, including without limitation the rights to use,</a>
<a name="6"><span class="lineNum">       6 </span>            :  * copy, modify, merge, publish, distribute, sublicense, and/or sell</a>
<a name="7"><span class="lineNum">       7 </span>            :  * copies of the Software, and to permit persons to whom the</a>
<a name="8"><span class="lineNum">       8 </span>            :  * Software is furnished to do so, subject to the following</a>
<a name="9"><span class="lineNum">       9 </span>            :  * conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be</a>
<a name="12"><span class="lineNum">      12 </span>            :  * included in all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</a>
<a name="15"><span class="lineNum">      15 </span>            :  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</a>
<a name="16"><span class="lineNum">      16 </span>            :  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</a>
<a name="17"><span class="lineNum">      17 </span>            :  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</a>
<a name="18"><span class="lineNum">      18 </span>            :  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</a>
<a name="20"><span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="21"><span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;string.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;stdio.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;stdlib.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;string.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;math.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;string&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;odin_types.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;odin_globals.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;netlist_utils.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;odin_util.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;ast_util.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;netlist_create_from_ast.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;string_cache.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;netlist_visualizer.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;parse_making_ast.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;node_creation_library.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;multipliers.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;hard_blocks.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;memories.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;implicit_memory.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;adders.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;subtractions.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;ast_elaborate.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;vtr_util.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;vtr_memory.h&quot;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : /* NAMING CONVENTIONS</a>
<a name="52"><span class="lineNum">      52 </span>            :  * {previous_string}.instance_name</a>
<a name="53"><span class="lineNum">      53 </span>            :  * {previous_string}.instance_name^signal_name</a>
<a name="54"><span class="lineNum">      54 </span>            :  * {previous_string}.instance_name^signal_name~bit</a>
<a name="55"><span class="lineNum">      55 </span>            :  */</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : #define INSTANTIATE_DRIVERS 1</a>
<a name="58"><span class="lineNum">      58 </span>            : #define ALIAS_INPUTS 2</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            : STRING_CACHE* output_nets_sc;</a>
<a name="61"><span class="lineNum">      61 </span>            : STRING_CACHE* input_nets_sc;</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : signal_list_t* local_clock_list;</a>
<a name="64"><span class="lineNum">      64 </span>            : short local_clock_found;</a>
<a name="65"><span class="lineNum">      65 </span>            : int local_clock_idx;</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : /* CONSTANT NET ELEMENTS */</a>
<a name="68"><span class="lineNum">      68 </span>            : char* one_string;</a>
<a name="69"><span class="lineNum">      69 </span>            : char* zero_string;</a>
<a name="70"><span class="lineNum">      70 </span>            : char* pad_string;</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            : netlist_t* verilog_netlist;</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : int netlist_create_line_number = -2;</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : circuit_type_e type_of_circuit;</a>
<a name="77"><span class="lineNum">      77 </span>            : edge_type_e circuit_edge;</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            : /* PROTOTYPES */</a>
<a name="80"><span class="lineNum">      80 </span>            : void convert_ast_to_netlist_recursing_via_modules(ast_node_t** current_module, char* instance_name, sc_hierarchy* local_ref, int level);</a>
<a name="81"><span class="lineNum">      81 </span>            : signal_list_t* netlist_expand_ast_of_module(ast_node_t** node, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            : void create_all_driver_nets_in_this_scope(char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : void create_top_driver_nets(ast_node_t* module, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="86"><span class="lineNum">      86 </span>            : void create_top_output_nodes(ast_node_t* module, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="87"><span class="lineNum">      87 </span>            : nnet_t* define_nets_with_driver(ast_node_t* var_declare, char* instance_name_prefix);</a>
<a name="88"><span class="lineNum">      88 </span>            : nnet_t* define_nodes_and_nets_with_driver(ast_node_t* var_declare, char* instance_name_prefix);</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : void connect_hard_block_and_alias(ast_node_t* hb_instance, char* instance_name_prefix, int outport_size, sc_hierarchy* local_ref);</a>
<a name="91"><span class="lineNum">      91 </span>            : void connect_module_instantiation_and_alias(short PASS, ast_node_t* module_instance, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="92"><span class="lineNum">      92 </span>            : signal_list_t* connect_function_instantiation_and_alias(short PASS, ast_node_t* module_instance, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="93"><span class="lineNum">      93 </span>            : signal_list_t* connect_task_instantiation_and_alias(short PASS, ast_node_t* task_instance, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="94"><span class="lineNum">      94 </span>            : int check_for_initial_reg_value(ast_node_t* var_declare, long* value);</a>
<a name="95"><span class="lineNum">      95 </span>            : void define_latchs_initial_value_inside_initial_statement(ast_node_t* initial_node, sc_hierarchy* local_ref);</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            : signal_list_t* concatenate_signal_lists(signal_list_t** signal_lists, int num_signal_lists);</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            : signal_list_t* create_gate(ast_node_t* gate, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="100"><span class="lineNum">     100 </span>            : signal_list_t* create_hard_block(ast_node_t* block, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="101"><span class="lineNum">     101 </span>            : signal_list_t* create_pins(ast_node_t* var_declare, char* name, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="102"><span class="lineNum">     102 </span>            : signal_list_t* create_output_pin(ast_node_t* var_declare, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="103"><span class="lineNum">     103 </span>            : signal_list_t* assignment_alias(ast_node_t* assignment, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="104"><span class="lineNum">     104 </span>            : signal_list_t* create_operation_node(ast_node_t* op, signal_list_t** input_lists, int list_size, char* instance_name_prefix);</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            : void terminate_continuous_assignment(ast_node_t* node, signal_list_t* assignment, char* instance_name_prefix);</a>
<a name="107"><span class="lineNum">     107 </span>            : void terminate_registered_assignment(ast_node_t* always_node, signal_list_t* assignment, signal_list_t* potential_clocks, sc_hierarchy* local_ref);</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : signal_list_t* create_case(ast_node_t* case_ast, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="110"><span class="lineNum">     110 </span>            : void create_case_control_signals(ast_node_t* case_list_of_items, ast_node_t** compare_against, nnode_t* case_node, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="111"><span class="lineNum">     111 </span>            : signal_list_t* create_case_mux_statements(ast_node_t* case_list_of_items, nnode_t* case_node, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="112"><span class="lineNum">     112 </span>            : signal_list_t* create_if(ast_node_t* if_ast, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="113"><span class="lineNum">     113 </span>            : void create_if_control_signals(ast_node_t** if_expression, nnode_t* if_node, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="114"><span class="lineNum">     114 </span>            : signal_list_t* create_if_mux_statements(ast_node_t* if_ast, nnode_t* if_node, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="115"><span class="lineNum">     115 </span>            : signal_list_t* create_if_for_question(ast_node_t* if_ast, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="116"><span class="lineNum">     116 </span>            : signal_list_t* create_if_question_mux_expressions(ast_node_t* if_ast, nnode_t* if_node, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="117"><span class="lineNum">     117 </span>            : signal_list_t* create_mux_statements(signal_list_t** statement_lists, nnode_t* case_node, int num_statement_lists, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="118"><span class="lineNum">     118 </span>            : signal_list_t* create_mux_expressions(signal_list_t** expression_lists, nnode_t* mux_node, int num_expression_lists, char* instance_name_prefix);</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : signal_list_t* evaluate_sensitivity_list(ast_node_t* delay_control, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : int alias_output_assign_pins_to_inputs(char_list_t* output_list, signal_list_t* input_list, ast_node_t* node);</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : int find_smallest_non_numerical(ast_node_t* node, signal_list_t** input_list, int num_input_lists);</a>
<a name="125"><span class="lineNum">     125 </span>            : void pad_with_zeros(ast_node_t* node, signal_list_t* list, int pad_size, char* instance_name_prefix);</a>
<a name="126"><span class="lineNum">     126 </span>            : signal_list_t* create_dual_port_ram_block(ast_node_t* block, char* instance_name_prefix, t_model* hb_model, sc_hierarchy* local_ref);</a>
<a name="127"><span class="lineNum">     127 </span>            : signal_list_t* create_single_port_ram_block(ast_node_t* block, char* instance_name_prefix, t_model* hb_model, sc_hierarchy* local_ref);</a>
<a name="128"><span class="lineNum">     128 </span>            : signal_list_t* create_soft_single_port_ram_block(ast_node_t* block, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="129"><span class="lineNum">     129 </span>            : signal_list_t* create_soft_dual_port_ram_block(ast_node_t* block, char* instance_name_prefix, sc_hierarchy* local_ref);</a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span>            : void look_for_clocks(netlist_t* netlist);</a>
<a name="132"><span class="lineNum">     132 </span>            : void reorder_connections_from_name(ast_node_t* instance_node, ast_node_t* instanciated_instance, ids type);</a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="135"><span class="lineNum">     135 </span>            :  * (function: create_netlist)</a>
<a name="136"><span class="lineNum">     136 </span>            :  *--------------------------------------------------------------------------*/</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">       1807 : void create_netlist(ast_t* ast) {</span></a>
<a name="138"><span class="lineNum">     138 </span>            :     /* just build all the fundamental elements, and then hookup with port definitions...every net has</a>
<a name="139"><span class="lineNum">     139 </span>            :      * a named net as a variable instance...even modules...the only trick with modules will</a>
<a name="140"><span class="lineNum">     140 </span>            :      * be instance names.  There are a few implied nets as in Muxes for cases, signals</a>
<a name="141"><span class="lineNum">     141 </span>            :      * for flip-flops and memories */</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :     /* define string cache lists for modules */</a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">       8302 :     for (int i = 0; i &lt; module_names_to_idx-&gt;free; i++) {</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">       6495 :         sc_hierarchy* local_ref = init_sc_hierarchy();</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">       6495 :         local_ref-&gt;local_symbol_table_sc = sc_new_string_cache();</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">       6495 :         create_symbol_table_for_scope(((ast_node_t*)module_names_to_idx-&gt;data[i])-&gt;children[2], local_ref);</span></a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">       6495 :         ((ast_node_t*)module_names_to_idx-&gt;data[i])-&gt;types.hierarchy = local_ref;</span></a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">       6495 :         if (((ast_node_t*)module_names_to_idx-&gt;data[i])-&gt;type == MODULE) {</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">       6447 :             local_ref-&gt;local_param_table_sc = ((ast_node_t*)module_names_to_idx-&gt;data[i])-&gt;types.scope-&gt;param_sc;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">       6447 :             local_ref-&gt;local_defparam_table_sc = ((ast_node_t*)module_names_to_idx-&gt;data[i])-&gt;types.scope-&gt;defparam_sc;</span></a>
<a name="154"><span class="lineNum">     154 </span>            :         }</a>
<a name="155"><span class="lineNum">     155 </span>            :     }</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            :     /* we will find the top module */</a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">       1807 :     ast_node_t* top_module = find_top_module(ast);</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">       1807 :     if (top_module) {</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">       1801 :         top_module-&gt;types.hierarchy-&gt;top_node = top_module;</span></a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            :         /* Since the modules are in a tree, we will bottom up build the netlist.  Essentially,</a>
<a name="163"><span class="lineNum">     163 </span>            :          * we will go to the leafs of the module tree, build them upwards such that when we search for the nets,</a>
<a name="164"><span class="lineNum">     164 </span>            :          * we will find them and can hook them up at that point */</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :         /* PASS 1 - we make all the nets based on registers defined in modules */</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span>            :         /* initialize the string caches that hold the aliasing of module nets and input pins */</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">       1801 :         output_nets_sc = sc_new_string_cache();</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">       1801 :         input_nets_sc = sc_new_string_cache();</span></a>
<a name="171"><span class="lineNum">     171 </span>            :         /* initialize the storage of the top level drivers.  Assigned in create_top_driver_nets */</a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">       1801 :         verilog_netlist = allocate_netlist();</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">       1801 :         sc_hierarchy* top_sc_list = top_module-&gt;types.hierarchy;</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">       1801 :         oassert(top_sc_list);</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">       1801 :         top_sc_list-&gt;instance_name_prefix = vtr::strdup(top_module-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">       1801 :         top_sc_list-&gt;scope_id = vtr::strdup(top_module-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">       1801 :         verilog_netlist-&gt;identifier = vtr::strdup(top_module-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="179"><span class="lineNum">     179 </span>            :         /* elaboration */</a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">       1801 :         simplify_ast_module(&amp;top_module, top_sc_list);</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span>            :         /* now recursively parse the modules by going through the tree of modules starting at top */</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">       1801 :         create_top_driver_nets(top_module, top_sc_list-&gt;instance_name_prefix, top_sc_list);</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">       1801 :         init_implicit_memory_index();</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">       1801 :         convert_ast_to_netlist_recursing_via_modules(&amp;top_module, top_sc_list-&gt;instance_name_prefix, top_sc_list, 0);</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">       1801 :         free_implicit_memory_index_and_finalize_memories();</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">       1801 :         create_top_output_nodes(top_module, top_sc_list-&gt;instance_name_prefix, top_sc_list);</span></a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            :         /* clean up string caches */</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">       1801 :         free_sc_hierarchy(top_sc_list);</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :         /* now look for high-level signals */</a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">       3608 :         look_for_clocks(verilog_netlist);</span></a>
<a name="194"><span class="lineNum">     194 </span>            :     }</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">       1807 : }</span></a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="198"><span class="lineNum">     198 </span>            :  * (function: look_for_clocks)</a>
<a name="199"><span class="lineNum">     199 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">       1801 : void look_for_clocks(netlist_t* netlist) {</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">       1801 :     int i;</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">    1857520 :     for (i = 0; i &lt; netlist-&gt;num_ff_nodes; i++) {</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">    1855720 :         if (netlist-&gt;ff_nodes[i]-&gt;input_pins[1]-&gt;net-&gt;driver_pin-&gt;node-&gt;type != CLOCK_NODE) {</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">       1316 :             netlist-&gt;ff_nodes[i]-&gt;input_pins[1]-&gt;net-&gt;driver_pin-&gt;node-&gt;type = CLOCK_NODE;</span></a>
<a name="206"><span class="lineNum">     206 </span>            :         }</a>
<a name="207"><span class="lineNum">     207 </span>            :     }</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 : }</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="211"><span class="lineNum">     211 </span>            :  * (function: convert_ast_to_netlist_recursing_via_modules)</a>
<a name="212"><span class="lineNum">     212 </span>            :  *      Recurses through modules by depth first traversal of the tree of modules.  Expands</a>
<a name="213"><span class="lineNum">     213 </span>            :  *      the netlists at each level.</a>
<a name="214"><span class="lineNum">     214 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">      42497 : void convert_ast_to_netlist_recursing_via_modules(ast_node_t** current_module, char* instance_name, sc_hierarchy* local_ref, int level) {</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">      42497 :     signal_list_t* list = NULL;</span></a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :     /* BASE CASE is when there are no other instantiations of modules in this module */</a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">      42497 :     if ((*current_module)-&gt;types.module.size_module_instantiations == 0 &amp;&amp; (*current_module)-&gt;types.function.size_function_instantiations == 0 &amp;&amp; (*current_module)-&gt;types.task.size_task_instantiations == 0) {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineCov">      40130 :         list = netlist_expand_ast_of_module(current_module, instance_name, local_ref);</span></a>
<a name="221"><span class="lineNum">     221 </span>            :     } else {</a>
<a name="222"><span class="lineNum">     222 </span>            :         /* ELSE - we need to visit all the children before */</a>
<a name="223"><span class="lineNum">     223 </span>            :         int k;</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">      43009 :         for (k = 0; k &lt; (*current_module)-&gt;types.module.size_module_instantiations; k++) {</span></a>
<a name="226"><span class="lineNum">     226 </span>            :             /* make the stringed up module instance name - instance name is</a>
<a name="227"><span class="lineNum">     227 </span>            :              * MODULE_INSTANCE-&gt;MODULE_NAMED_INSTANCE(child[1])-&gt;IDENTIFIER(child[0]).</a>
<a name="228"><span class="lineNum">     228 </span>            :              * module name is MODULE_INSTANCE-&gt;IDENTIFIER(child[0])</a>
<a name="229"><span class="lineNum">     229 </span>            :              */</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">      81284 :             char* temp_instance_name = make_full_ref_name(instance_name,</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">      40642 :                                                           (*current_module)-&gt;types.module.module_instantiations_instance[k]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">      40642 :                                                           (*current_module)-&gt;types.module.module_instantiations_instance[k]-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="234"><span class="lineNum">     234 </span>            :                                                           NULL, -1);</a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">      40642 :             long sc_spot;</span></a>
<a name="237"><span class="lineNum">     237 </span>            :             /* lookup the name of the module associated with this instantiated point */</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">      40642 :             if ((sc_spot = sc_lookup_string(module_names_to_idx, temp_instance_name)) == -1) {</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, (*current_module)-&gt;line_number, (*current_module)-&gt;file_number,</span></a>
<a name="240"><span class="lineNum">     240 </span>            :                               &quot;Can't find instance name %s\n&quot;, temp_instance_name);</a>
<a name="241"><span class="lineNum">     241 </span>            :             }</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">      40642 :             ast_node_t* instance = (ast_node_t*)module_names_to_idx-&gt;data[sc_spot];</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">      40642 :             sc_hierarchy* module_sc_hierarchy = instance-&gt;types.hierarchy;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">      40642 :             ;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">      40642 :             oassert(!strcmp(module_sc_hierarchy-&gt;instance_name_prefix, temp_instance_name));</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :             /* recursive call point */</a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">      40642 :             convert_ast_to_netlist_recursing_via_modules(&amp;instance, temp_instance_name, module_sc_hierarchy, level + 1);</span></a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            :             /* clean up */</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">      40642 :             vtr::free(temp_instance_name);</span></a>
<a name="254"><span class="lineNum">     254 </span>            :         }</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">       2391 :         for (k = 0; k &lt; (*current_module)-&gt;types.function.size_function_instantiations; k++) {</span></a>
<a name="257"><span class="lineNum">     257 </span>            :             /* make the stringed up module instance name - instance name is</a>
<a name="258"><span class="lineNum">     258 </span>            :              * MODULE_INSTANCE-&gt;MODULE_NAMED_INSTANCE(child[1])-&gt;IDENTIFIER(child[0]).</a>
<a name="259"><span class="lineNum">     259 </span>            :              * module name is MODULE_INSTANCE-&gt;IDENTIFIER(child[0])</a>
<a name="260"><span class="lineNum">     260 </span>            :              */</a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">         48 :             char* temp_instance_name = make_full_ref_name(instance_name,</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">         24 :                                                           (*current_module)-&gt;types.function.function_instantiations_instance[k]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">         24 :                                                           (*current_module)-&gt;types.function.function_instantiations_instance[k]-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="264"><span class="lineNum">     264 </span>            :                                                           NULL, -1);</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">         24 :             long sc_spot;</span></a>
<a name="267"><span class="lineNum">     267 </span>            :             /* lookup the name of the module associated with this instantiated point */</a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">         24 :             if ((sc_spot = sc_lookup_string(module_names_to_idx, temp_instance_name)) == -1) {</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, (*current_module)-&gt;line_number, (*current_module)-&gt;file_number,</span></a>
<a name="270"><span class="lineNum">     270 </span>            :                               &quot;Can't find instance name %s\n&quot;, temp_instance_name);</a>
<a name="271"><span class="lineNum">     271 </span>            :             }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">         24 :             sc_hierarchy* function_sc_hierarchy = local_ref-&gt;function_children[k];</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">         24 :             oassert(!strcmp(function_sc_hierarchy-&gt;instance_name_prefix, temp_instance_name));</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :             /* recursive call point */</a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">         24 :             convert_ast_to_netlist_recursing_via_modules(((ast_node_t**)&amp;module_names_to_idx-&gt;data[sc_spot]), temp_instance_name, function_sc_hierarchy, level + 1);</span></a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :             /* clean up */</a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">         24 :             vtr::free(temp_instance_name);</span></a>
<a name="281"><span class="lineNum">     281 </span>            :         }</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">       2397 :         for (k = 0; k &lt; (*current_module)-&gt;types.task.size_task_instantiations; k++) {</span></a>
<a name="284"><span class="lineNum">     284 </span>            :             /* make the stringed up task instance name - instance name is</a>
<a name="285"><span class="lineNum">     285 </span>            :              * MODULE_INSTANCE-&gt;MODULE_NAMED_INSTANCE(child[1])-&gt;IDENTIFIER(child[0]).</a>
<a name="286"><span class="lineNum">     286 </span>            :              * module name is MODULE_INSTANCE-&gt;IDENTIFIER(child[0])</a>
<a name="287"><span class="lineNum">     287 </span>            :              */</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">         60 :             char* temp_instance_name = make_full_ref_name(instance_name,</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineCov">         30 :                                                           (*current_module)-&gt;types.task.task_instantiations_instance[k]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">         30 :                                                           (*current_module)-&gt;types.task.task_instantiations_instance[k]-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="292"><span class="lineNum">     292 </span>            :                                                           NULL, -1);</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">         30 :             long sc_spot;</span></a>
<a name="295"><span class="lineNum">     295 </span>            :             /* lookup the name of the module associated with this instantiated point */</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">         30 :             if ((sc_spot = sc_lookup_string(module_names_to_idx, temp_instance_name)) == -1) {</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, (*current_module)-&gt;line_number, (*current_module)-&gt;file_number,</span></a>
<a name="298"><span class="lineNum">     298 </span>            :                               &quot;Can't find instance name %s\n&quot;, temp_instance_name);</a>
<a name="299"><span class="lineNum">     299 </span>            :             }</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">         30 :             sc_hierarchy* task_sc_hierarchy = local_ref-&gt;task_children[k];</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineCov">         30 :             oassert(!strcmp(task_sc_hierarchy-&gt;instance_name_prefix, temp_instance_name));</span></a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :             /* recursive call point */</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineCov">         30 :             convert_ast_to_netlist_recursing_via_modules(((ast_node_t**)&amp;module_names_to_idx-&gt;data[sc_spot]), temp_instance_name, task_sc_hierarchy, level + 1);</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :             /* clean up */</a>
<a name="308"><span class="lineNum">     308 </span><span class="lineCov">         30 :             vtr::free(temp_instance_name);</span></a>
<a name="309"><span class="lineNum">     309 </span>            :         }</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :         /* once we've done everyone lower, we can do this module */</a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">       2367 :         list = netlist_expand_ast_of_module(current_module, instance_name, local_ref);</span></a>
<a name="313"><span class="lineNum">     313 </span>            :     }</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineCov">      42497 :     if (list) free_signal_list(list);</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineCov">      42497 : }</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            : /*---------------------------------------------------------------------------</a>
<a name="319"><span class="lineNum">     319 </span>            :  * (function: netlist_expand_ast_of_module)</a>
<a name="320"><span class="lineNum">     320 </span>            :  *      Main recursion point that looks at the abstract syntax tree.</a>
<a name="321"><span class="lineNum">     321 </span>            :  *      Allows for a pre amble, looks at children (dfs), then does post amble</a>
<a name="322"><span class="lineNum">     322 </span>            :  *      Can skip children traverse and the ambles...</a>
<a name="323"><span class="lineNum">     323 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineCov">    2469900 : signal_list_t* netlist_expand_ast_of_module(ast_node_t** node_ref, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="325"><span class="lineNum">     325 </span>            :     /* with the top module we need to visit the entire ast tree */</a>
<a name="326"><span class="lineNum">     326 </span><span class="lineCov">    2469900 :     long i;</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineCov">    2469900 :     short* child_skip_list = NULL; // list of children not to traverse into</span></a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">    2469900 :     short skip_children = false;   // skips the DFS completely if true</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineCov">    2469900 :     signal_list_t* return_sig_list = NULL;</span></a>
<a name="330"><span class="lineNum">     330 </span><span class="lineCov">    2469900 :     signal_list_t** children_signal_list = NULL;</span></a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span><span class="lineCov">    2469900 :     ast_node_t* node = *node_ref;</span></a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">    2469900 :     if (node == NULL) {</span></a>
<a name="335"><span class="lineNum">     335 </span>            :         /* print out the node and label details */</a>
<a name="336"><span class="lineNum">     336 </span>            :     } else {</a>
<a name="337"><span class="lineNum">     337 </span>            :         /* make a skip list of nodes in the tree we don't need to visit for this node.</a>
<a name="338"><span class="lineNum">     338 </span>            :          * For example, a module we know that the 0th entry is the identifier of the module */</a>
<a name="339"><span class="lineNum">     339 </span><span class="lineCov">    2469900 :         if (node-&gt;num_children &gt; 0) {</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">    1237450 :             child_skip_list = (short*)vtr::calloc(node-&gt;num_children, sizeof(short));</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">    1237450 :             children_signal_list = (signal_list_t**)vtr::calloc(node-&gt;num_children, sizeof(signal_list_t*));</span></a>
<a name="342"><span class="lineNum">     342 </span>            :         }</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :         /* ------------------------------------------------------------------------------*/</a>
<a name="345"><span class="lineNum">     345 </span>            :         /* PREAMBLE */</a>
<a name="346"><span class="lineNum">     346 </span><span class="lineCov">    2469900 :         switch (node-&gt;type) {</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :             case FILE_ITEMS:</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 oassert(false);</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">      42443 :             case MODULE:</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">      42443 :                 oassert(child_skip_list);</span></a>
<a name="352"><span class="lineNum">     352 </span>            :                 /* set the skip list */</a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">      42443 :                 child_skip_list[0] = true; /* skip the identifier */</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">      42443 :                 child_skip_list[1] = true; /* skip portlist ... we'll use where they're defined */</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">      42443 :                 break;</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineCov">         24 :             case FUNCTION:</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineCov">         24 :                 oassert(child_skip_list);</span></a>
<a name="358"><span class="lineNum">     358 </span>            :                 /* set the skip list */</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineCov">         24 :                 child_skip_list[0] = true; /* skip the identifier */</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">         24 :                 child_skip_list[1] = true; /* skip portlist ... we'll use where they're defined */</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">         24 :                 break;</span></a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span><span class="lineCov">         30 :             case TASK:</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">         30 :                 oassert(child_skip_list);</span></a>
<a name="365"><span class="lineNum">     365 </span>            :                 /* set the skip list */</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">         30 :                 child_skip_list[0] = true; /* skip the identifier */</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineCov">         30 :                 child_skip_list[1] = true; /* skip portlist ... we'll use where they're defined */</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">         30 :                 break;</span></a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span><span class="lineCov">      42443 :             case MODULE_ITEMS:</span></a>
<a name="371"><span class="lineNum">     371 </span>            :                 /* items include: wire, reg, input, outputs, assign, gate, module_instance, always */</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">      42443 :                 local_clock_found = false;</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            :                 /* check for initial register values set in initial block.*/</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineCov">     193221 :                 for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">     150778 :                     if (node-&gt;children[i] &amp;&amp; node-&gt;children[i]-&gt;type == INITIAL) {</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :                         define_latchs_initial_value_inside_initial_statement(node-&gt;children[i]-&gt;children[0], local_ref);</span></a>
<a name="379"><span class="lineNum">     379 </span>            :                     }</a>
<a name="380"><span class="lineNum">     380 </span>            :                 }</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            :                 /* create all the driven nets based on the &quot;reg&quot; registers */</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">      42443 :                 create_all_driver_nets_in_this_scope(instance_name_prefix, local_ref);</span></a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span>            :                 /* process elements in the list */</a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">      42443 :                 if (node-&gt;num_children &gt; 0) {</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineCov">      42443 :                     oassert(child_skip_list);</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">     193221 :                     for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">     150778 :                         if (!node-&gt;children[i]) {</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :                             child_skip_list[i] = true;</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineCov">     150778 :                         } else if (node-&gt;children[i]-&gt;type == VAR_DECLARE_LIST) {</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineCov">         64 :                             child_skip_list[i] = true;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineCov">     150714 :                         } else if (node-&gt;children[i]-&gt;type == MODULE_INSTANCE) {</span></a>
<a name="394"><span class="lineNum">     394 </span>            :                             /* ELSE IF - we deal with instantiations of modules twice to alias input and output nets.  In this</a>
<a name="395"><span class="lineNum">     395 </span>            :                              * pass we are looking for any drivers emerging from a module */</a>
<a name="396"><span class="lineNum">     396 </span>            :                             long j;</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineCov">      80548 :                             for (j = 0; j &lt; node-&gt;children[i]-&gt;num_children; j++) {</span></a>
<a name="398"><span class="lineNum">     398 </span>            :                                 /* make the aliases for all the drivers as they're passed through modules */</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">      40274 :                                 connect_module_instantiation_and_alias(INSTANTIATE_DRIVERS, node-&gt;children[i]-&gt;children[j], instance_name_prefix, local_ref);</span></a>
<a name="400"><span class="lineNum">     400 </span>            :                             }</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            :                             /* is a call site for another module.  Alias names to nets and pins */</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">      40274 :                             child_skip_list[i] = true;</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineCov">     110440 :                         } else if (node-&gt;children[i]-&gt;type == FUNCTION) {</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">         24 :                             child_skip_list[i] = true;</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineCov">     110416 :                         } else if (node-&gt;children[i]-&gt;type == TASK) {</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">         24 :                             child_skip_list[i] = true;</span></a>
<a name="408"><span class="lineNum">     408 </span>            :                         }</a>
<a name="409"><span class="lineNum">     409 </span>            :                     }</a>
<a name="410"><span class="lineNum">     410 </span>            :                 }</a>
<a name="411"><span class="lineNum">     411 </span>            :                 break;</a>
<a name="412"><span class="lineNum">     412 </span><span class="lineCov">     105646 :             case BLOCK:</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineCov">     105646 :                 if (node-&gt;num_children &gt; 0) {</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">     105646 :                     oassert(child_skip_list);</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">     336807 :                     for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineCov">     231161 :                         if (node-&gt;children[i]-&gt;type == MODULE_INSTANCE) {</span></a>
<a name="417"><span class="lineNum">     417 </span>            :                             /* we deal with instantiations of modules twice to alias input and output nets.  In this</a>
<a name="418"><span class="lineNum">     418 </span>            :                              * pass we are looking for any drivers emerging from a module */</a>
<a name="419"><span class="lineNum">     419 </span>            :                             long j;</a>
<a name="420"><span class="lineNum">     420 </span><span class="lineCov">        736 :                             for (j = 0; j &lt; node-&gt;children[i]-&gt;num_children; j++) {</span></a>
<a name="421"><span class="lineNum">     421 </span>            :                                 /* make the aliases for all the drivers as they're passed through modules */</a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">        368 :                                 connect_module_instantiation_and_alias(INSTANTIATE_DRIVERS, node-&gt;children[i]-&gt;children[j], instance_name_prefix, local_ref);</span></a>
<a name="423"><span class="lineNum">     423 </span>            :                             }</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            :                             /* is a call site for another module.  Alias names to nets and pins */</a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">        368 :                             child_skip_list[i] = true;</span></a>
<a name="427"><span class="lineNum">     427 </span>            :                         }</a>
<a name="428"><span class="lineNum">     428 </span>            :                     }</a>
<a name="429"><span class="lineNum">     429 </span>            :                 }</a>
<a name="430"><span class="lineNum">     430 </span>            :                 break;</a>
<a name="431"><span class="lineNum">     431 </span><span class="lineCov">         24 :             case FUNCTION_ITEMS:</span></a>
<a name="432"><span class="lineNum">     432 </span>            :                 /* items include: wire, reg, input, outputs, assign, gate, always */</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">         24 :                 local_clock_found = false;</span></a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span>            :                 /* create all the driven nets based on the &quot;reg&quot; registers */</a>
<a name="437"><span class="lineNum">     437 </span><span class="lineCov">         24 :                 create_all_driver_nets_in_this_scope(instance_name_prefix, local_ref);</span></a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            :                 /* process elements in the list */</a>
<a name="440"><span class="lineNum">     440 </span><span class="lineCov">         24 :                 if (node-&gt;num_children &gt; 0) {</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineCov">         24 :                     oassert(child_skip_list);</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">         48 :                     for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">         24 :                         if (node-&gt;children[i]-&gt;type == VAR_DECLARE_LIST) {</span></a>
<a name="444"><span class="lineNum">     444 </span>            :                             /* IF - The port lists of this module are handled else where */</a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                             child_skip_list[i] = true;</span></a>
<a name="446"><span class="lineNum">     446 </span>            :                         }</a>
<a name="447"><span class="lineNum">     447 </span>            :                     }</a>
<a name="448"><span class="lineNum">     448 </span>            :                 }</a>
<a name="449"><span class="lineNum">     449 </span>            :                 break;</a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">         30 :             case TASK_ITEMS:</span></a>
<a name="451"><span class="lineNum">     451 </span>            :                 /* items include: wire, reg, input, outputs, assign, gate, always */</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span><span class="lineCov">         30 :                 local_clock_found = false;</span></a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :                 /* create all the driven nets based on the &quot;reg&quot; registers */</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">         30 :                 create_all_driver_nets_in_this_scope(instance_name_prefix, local_ref);</span></a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            :                 /* process elements in the list */</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineCov">         30 :                 if (node-&gt;num_children &gt; 0) {</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">         30 :                     oassert(child_skip_list);</span></a>
<a name="461"><span class="lineNum">     461 </span><span class="lineCov">         60 :                     for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineCov">         30 :                         if (node-&gt;children[i]-&gt;type == VAR_DECLARE_LIST) {</span></a>
<a name="463"><span class="lineNum">     463 </span>            :                             /* IF - The port lists of this task are handled else where */</a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :                             child_skip_list[i] = true;</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineCov">         30 :                         } else if (node-&gt;children[i]-&gt;type == FUNCTION) {</span></a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :                             child_skip_list[i] = true;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineCov">         30 :                         } else if (node-&gt;children[i]-&gt;type == TASK) {</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :                             child_skip_list[i] = true;</span></a>
<a name="469"><span class="lineNum">     469 </span>            :                         }</a>
<a name="470"><span class="lineNum">     470 </span>            :                     }</a>
<a name="471"><span class="lineNum">     471 </span>            :                 }</a>
<a name="472"><span class="lineNum">     472 </span>            :                 break;</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :             case INITIAL:</a>
<a name="475"><span class="lineNum">     475 </span>            :                 /* define initial value of latchs */</a>
<a name="476"><span class="lineNum">     476 </span>            :                 //define_latchs_initial_value_inside_initial_statement(node-&gt;children[0], instance_name_prefix);</a>
<a name="477"><span class="lineNum">     477 </span>            :                 skip_children = true;</a>
<a name="478"><span class="lineNum">     478 </span>            :                 break;</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">         24 :             case FUNCTION_INSTANCE:</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineCov">         24 :                 return_sig_list = connect_function_instantiation_and_alias(INSTANTIATE_DRIVERS, node, instance_name_prefix, local_ref);</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineCov">         24 :                 skip_children = true;</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineCov">         24 :                 break;</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">         30 :             case TASK_INSTANCE:</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">         30 :                 return_sig_list = connect_task_instantiation_and_alias(INSTANTIATE_DRIVERS, node, instance_name_prefix, local_ref);</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">         30 :                 skip_children = true;</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">         30 :                 break;</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">        154 :             case GATE:</span></a>
<a name="488"><span class="lineNum">     488 </span>            :                 /* create gate instances */</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineCov">        154 :                 return_sig_list = create_gate(node, instance_name_prefix, local_ref);</span></a>
<a name="490"><span class="lineNum">     490 </span>            :                 /* create_gate does it's own instantiations so skip the children in the traverse */</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">        154 :                 skip_children = true;</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">        154 :                 break;</span></a>
<a name="493"><span class="lineNum">     493 </span>            :             /* ---------------------- */</a>
<a name="494"><span class="lineNum">     494 </span>            :             /* All these are input references that we need to grab their pins from by create_pin */</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">    1460110 :             case ARRAY_REF: // fallthrough</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">    1460110 :             {</span></a>
<a name="497"><span class="lineNum">     497 </span>            :                 // skip_children = true;</a>
<a name="498"><span class="lineNum">     498 </span>            :             }</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">    1460110 :             case IDENTIFIERS:</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">    1460110 :             case RANGE_REF:</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">    1460110 :             case NUMBERS: {</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineCov">    1460110 :                 return_sig_list = create_pins(node, NULL, instance_name_prefix, local_ref);</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">    1460110 :                 break;</span></a>
<a name="504"><span class="lineNum">     504 </span>            :             }</a>
<a name="505"><span class="lineNum">     505 </span>            :             /* ---------------------- */</a>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">      65148 :             case ASSIGN:</span></a>
<a name="507"><span class="lineNum">     507 </span>            :                 /* combinational path */</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineCov">      65148 :                 type_of_circuit = COMBINATIONAL;</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineCov">      65148 :                 circuit_edge = UNDEFINED_SENSITIVITY;</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineCov">      65148 :                 break;</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineCov">     336850 :             case BLOCKING_STATEMENT:</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineCov">     336850 :             case NON_BLOCKING_STATEMENT: {</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineCov">     336850 :                 return_sig_list = assignment_alias(node, instance_name_prefix, local_ref);</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">     336850 :                 skip_children = true;</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineCov">     336850 :                 break;</span></a>
<a name="516"><span class="lineNum">     516 </span>            :             }</a>
<a name="517"><span class="lineNum">     517 </span><span class="lineCov">      44619 :             case ALWAYS:</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineCov">      44619 :                 oassert(child_skip_list);</span></a>
<a name="519"><span class="lineNum">     519 </span>            :                 /* evaluate if this is a sensitivity list with posedges/negedges (=SEQUENTIAL) or none (=COMBINATIONAL) */</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">      44619 :                 local_clock_list = evaluate_sensitivity_list(node-&gt;children[0], instance_name_prefix, local_ref);</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineCov">      44619 :                 child_skip_list[0] = true;</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineCov">      44619 :                 break;</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineCov">       3981 :             case CASE:</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">       3981 :                 return_sig_list = create_case(node, instance_name_prefix, local_ref);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">       3981 :                 skip_children = true;</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">       3981 :                 break;</span></a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :             case DISPLAY:</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 c_display(node);</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 skip_children = true;</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :             case FINISH:</span></a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 c_finish(node);</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 skip_children = true;</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">      39582 :             case IF:</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineCov">      39582 :                 return_sig_list = create_if(node, instance_name_prefix, local_ref);</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">      39582 :                 skip_children = true;</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">      39582 :                 break;</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineCov">      30042 :             case TERNARY_OPERATION:</span></a>
<a name="540"><span class="lineNum">     540 </span><span class="lineCov">      30042 :                 return_sig_list = create_if_for_question(node, instance_name_prefix, local_ref);</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineCov">      30042 :                 skip_children = true;</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineCov">      30042 :                 break;</span></a>
<a name="543"><span class="lineNum">     543 </span><span class="lineCov">        391 :             case HARD_BLOCK:</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineCov">        391 :                 oassert(child_skip_list);</span></a>
<a name="545"><span class="lineNum">     545 </span>            :                 /* set the skip list */</a>
<a name="546"><span class="lineNum">     546 </span><span class="lineCov">        391 :                 child_skip_list[0] = true; /* skip the identifier */</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineCov">        391 :                 child_skip_list[1] = true; /* skip portlist ... we'll use where they're defined */</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineCov">        391 :                 return_sig_list = create_hard_block(node, instance_name_prefix, local_ref);</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">        391 :                 break;</span></a>
<a name="550"><span class="lineNum">     550 </span>            :             default:</a>
<a name="551"><span class="lineNum">     551 </span>            :                 break;</a>
<a name="552"><span class="lineNum">     552 </span>            :         }</a>
<a name="553"><span class="lineNum">     553 </span>            :         /* ------------------------------------------------------------------------------*/</a>
<a name="554"><span class="lineNum">     554 </span>            :         /* This is the depth first traverse (DFT aka DFS) of the ast nodes that make up the netlist. */</a>
<a name="555"><span class="lineNum">     555 </span><span class="lineCov">    2023430 :         if (skip_children == false) {</span></a>
<a name="556"><span class="lineNum">     556 </span>            :             /* traverse all the children */</a>
<a name="557"><span class="lineNum">     557 </span><span class="lineCov">    3895240 :             for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineCov">    1836000 :                 if (child_skip_list &amp;&amp; child_skip_list[i] == false) {</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineCov">    1664850 :                     sc_hierarchy* child_ref = local_ref;</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineCov">    1664850 :                     if (node-&gt;children[i]-&gt;types.hierarchy != NULL) {</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineCov">        784 :                         child_ref = node-&gt;children[i]-&gt;types.hierarchy;</span></a>
<a name="562"><span class="lineNum">     562 </span>            :                     }</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span>            :                     /* recursively call through the tree going to each instance.  This is depth first traverse. */</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineCov">    1664850 :                     children_signal_list[i] = netlist_expand_ast_of_module(&amp;(node-&gt;children[i]), instance_name_prefix, child_ref);</span></a>
<a name="566"><span class="lineNum">     566 </span>            :                 }</a>
<a name="567"><span class="lineNum">     567 </span>            :             }</a>
<a name="568"><span class="lineNum">     568 </span>            :         }</a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span>            :         /* ------------------------------------------------------------------------------*/</a>
<a name="571"><span class="lineNum">     571 </span>            :         /* POST AMBLE - process the children */</a>
<a name="572"><span class="lineNum">     572 </span><span class="lineCov">    2469900 :         switch (node-&gt;type) {</span></a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :             case FILE_ITEMS:</span></a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, node-&gt;line_number, node-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="575"><span class="lineNum">     575 </span>            :                               &quot;FILE_ITEMS are not supported by Odin.\n&quot;);</a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="577"><span class="lineNum">     577 </span><span class="lineCov">      58278 :             case CONCATENATE:</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineCov">      58278 :                 return_sig_list = concatenate_signal_lists(children_signal_list, node-&gt;num_children);</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineCov">      58278 :                 break;</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineCov">      42443 :             case MODULE_ITEMS: {</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineCov">      42443 :                 if (node-&gt;num_children &gt; 0) {</span></a>
<a name="582"><span class="lineNum">     582 </span><span class="lineCov">     193221 :                     for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineCov">     150778 :                         if (node-&gt;children[i] &amp;&amp; node-&gt;children[i]-&gt;type == MODULE_INSTANCE) {</span></a>
<a name="584"><span class="lineNum">     584 </span>            :                             long j;</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineCov">      80548 :                             for (j = 0; j &lt; node-&gt;children[i]-&gt;num_children; j++) {</span></a>
<a name="586"><span class="lineNum">     586 </span>            :                                 /* make the aliases for all the drivers as they're passed through modules */</a>
<a name="587"><span class="lineNum">     587 </span><span class="lineCov">      40274 :                                 connect_module_instantiation_and_alias(ALIAS_INPUTS, node-&gt;children[i]-&gt;children[j], instance_name_prefix, local_ref);</span></a>
<a name="588"><span class="lineNum">     588 </span>            :                             }</a>
<a name="589"><span class="lineNum">     589 </span>            :                         }</a>
<a name="590"><span class="lineNum">     590 </span>            :                     }</a>
<a name="591"><span class="lineNum">     591 </span>            :                 }</a>
<a name="592"><span class="lineNum">     592 </span>            :                 break;</a>
<a name="593"><span class="lineNum">     593 </span>            :             }</a>
<a name="594"><span class="lineNum">     594 </span><span class="lineCov">         24 :             case FUNCTION_INSTANCE: {</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineCov">         24 :                 signal_list_t* temp_list = connect_function_instantiation_and_alias(ALIAS_INPUTS, node, instance_name_prefix, local_ref);</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineCov">         24 :                 free_signal_list(temp_list); // list is unused; discard</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">         24 :                 break;</span></a>
<a name="598"><span class="lineNum">     598 </span>            :             }</a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">         30 :             case TASK_INSTANCE: {</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">         30 :                 signal_list_t* temp_list = connect_task_instantiation_and_alias(ALIAS_INPUTS, node, instance_name_prefix, local_ref);</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineCov">         30 :                 free_signal_list(temp_list); // list is unused; discard</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">         30 :                 break;</span></a>
<a name="603"><span class="lineNum">     603 </span>            :             }</a>
<a name="604"><span class="lineNum">     604 </span>            :             case ASSIGN:</a>
<a name="605"><span class="lineNum">     605 </span>            :                 //oassert(node-&gt;num_children == 1);</a>
<a name="606"><span class="lineNum">     606 </span>            :                 /* attach the drivers to the driver nets */</a>
<a name="607"><span class="lineNum">     607 </span><span class="lineCov">     130296 :                 for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineCov">      65148 :                     terminate_continuous_assignment(node, children_signal_list[i], instance_name_prefix);</span></a>
<a name="609"><span class="lineNum">     609 </span>            :                 }</a>
<a name="610"><span class="lineNum">     610 </span>            :                 break;</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">         54 :             case STATEMENT:</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineCov">         54 :                 terminate_continuous_assignment(node, children_signal_list[0], instance_name_prefix);</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineCov">         54 :                 break;</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineCov">      44619 :             case ALWAYS:</span></a>
<a name="615"><span class="lineNum">     615 </span>            :                 /* attach the drivers to the driver nets */</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">      44619 :                 switch (circuit_edge) {</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">      40008 :                     case FALLING_EDGE_SENSITIVITY: //fallthrough</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">      40008 :                     case RISING_EDGE_SENSITIVITY: {</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">      40008 :                         terminate_registered_assignment(node, children_signal_list[1], local_clock_list, local_ref);</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">      40008 :                         break;</span></a>
<a name="621"><span class="lineNum">     621 </span>            :                     }</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">       4611 :                     case ASYNCHRONOUS_SENSITIVITY: {</span></a>
<a name="623"><span class="lineNum">     623 </span>            :                         /* idx 1 element since always has DELAY Control first */</a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">       4611 :                         terminate_continuous_assignment(node, children_signal_list[1], instance_name_prefix);</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">       4611 :                         break;</span></a>
<a name="626"><span class="lineNum">     626 </span>            :                     }</a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :                     default: {</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                         oassert(false &amp;&amp; &quot;Assignment outside of always block.&quot;);</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="630"><span class="lineNum">     630 </span>            :                     }</a>
<a name="631"><span class="lineNum">     631 </span>            :                 }</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span><span class="lineCov">      44619 :                 if (local_clock_list)</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">      40008 :                     free_signal_list(local_clock_list);</span></a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span>            :                 break;</a>
<a name="637"><span class="lineNum">     637 </span><span class="lineCov">     214223 :             case BINARY_OPERATION:</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">     214223 :                 oassert(node-&gt;num_children == 2);</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">     214223 :                 return_sig_list = create_operation_node(node, children_signal_list, node-&gt;num_children, instance_name_prefix);</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">     214223 :                 break;</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">      25775 :             case UNARY_OPERATION:</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">      25775 :                 oassert(node-&gt;num_children == 1);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">      25775 :                 return_sig_list = create_operation_node(node, children_signal_list, node-&gt;num_children, instance_name_prefix);</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineCov">      25775 :                 break;</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">     105646 :             case BLOCK:</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">     105646 :                 if (node-&gt;num_children &gt; 0) {</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">     336807 :                     for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">     231161 :                         if (node-&gt;children[i]-&gt;type == MODULE_INSTANCE) {</span></a>
<a name="649"><span class="lineNum">     649 </span>            :                             long j;</a>
<a name="650"><span class="lineNum">     650 </span><span class="lineCov">        736 :                             for (j = 0; j &lt; node-&gt;children[i]-&gt;num_children; j++) {</span></a>
<a name="651"><span class="lineNum">     651 </span>            :                                 /* make the aliases for all the drivers as they're passed through modules */</a>
<a name="652"><span class="lineNum">     652 </span><span class="lineCov">        368 :                                 connect_module_instantiation_and_alias(ALIAS_INPUTS, node-&gt;children[i]-&gt;children[j], instance_name_prefix, local_ref);</span></a>
<a name="653"><span class="lineNum">     653 </span>            :                             }</a>
<a name="654"><span class="lineNum">     654 </span>            :                         }</a>
<a name="655"><span class="lineNum">     655 </span>            :                     }</a>
<a name="656"><span class="lineNum">     656 </span>            :                 }</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineCov">     105646 :                 return_sig_list = combine_lists(children_signal_list, node-&gt;num_children);</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineCov">     105646 :                 break;</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineCov">        379 :             case RAM:</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineCov">        379 :                 connect_memory_and_alias(node, instance_name_prefix, local_ref);</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineCov">        379 :                 break;</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineCov">         12 :             case HARD_BLOCK:</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineCov">         12 :                 connect_hard_block_and_alias(node, instance_name_prefix, return_sig_list-&gt;count, local_ref);</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">         12 :                 break;</span></a>
<a name="665"><span class="lineNum">     665 </span>            :             case IF:</a>
<a name="666"><span class="lineNum">     666 </span>            :             default:</a>
<a name="667"><span class="lineNum">     667 </span>            :                 break;</a>
<a name="668"><span class="lineNum">     668 </span>            :         }</a>
<a name="669"><span class="lineNum">     669 </span>            :         /* ------------------------------------------------------------------------------*/</a>
<a name="670"><span class="lineNum">     670 </span>            :     }</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            :     /* cleaning */</a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">    2469900 :     if (child_skip_list != NULL) {</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineCov">    1237450 :         vtr::free(child_skip_list);</span></a>
<a name="675"><span class="lineNum">     675 </span>            :     }</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">    2469900 :     if (children_signal_list != NULL) {</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineCov">    3964240 :         for (i = 0; i &lt; node-&gt;num_children; i++) {</span></a>
<a name="678"><span class="lineNum">     678 </span>            :             /* skip lists that have already been freed */</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">    2726800 :             if (children_signal_list[i]</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineCov">    1511650 :                 &amp;&amp; node-&gt;type != BINARY_OPERATION</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineCov">    1083210 :                 &amp;&amp; node-&gt;type != UNARY_OPERATION</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineCov">    1057430 :                 &amp;&amp; node-&gt;type != BLOCK</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineCov">     827439 :                 &amp;&amp; node-&gt;type != VAR_DECLARE_LIST</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineCov">     827439 :                 &amp;&amp; node-&gt;type != ASSIGN</span></a>
<a name="685"><span class="lineNum">     685 </span><span class="lineCov">     762291 :                 &amp;&amp; node-&gt;type != ALWAYS</span></a>
<a name="686"><span class="lineNum">     686 </span><span class="lineCov">     717672 :                 &amp;&amp; node-&gt;type != STATEMENT</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">     717618 :                 &amp;&amp; node-&gt;type != CONCATENATE) {</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineCov">     534468 :                 free_signal_list(children_signal_list[i]);</span></a>
<a name="689"><span class="lineNum">     689 </span>            :             }</a>
<a name="690"><span class="lineNum">     690 </span>            :         }</a>
<a name="691"><span class="lineNum">     691 </span><span class="lineCov">    1237450 :         vtr::free(children_signal_list);</span></a>
<a name="692"><span class="lineNum">     692 </span>            :     }</a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span><span class="lineCov">    2469900 :     *node_ref = node;</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineCov">    2469900 :     return return_sig_list;</span></a>
<a name="696"><span class="lineNum">     696 </span>            : }</a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            : /*</a>
<a name="699"><span class="lineNum">     699 </span>            :  * Concatenates the given signal lists together.</a>
<a name="700"><span class="lineNum">     700 </span>            :  *</a>
<a name="701"><span class="lineNum">     701 </span>            :  * Ignores the carry out from adders to maintain width expectations.</a>
<a name="702"><span class="lineNum">     702 </span>            :  */</a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">      58278 : signal_list_t* concatenate_signal_lists(signal_list_t** signal_lists, int num_signal_lists) {</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineCov">      58278 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="705"><span class="lineNum">     705 </span>            : </a>
<a name="706"><span class="lineNum">     706 </span><span class="lineCov">      58278 :     int i;</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineCov">     241428 :     for (i = num_signal_lists - 1; i &gt;= 0; i--) {</span></a>
<a name="708"><span class="lineNum">     708 </span>            :         // When concatenating, ignore the carry out from adders so that they occupy the expected width.</a>
<a name="709"><span class="lineNum">     709 </span><span class="lineCov">     183150 :         if (signal_lists[i]-&gt;is_adder)</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">        100 :             signal_lists[i]-&gt;count--;</span></a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            :         int j;</a>
<a name="713"><span class="lineNum">     713 </span><span class="lineCov">    1190210 :         for (j = 0; j &lt; signal_lists[i]-&gt;count; j++) {</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineCov">    1007060 :             npin_t* pin = signal_lists[i]-&gt;pins[j];</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineCov">    1007060 :             add_pin_to_signal_list(return_list, pin);</span></a>
<a name="716"><span class="lineNum">     716 </span>            :         }</a>
<a name="717"><span class="lineNum">     717 </span><span class="lineCov">     183150 :         free_signal_list(signal_lists[i]);</span></a>
<a name="718"><span class="lineNum">     718 </span>            :     }</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineCov">      58278 :     return return_list;</span></a>
<a name="721"><span class="lineNum">     721 </span>            : }</a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="724"><span class="lineNum">     724 </span>            :  * (function: create_all_driver_nets_in_this_scope)</a>
<a name="725"><span class="lineNum">     725 </span>            :  *      Use to define all the nets that will connect to instantiated nodes.  This means we go</a>
<a name="726"><span class="lineNum">     726 </span>            :  *      through the var_declare_list of module variables and all registers are made</a>
<a name="727"><span class="lineNum">     727 </span>            :  *      as drivers.</a>
<a name="728"><span class="lineNum">     728 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="729"><span class="lineNum">     729 </span><span class="lineCov">      42497 : void create_all_driver_nets_in_this_scope(char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="730"><span class="lineNum">     730 </span>            :     /* with the top module we need to visit the entire ast tree */</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineCov">      42497 :     int i;</span></a>
<a name="732"><span class="lineNum">     732 </span>            : </a>
<a name="733"><span class="lineNum">     733 </span><span class="lineCov">      42497 :     ast_node_t** local_symbol_table = local_ref-&gt;local_symbol_table;</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineCov">      42497 :     int num_local_symbol_table = local_ref-&gt;num_local_symbol_table;</span></a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            :     /* use the symbol table to decide if driver */</a>
<a name="737"><span class="lineNum">     737 </span><span class="lineCov">     408473 :     for (i = 0; i &lt; num_local_symbol_table; i++) {</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineCov">     365976 :         oassert(local_symbol_table[i]-&gt;type == VAR_DECLARE || local_symbol_table[i]-&gt;type == BLOCKING_STATEMENT);</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineCov">     365976 :         if (</span></a>
<a name="740"><span class="lineNum">     740 </span>            :             /* all registers are drivers */</a>
<a name="741"><span class="lineNum">     741 </span><span class="lineCov">     365976 :             (local_symbol_table[i]-&gt;types.variable.is_reg) || (local_symbol_table[i]-&gt;types.variable.is_integer)</span></a>
<a name="742"><span class="lineNum">     742 </span>            :             /* a wire that is an input can be a driver */</a>
<a name="743"><span class="lineNum">     743 </span><span class="lineCov">     258068 :             || ((local_symbol_table[i]-&gt;types.variable.is_wire)</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineCov">     112672 :                 &amp;&amp; (!local_symbol_table[i]-&gt;types.variable.is_input))</span></a>
<a name="745"><span class="lineNum">     745 </span>            :             /* any output that has nothing else is an implied wire driver */</a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">     158576 :             || ((local_symbol_table[i]-&gt;types.variable.is_output)</span></a>
<a name="747"><span class="lineNum">     747 </span>            :                 &amp;&amp; (!local_symbol_table[i]-&gt;types.variable.is_reg)</a>
<a name="748"><span class="lineNum">     748 </span><span class="lineCov">      24190 :                 &amp;&amp; (!local_symbol_table[i]-&gt;types.variable.is_wire))) {</span></a>
<a name="749"><span class="lineNum">     749 </span>            :             /* create nets based on this driver as the name */</a>
<a name="750"><span class="lineNum">     750 </span><span class="lineCov">     231590 :             define_nets_with_driver(local_symbol_table[i], instance_name_prefix);</span></a>
<a name="751"><span class="lineNum">     751 </span>            :         }</a>
<a name="752"><span class="lineNum">     752 </span>            :     }</a>
<a name="753"><span class="lineNum">     753 </span><span class="lineCov">      42497 : }</span></a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            : /*--------------------------------------------------------------------------</a>
<a name="756"><span class="lineNum">     756 </span>            :  * (function: create_top_driver_nets)</a>
<a name="757"><span class="lineNum">     757 </span>            :  *      This function creates the drivers for the top module.  Top module is</a>
<a name="758"><span class="lineNum">     758 </span>            :  *      slightly special since all inputs are actually drivers.</a>
<a name="759"><span class="lineNum">     759 </span>            :  *      Also make the 0 and 1 constant nodes at this point.</a>
<a name="760"><span class="lineNum">     760 </span>            :  *  Note: Also creates hbpad signal for padding hard block inputs.</a>
<a name="761"><span class="lineNum">     761 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="762"><span class="lineNum">     762 </span><span class="lineCov">       1801 : void create_top_driver_nets(ast_node_t* module, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="763"><span class="lineNum">     763 </span>            :     /* with the top module we need to visit the entire ast tree */</a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">       1801 :     long i;</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">       1801 :     long sc_spot;</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">       1801 :     ast_node_t** local_symbol_table = local_ref-&gt;local_symbol_table;</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">       1801 :     long num_local_symbol_table = local_ref-&gt;num_local_symbol_table;</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">       1801 :     ast_node_t* module_items = module-&gt;children[2];</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineCov">       1801 :     npin_t* new_pin;</span></a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineCov">       1801 :     oassert(module_items-&gt;type == MODULE_ITEMS);</span></a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span>            :     /* search the symbol table for inputs to make drivers */</a>
<a name="774"><span class="lineNum">     774 </span><span class="lineCov">       1801 :     if (local_symbol_table &amp;&amp; num_local_symbol_table &gt; 0) {</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineCov">      68252 :         for (i = 0; i &lt; num_local_symbol_table; i++) {</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineCov">      66451 :             if (local_symbol_table[i]-&gt;types.variable.is_input) {</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineCov">       7660 :                 define_nodes_and_nets_with_driver(local_symbol_table[i], instance_name_prefix);</span></a>
<a name="778"><span class="lineNum">     778 </span>            :             }</a>
<a name="779"><span class="lineNum">     779 </span>            :         }</a>
<a name="780"><span class="lineNum">     780 </span>            :     } else {</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_items-&gt;line_number, module_items-&gt;file_number, &quot;%s&quot;, &quot;Module is empty\n&quot;);</span></a>
<a name="782"><span class="lineNum">     782 </span>            :     }</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            :     /* create the constant nets */</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;zero_net = allocate_nnet();</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;gnd_node = allocate_nnode();</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;gnd_node-&gt;type = GND_NODE;</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineCov">       1801 :     allocate_more_output_pins(verilog_netlist-&gt;gnd_node, 1);</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineCov">       1801 :     add_output_port_information(verilog_netlist-&gt;gnd_node, 1);</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineCov">       1801 :     new_pin = allocate_npin();</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineCov">       1801 :     add_output_pin_to_node(verilog_netlist-&gt;gnd_node, new_pin, 0);</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineCov">       1801 :     add_driver_pin_to_net(verilog_netlist-&gt;zero_net, new_pin);</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;one_net = allocate_nnet();</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;vcc_node = allocate_nnode();</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;vcc_node-&gt;type = VCC_NODE;</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineCov">       1801 :     allocate_more_output_pins(verilog_netlist-&gt;vcc_node, 1);</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineCov">       1801 :     add_output_port_information(verilog_netlist-&gt;vcc_node, 1);</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineCov">       1801 :     new_pin = allocate_npin();</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineCov">       1801 :     add_output_pin_to_node(verilog_netlist-&gt;vcc_node, new_pin, 0);</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineCov">       1801 :     add_driver_pin_to_net(verilog_netlist-&gt;one_net, new_pin);</span></a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;pad_net = allocate_nnet();</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;pad_node = allocate_nnode();</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;pad_node-&gt;type = PAD_NODE;</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineCov">       1801 :     allocate_more_output_pins(verilog_netlist-&gt;pad_node, 1);</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineCov">       1801 :     add_output_port_information(verilog_netlist-&gt;pad_node, 1);</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineCov">       1801 :     new_pin = allocate_npin();</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineCov">       1801 :     add_output_pin_to_node(verilog_netlist-&gt;pad_node, new_pin, 0);</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineCov">       1801 :     add_driver_pin_to_net(verilog_netlist-&gt;pad_net, new_pin);</span></a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span>            :     /* CREATE the driver for the ZERO */</a>
<a name="813"><span class="lineNum">     813 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;gnd_node-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, zero_string, -1);</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineCov">       1801 :     vtr::free(zero_string);</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineCov">       1801 :     zero_string = verilog_netlist-&gt;gnd_node-&gt;name;</span></a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span><span class="lineCov">       1801 :     sc_spot = sc_add_string(output_nets_sc, zero_string);</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineCov">       1801 :     if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_items-&gt;line_number, module_items-&gt;file_number, &quot;%s&quot;, &quot;Error in Odin\n&quot;);</span></a>
<a name="820"><span class="lineNum">     820 </span>            :     }</a>
<a name="821"><span class="lineNum">     821 </span>            :     /* store the data which is an idx here */</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineCov">       1801 :     output_nets_sc-&gt;data[sc_spot] = (void*)verilog_netlist-&gt;zero_net;</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;zero_net-&gt;name = zero_string;</span></a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span>            :     /* CREATE the driver for the ONE and store twice */</a>
<a name="826"><span class="lineNum">     826 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;vcc_node-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, one_string, -1);</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineCov">       1801 :     vtr::free(one_string);</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineCov">       1801 :     one_string = verilog_netlist-&gt;vcc_node-&gt;name;</span></a>
<a name="829"><span class="lineNum">     829 </span>            : </a>
<a name="830"><span class="lineNum">     830 </span><span class="lineCov">       1801 :     sc_spot = sc_add_string(output_nets_sc, one_string);</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineCov">       1801 :     if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_items-&gt;line_number, module_items-&gt;file_number, &quot;%s&quot;, &quot;Error in Odin\n&quot;);</span></a>
<a name="833"><span class="lineNum">     833 </span>            :     }</a>
<a name="834"><span class="lineNum">     834 </span>            :     /* store the data which is an idx here */</a>
<a name="835"><span class="lineNum">     835 </span><span class="lineCov">       1801 :     output_nets_sc-&gt;data[sc_spot] = (void*)verilog_netlist-&gt;one_net;</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;one_net-&gt;name = one_string;</span></a>
<a name="837"><span class="lineNum">     837 </span>            : </a>
<a name="838"><span class="lineNum">     838 </span>            :     /* CREATE the driver for the PAD */</a>
<a name="839"><span class="lineNum">     839 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;pad_node-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, pad_string, -1);</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineCov">       1801 :     vtr::free(pad_string);</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineCov">       1801 :     pad_string = verilog_netlist-&gt;pad_node-&gt;name;</span></a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span><span class="lineCov">       1801 :     sc_spot = sc_add_string(output_nets_sc, pad_string);</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineCov">       1801 :     if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_items-&gt;line_number, module_items-&gt;file_number, &quot;%s&quot;, &quot;Error in Odin\n&quot;);</span></a>
<a name="846"><span class="lineNum">     846 </span>            :     }</a>
<a name="847"><span class="lineNum">     847 </span>            :     /* store the data which is an idx here */</a>
<a name="848"><span class="lineNum">     848 </span><span class="lineCov">       1801 :     output_nets_sc-&gt;data[sc_spot] = (void*)verilog_netlist-&gt;pad_net;</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineCov">       1801 :     verilog_netlist-&gt;pad_net-&gt;name = pad_string;</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineCov">       1801 : }</span></a>
<a name="851"><span class="lineNum">     851 </span>            : </a>
<a name="852"><span class="lineNum">     852 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="853"><span class="lineNum">     853 </span>            :  * (function: create_top_output_nodes)</a>
<a name="854"><span class="lineNum">     854 </span>            :  *      This function is for the top module and makes references for the output pins</a>
<a name="855"><span class="lineNum">     855 </span>            :  *      as actual nodes in the netlist and hooks them up to the netlist as it has been</a>
<a name="856"><span class="lineNum">     856 </span>            :  *      created.  Therefore, this is one of the last steps when creating the netlist.</a>
<a name="857"><span class="lineNum">     857 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="858"><span class="lineNum">     858 </span><span class="lineCov">       1801 : void create_top_output_nodes(ast_node_t* module, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="859"><span class="lineNum">     859 </span>            :     /* with the top module we need to visit the entire ast tree */</a>
<a name="860"><span class="lineNum">     860 </span><span class="lineCov">       1801 :     long i;</span></a>
<a name="861"><span class="lineNum">     861 </span><span class="lineCov">       1801 :     int k;</span></a>
<a name="862"><span class="lineNum">     862 </span><span class="lineCov">       1801 :     long sc_spot;</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineCov">       1801 :     long num_local_symbol_table = local_ref-&gt;num_local_symbol_table;</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineCov">       1801 :     ast_node_t** local_symbol_table = local_ref-&gt;local_symbol_table;</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineCov">       1801 :     ast_node_t* module_items = module-&gt;children[2];</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineCov">       1801 :     nnode_t* new_node;</span></a>
<a name="867"><span class="lineNum">     867 </span>            : </a>
<a name="868"><span class="lineNum">     868 </span><span class="lineCov">       1801 :     oassert(module_items-&gt;type == MODULE_ITEMS);</span></a>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<a name="870"><span class="lineNum">     870 </span>            :     /* search the symbol table for outputs */</a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">       1801 :     if (local_symbol_table &amp;&amp; num_local_symbol_table &gt; 0) {</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineCov">      68252 :         for (i = 0; i &lt; num_local_symbol_table; i++) {</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineCov">      66451 :             if (local_symbol_table[i]-&gt;types.variable.is_output) {</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineCov">       4991 :                 char* full_name;</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineCov">       4991 :                 ast_node_t* var_declare = local_symbol_table[i];</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineCov">       4991 :                 npin_t* new_pin;</span></a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span>            :                 /* decide what type of variable this is */</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineCov">       4991 :                 if (var_declare-&gt;children[1] == NULL) {</span></a>
<a name="880"><span class="lineNum">     880 </span>            :                     /* IF - this is a identifier then find it in the output_nets and hook it up to a newly created node */</a>
<a name="881"><span class="lineNum">     881 </span>            :                     /* get the name of the pin */</a>
<a name="882"><span class="lineNum">     882 </span><span class="lineCov">       1801 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span>            :                     /* check if the instantiation pin exists. */</a>
<a name="885"><span class="lineNum">     885 </span><span class="lineCov">       1801 :                     if ((sc_spot = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                         error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="887"><span class="lineNum">     887 </span>            :                                       &quot;Output pin (%s) is not hooked up!!!\n&quot;, full_name);</a>
<a name="888"><span class="lineNum">     888 </span>            :                     }</a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span><span class="lineCov">       1801 :                     new_pin = allocate_npin();</span></a>
<a name="891"><span class="lineNum">     891 </span>            :                     /* hookup this pin to this net */</a>
<a name="892"><span class="lineNum">     892 </span><span class="lineCov">       1801 :                     add_fanout_pin_to_net((nnet_t*)output_nets_sc-&gt;data[sc_spot], new_pin);</span></a>
<a name="893"><span class="lineNum">     893 </span>            : </a>
<a name="894"><span class="lineNum">     894 </span>            :                     /* create the node */</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineCov">       1801 :                     new_node = allocate_nnode();</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineCov">       1801 :                     new_node-&gt;related_ast_node = ast_node_deep_copy(var_declare);</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineCov">       1801 :                     new_node-&gt;name = full_name;</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">       1801 :                     new_node-&gt;type = OUTPUT_NODE;</span></a>
<a name="899"><span class="lineNum">     899 </span>            :                     /* allocate the pins needed */</a>
<a name="900"><span class="lineNum">     900 </span><span class="lineCov">       1801 :                     allocate_more_input_pins(new_node, 1);</span></a>
<a name="901"><span class="lineNum">     901 </span><span class="lineCov">       1801 :                     add_input_port_information(new_node, 1);</span></a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span>            :                     /* hookup the pin, and node */</a>
<a name="904"><span class="lineNum">     904 </span><span class="lineCov">       1801 :                     add_input_pin_to_node(new_node, new_pin, 0);</span></a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span>            :                     /* record this node */</a>
<a name="907"><span class="lineNum">     907 </span><span class="lineCov">       1801 :                     verilog_netlist-&gt;top_output_nodes = (nnode_t**)vtr::realloc(verilog_netlist-&gt;top_output_nodes, sizeof(nnode_t*) * (verilog_netlist-&gt;num_top_output_nodes + 1));</span></a>
<a name="908"><span class="lineNum">     908 </span><span class="lineCov">       1801 :                     verilog_netlist-&gt;top_output_nodes[verilog_netlist-&gt;num_top_output_nodes] = new_node;</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineCov">       1801 :                     verilog_netlist-&gt;num_top_output_nodes++;</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineCov">       3190 :                 } else if (var_declare-&gt;children[3] == NULL) {</span></a>
<a name="911"><span class="lineNum">     911 </span><span class="lineCov">       3190 :                     ast_node_t* node_max = var_declare-&gt;children[1];</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineCov">       3190 :                     ast_node_t* node_min = var_declare-&gt;children[2];</span></a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span><span class="lineCov">       3190 :                     oassert(node_min-&gt;type == NUMBERS &amp;&amp; node_max-&gt;type == NUMBERS);</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">       3190 :                     long max_value = node_max-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineCov">       3190 :                     long min_value = node_min-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="917"><span class="lineNum">     917 </span>            : </a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">       3190 :                     if (min_value &gt; max_value) {</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="920"><span class="lineNum">     920 </span>            :                                       &quot;Odin doesn't support arrays declared [m:n] where m is less than n.&quot;);</a>
<a name="921"><span class="lineNum">     921 </span>            :                     }</a>
<a name="922"><span class="lineNum">     922 </span>            :                     //ODIN doesn't support negative number in index now.</a>
<a name="923"><span class="lineNum">     923 </span><span class="lineCov">       3190 :                     if (min_value &lt; 0 || max_value &lt; 0) {</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         warning_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="925"><span class="lineNum">     925 </span>            :                                         &quot;Odin doesn't support negative number in index.&quot;);</a>
<a name="926"><span class="lineNum">     926 </span>            :                     }</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span>            :                     /* assume digit 1 is largest */</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineCov">      61590 :                     for (k = min_value; k &lt;= max_value; k++) {</span></a>
<a name="930"><span class="lineNum">     930 </span>            :                         /* get the name of the pin */</a>
<a name="931"><span class="lineNum">     931 </span><span class="lineCov">      58400 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, k);</span></a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span>            :                         /* check if the instantiation pin exists. */</a>
<a name="934"><span class="lineNum">     934 </span><span class="lineCov">      58400 :                         if ((sc_spot = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :                             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="936"><span class="lineNum">     936 </span>            :                                           &quot;Output pin (%s) is not hooked up!!!\n&quot;, full_name);</a>
<a name="937"><span class="lineNum">     937 </span>            :                         }</a>
<a name="938"><span class="lineNum">     938 </span><span class="lineCov">      58400 :                         new_pin = allocate_npin();</span></a>
<a name="939"><span class="lineNum">     939 </span>            :                         /* hookup this pin to this net */</a>
<a name="940"><span class="lineNum">     940 </span><span class="lineCov">      58400 :                         add_fanout_pin_to_net((nnet_t*)output_nets_sc-&gt;data[sc_spot], new_pin);</span></a>
<a name="941"><span class="lineNum">     941 </span>            : </a>
<a name="942"><span class="lineNum">     942 </span>            :                         /* create the node */</a>
<a name="943"><span class="lineNum">     943 </span><span class="lineCov">      58400 :                         new_node = allocate_nnode();</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineCov">      58400 :                         new_node-&gt;related_ast_node = ast_node_deep_copy(var_declare);</span></a>
<a name="945"><span class="lineNum">     945 </span><span class="lineCov">      58400 :                         new_node-&gt;name = full_name;</span></a>
<a name="946"><span class="lineNum">     946 </span><span class="lineCov">      58400 :                         new_node-&gt;type = OUTPUT_NODE;</span></a>
<a name="947"><span class="lineNum">     947 </span>            :                         /* allocate the pins needed */</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineCov">      58400 :                         allocate_more_input_pins(new_node, 1);</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineCov">      58400 :                         add_input_port_information(new_node, 1);</span></a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span>            :                         /* hookup the pin, and node */</a>
<a name="952"><span class="lineNum">     952 </span><span class="lineCov">      58400 :                         add_input_pin_to_node(new_node, new_pin, 0);</span></a>
<a name="953"><span class="lineNum">     953 </span>            : </a>
<a name="954"><span class="lineNum">     954 </span>            :                         /* record this node */</a>
<a name="955"><span class="lineNum">     955 </span><span class="lineCov">      58400 :                         verilog_netlist-&gt;top_output_nodes = (nnode_t**)vtr::realloc(verilog_netlist-&gt;top_output_nodes, sizeof(nnode_t*) * (verilog_netlist-&gt;num_top_output_nodes + 1));</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineCov">      58400 :                         verilog_netlist-&gt;top_output_nodes[verilog_netlist-&gt;num_top_output_nodes] = new_node;</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineCov">      58400 :                         verilog_netlist-&gt;num_top_output_nodes++;</span></a>
<a name="958"><span class="lineNum">     958 </span>            :                     }</a>
<a name="959"><span class="lineNum">     959 </span>            :                 } else {</a>
<a name="960"><span class="lineNum">     960 </span>            :                     /* Implicit memory */</a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                     error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="962"><span class="lineNum">     962 </span>            :                                   &quot;Memory not handled ... yet in create_top_output_nodes!\n&quot;);</a>
<a name="963"><span class="lineNum">     963 </span>            :                 }</a>
<a name="964"><span class="lineNum">     964 </span>            :             }</a>
<a name="965"><span class="lineNum">     965 </span>            :         }</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span>            :     } else {</a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_items-&gt;line_number, module_items-&gt;file_number, &quot;%s&quot;, &quot;Empty module\n&quot;);</span></a>
<a name="969"><span class="lineNum">     969 </span>            :     }</a>
<a name="970"><span class="lineNum">     970 </span><span class="lineCov">       1801 : }</span></a>
<a name="971"><span class="lineNum">     971 </span>            : </a>
<a name="972"><span class="lineNum">     972 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="973"><span class="lineNum">     973 </span>            :  * (function: define_nets_with_driver)</a>
<a name="974"><span class="lineNum">     974 </span>            :  * Given a register declaration, this function defines it as a driver.</a>
<a name="975"><span class="lineNum">     975 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="976"><span class="lineNum">     976 </span><span class="lineCov">     231590 : nnet_t* define_nets_with_driver(ast_node_t* var_declare, char* instance_name_prefix) {</span></a>
<a name="977"><span class="lineNum">     977 </span><span class="lineCov">     231590 :     int i;</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineCov">     231590 :     char* temp_string = NULL;</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineCov">     231590 :     long sc_spot;</span></a>
<a name="980"><span class="lineNum">     980 </span><span class="lineCov">     231590 :     nnet_t* new_net = NULL;</span></a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span><span class="lineCov">     231590 :     if (var_declare-&gt;children[1] == NULL || var_declare-&gt;type == BLOCKING_STATEMENT) {</span></a>
<a name="983"><span class="lineNum">     983 </span>            :         /* FOR single driver signal since spots 1, 2, 3, 4 are NULL */</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span>            :         /* create the net */</a>
<a name="986"><span class="lineNum">     986 </span><span class="lineCov">      53407 :         new_net = allocate_nnet();</span></a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span>            :         /* make the string to add to the string cache */</a>
<a name="989"><span class="lineNum">     989 </span><span class="lineCov">      53407 :         temp_string = make_full_ref_name(instance_name_prefix, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            :         /* look for that element */</a>
<a name="992"><span class="lineNum">     992 </span><span class="lineCov">      53407 :         sc_spot = sc_add_string(output_nets_sc, temp_string);</span></a>
<a name="993"><span class="lineNum">     993 </span><span class="lineCov">      53407 :         if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="995"><span class="lineNum">     995 </span>            :                           &quot;Net (%s) with the same name already created\n&quot;, temp_string);</a>
<a name="996"><span class="lineNum">     996 </span>            :         }</a>
<a name="997"><span class="lineNum">     997 </span>            :         /* store the data which is an idx here */</a>
<a name="998"><span class="lineNum">     998 </span><span class="lineCov">      53407 :         output_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="999"><span class="lineNum">     999 </span><span class="lineCov">      53407 :         new_net-&gt;name = temp_string;</span></a>
<a name="1000"><span class="lineNum">    1000 </span>            : </a>
<a name="1001"><span class="lineNum">    1001 </span>            :         /* Check if this net should have an initial value */</a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineCov">      53407 :         if (var_declare-&gt;types.variable.is_initialized) {</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineCov">        146 :             new_net-&gt;has_initial_value = true;</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            :             /* Initial net value should only be either 1 or 0 */</a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineCov">        278 :             new_net-&gt;initial_value = var_declare-&gt;types.variable.initial_value ? 1 : 0;</span></a>
<a name="1006"><span class="lineNum">    1006 </span>            :         }</a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineCov">     178183 :     } else if (var_declare-&gt;children[3] == NULL) {</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineCov">     178100 :         ast_node_t* node_max = var_declare-&gt;children[1];</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineCov">     178100 :         ast_node_t* node_min = var_declare-&gt;children[2];</span></a>
<a name="1010"><span class="lineNum">    1010 </span>            : </a>
<a name="1011"><span class="lineNum">    1011 </span>            :         /* FOR array driver  since sport 3 and 4 are NULL */</a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineCov">     178100 :         oassert(node_min-&gt;type == NUMBERS &amp;&amp; node_max-&gt;type == NUMBERS);</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineCov">     178100 :         long min_value = node_min-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineCov">     178100 :         long max_value = node_max-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1015"><span class="lineNum">    1015 </span>            : </a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineCov">     178100 :         if (min_value &gt; max_value) {</span></a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1018"><span class="lineNum">    1018 </span>            :                           &quot;Odin doesn't support arrays declared [m:n] where m is less than n.&quot;);</a>
<a name="1019"><span class="lineNum">    1019 </span>            :         }</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         //ODIN doesn't support negative number in index now.</a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineCov">     178100 :         if (min_value &lt; 0 || max_value &lt; 0) {</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 :             warning_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1023"><span class="lineNum">    1023 </span>            :                             &quot;Odin doesn't support negative number in index.&quot;);</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         }</a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            :         /* Check if this array driver should have an initial value */</a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineCov">     178100 :         long initial_value = 0;</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineCov">     178100 :         if (var_declare-&gt;types.variable.is_initialized) {</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineCov">        254 :             initial_value = var_declare-&gt;types.variable.initial_value;</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            :         }</a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span>            :         /* This register declaration is a range as opposed to a single bit so we need to define each element */</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         /* assume digit 1 is largest */</a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineCov">    4773730 :         for (i = min_value; i &lt;= max_value; i++) {</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            :             /* create the net */</a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineCov">    4595630 :             new_net = allocate_nnet();</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span>            :             /* create the string to add to the cache */</a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineCov">    4595630 :             temp_string = make_full_ref_name(instance_name_prefix, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, i);</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineCov">    4595630 :             sc_spot = sc_add_string(output_nets_sc, temp_string);</span></a>
<a name="1042"><span class="lineNum">    1042 </span><span class="lineCov">    4595630 :             if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="1044"><span class="lineNum">    1044 </span>            :                               &quot;Net (%s) with the same name already created\n&quot;, temp_string);</a>
<a name="1045"><span class="lineNum">    1045 </span>            :             }</a>
<a name="1046"><span class="lineNum">    1046 </span>            :             /* store the data which is an idx here */</a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineCov">    4595630 :             output_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineCov">    4595630 :             new_net-&gt;name = temp_string;</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            : </a>
<a name="1050"><span class="lineNum">    1050 </span>            :             /* Assign initial value to this net if it exists */</a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineCov">    4595630 :             if (var_declare-&gt;types.variable.is_initialized) {</span></a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineCov">       5114 :                 new_net-&gt;has_initial_value = true;</span></a>
<a name="1053"><span class="lineNum">    1053 </span>            :                 /* Grab LSB */</a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineCov">       5114 :                 new_net-&gt;initial_value = initial_value &amp; 0x01;</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            :                 /* Shift out lowest bit */</a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineCov">       5114 :                 initial_value &gt;&gt;= 1;</span></a>
<a name="1057"><span class="lineNum">    1057 </span>            :             }</a>
<a name="1058"><span class="lineNum">    1058 </span>            :         }</a>
<a name="1059"><span class="lineNum">    1059 </span>            :     }</a>
<a name="1060"><span class="lineNum">    1060 </span>            :     /* Implicit memory */</a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineCov">         83 :     else if (var_declare-&gt;children[3] != NULL &amp;&amp; var_declare-&gt;types.variable.is_memory) {</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineCov">         83 :         ast_node_t* node_max1 = var_declare-&gt;children[1];</span></a>
<a name="1063"><span class="lineNum">    1063 </span><span class="lineCov">         83 :         ast_node_t* node_min1 = var_declare-&gt;children[2];</span></a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineCov">         83 :         oassert(node_min1-&gt;type == NUMBERS &amp;&amp; node_max1-&gt;type == NUMBERS);</span></a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineCov">         83 :         long data_min = node_min1-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineCov">         83 :         long data_max = node_max1-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            : </a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineCov">         83 :         if (data_min &gt; data_max) {</span></a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1071"><span class="lineNum">    1071 </span>            :                           &quot;Odin doesn't support arrays declared [m:n] where m is less than n.&quot;);</a>
<a name="1072"><span class="lineNum">    1072 </span>            :         }</a>
<a name="1073"><span class="lineNum">    1073 </span>            :         //ODIN doesn't support negative number in index now.</a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineCov">         83 :         if (data_min &lt; 0 || data_max &lt; 0) {</span></a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :             warning_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            :                             &quot;Odin doesn't support negative number in index.&quot;);</a>
<a name="1077"><span class="lineNum">    1077 </span>            :         }</a>
<a name="1078"><span class="lineNum">    1078 </span>            : </a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineCov">         83 :         ast_node_t* node_max2 = var_declare-&gt;children[3];</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineCov">         83 :         ast_node_t* node_min2 = var_declare-&gt;children[4];</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            : </a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineCov">         83 :         oassert(node_min2-&gt;type == NUMBERS &amp;&amp; node_max2-&gt;type == NUMBERS);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineCov">         83 :         long addr_min = node_min2-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineCov">         83 :         long addr_max = node_max2-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1085"><span class="lineNum">    1085 </span>            : </a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineCov">         83 :         if (addr_min &gt; addr_max) {</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            :                           &quot;Odin doesn't support arrays declared [m:n] where m is less than n.&quot;);</a>
<a name="1089"><span class="lineNum">    1089 </span>            :         }</a>
<a name="1090"><span class="lineNum">    1090 </span>            :         //ODIN doesn't support negative number in index now.</a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineCov">         83 :         if (addr_min &lt; 0 || addr_max &lt; 0) {</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :             warning_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            :                             &quot;Odin doesn't support negative number in index.&quot;);</a>
<a name="1094"><span class="lineNum">    1094 </span>            :         }</a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineCov">         83 :         char* name = var_declare-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineCov">         83 :         if (data_min != 0)</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="1100"><span class="lineNum">    1100 </span>            :                           &quot;%s: right memory index must be zero\n&quot;, name);</a>
<a name="1101"><span class="lineNum">    1101 </span>            : </a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineCov">         83 :         oassert(data_min &lt;= data_max);</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineCov">         83 :         if (addr_min != 0)</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            :                           &quot;%s: right memory address index must be zero\n&quot;, name);</a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineCov">         83 :         oassert(addr_min &lt;= addr_max);</span></a>
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineCov">         83 :         long data_width = data_max - data_min + 1;</span></a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineCov">         83 :         long address_width = addr_max - addr_min + 1;</span></a>
<a name="1112"><span class="lineNum">    1112 </span>            : </a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineCov">         83 :         create_implicit_memory_block(data_width, address_width, name, instance_name_prefix);</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            :     }</a>
<a name="1115"><span class="lineNum">    1115 </span>            : </a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineCov">     231590 :     return new_net;</span></a>
<a name="1117"><span class="lineNum">    1117 </span>            : }</a>
<a name="1118"><span class="lineNum">    1118 </span>            : </a>
<a name="1119"><span class="lineNum">    1119 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="1120"><span class="lineNum">    1120 </span>            :  * (function:  define_nodes_and_nets_with_driver)</a>
<a name="1121"><span class="lineNum">    1121 </span>            :  *      Similar to define_nets_with_driver except this one is for top level nodes and</a>
<a name="1122"><span class="lineNum">    1122 </span>            :  *      is making the input pins into nodes and drivers.</a>
<a name="1123"><span class="lineNum">    1123 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineCov">       7660 : nnet_t* define_nodes_and_nets_with_driver(ast_node_t* var_declare, char* instance_name_prefix) {</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineCov">       7660 :     int i;</span></a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineCov">       7660 :     char* temp_string;</span></a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineCov">       7660 :     long sc_spot;</span></a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineCov">       7660 :     nnet_t* new_net = NULL;</span></a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineCov">       7660 :     npin_t* new_pin;</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineCov">       7660 :     nnode_t* new_node;</span></a>
<a name="1131"><span class="lineNum">    1131 </span>            : </a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineCov">       7660 :     if (var_declare-&gt;children[1] == NULL) {</span></a>
<a name="1133"><span class="lineNum">    1133 </span>            :         /* FOR single driver signal since spots 1, 2, 3, 4 are NULL */</a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span>            :         /* create the net */</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineCov">       4122 :         new_net = allocate_nnet();</span></a>
<a name="1137"><span class="lineNum">    1137 </span>            : </a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineCov">       4122 :         temp_string = make_full_ref_name(instance_name_prefix, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="1139"><span class="lineNum">    1139 </span>            : </a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineCov">       4122 :         sc_spot = sc_add_string(output_nets_sc, temp_string);</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineCov">       4122 :         if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            :                           &quot;Net (%s) with the same name already created\n&quot;, temp_string);</a>
<a name="1144"><span class="lineNum">    1144 </span>            :         }</a>
<a name="1145"><span class="lineNum">    1145 </span>            :         /* store the data which is an idx here */</a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineCov">       4122 :         output_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineCov">       4122 :         new_net-&gt;name = temp_string;</span></a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span>            :         /* create this node and make the pin connection to the net */</a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineCov">       4122 :         new_pin = allocate_npin();</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineCov">       4122 :         new_node = allocate_nnode();</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineCov">       4122 :         new_node-&gt;name = vtr::strdup(temp_string);</span></a>
<a name="1153"><span class="lineNum">    1153 </span>            : </a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineCov">       4122 :         new_node-&gt;related_ast_node = var_declare;</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineCov">       4122 :         new_node-&gt;type = INPUT_NODE;</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            :         /* allocate the pins needed */</a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineCov">       4122 :         allocate_more_output_pins(new_node, 1);</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineCov">       4122 :         add_output_port_information(new_node, 1);</span></a>
<a name="1159"><span class="lineNum">    1159 </span>            : </a>
<a name="1160"><span class="lineNum">    1160 </span>            :         /* hookup the pin, net, and node */</a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineCov">       4122 :         add_output_pin_to_node(new_node, new_pin, 0);</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineCov">       4122 :         add_driver_pin_to_net(new_net, new_pin);</span></a>
<a name="1163"><span class="lineNum">    1163 </span>            : </a>
<a name="1164"><span class="lineNum">    1164 </span>            :         /* store it in the list of input nodes */</a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineCov">       4122 :         verilog_netlist-&gt;top_input_nodes = (nnode_t**)vtr::realloc(verilog_netlist-&gt;top_input_nodes, sizeof(nnode_t*) * (verilog_netlist-&gt;num_top_input_nodes + 1));</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineCov">       4122 :         verilog_netlist-&gt;top_input_nodes[verilog_netlist-&gt;num_top_input_nodes] = new_node;</span></a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineCov">       4122 :         verilog_netlist-&gt;num_top_input_nodes++;</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineCov">       3538 :     } else if (var_declare-&gt;children[3] == NULL) {</span></a>
<a name="1169"><span class="lineNum">    1169 </span>            :         /* FOR array driver  since sport 3 and 4 are NULL */</a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineCov">       3538 :         ast_node_t* node_max = var_declare-&gt;children[1];</span></a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineCov">       3538 :         ast_node_t* node_min = var_declare-&gt;children[2];</span></a>
<a name="1172"><span class="lineNum">    1172 </span>            : </a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineCov">       3538 :         oassert(node_min-&gt;type == NUMBERS &amp;&amp; node_max-&gt;type == NUMBERS);</span></a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineCov">       3538 :         long min_value = node_min-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineCov">       3538 :         long max_value = node_max-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineCov">       3538 :         if (min_value &gt; max_value) {</span></a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :             error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            :                           &quot;Odin doesn't support arrays declared [m:n] where m is less than n.&quot;);</a>
<a name="1180"><span class="lineNum">    1180 </span>            :         }</a>
<a name="1181"><span class="lineNum">    1181 </span>            :         //ODIN doesn't support negative number in index now.</a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineCov">       3538 :         if (min_value &lt; 0 || max_value &lt; 0) {</span></a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :             warning_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            :                             &quot;Odin doesn't support negative number in index.&quot;);</a>
<a name="1185"><span class="lineNum">    1185 </span>            :         }</a>
<a name="1186"><span class="lineNum">    1186 </span>            : </a>
<a name="1187"><span class="lineNum">    1187 </span>            :         /* assume digit 1 is largest */</a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineCov">      49412 :         for (i = min_value; i &lt;= max_value; i++) {</span></a>
<a name="1189"><span class="lineNum">    1189 </span>            :             /* create the net */</a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineCov">      45874 :             new_net = allocate_nnet();</span></a>
<a name="1191"><span class="lineNum">    1191 </span>            : </a>
<a name="1192"><span class="lineNum">    1192 </span>            :             /* FOR single driver signal */</a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineCov">      45874 :             temp_string = make_full_ref_name(instance_name_prefix, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, i);</span></a>
<a name="1194"><span class="lineNum">    1194 </span>            : </a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineCov">      45874 :             sc_spot = sc_add_string(output_nets_sc, temp_string);</span></a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineCov">      45874 :             if (output_nets_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, var_declare-&gt;children[0]-&gt;line_number, var_declare-&gt;children[0]-&gt;file_number,</span></a>
<a name="1198"><span class="lineNum">    1198 </span>            :                               &quot;Net (%s) with the same name already created\n&quot;, temp_string);</a>
<a name="1199"><span class="lineNum">    1199 </span>            :             }</a>
<a name="1200"><span class="lineNum">    1200 </span>            :             /* store the data which is an idx here */</a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineCov">      45874 :             output_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineCov">      45874 :             new_net-&gt;name = temp_string;</span></a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span>            :             /* create this node and make the pin connection to the net */</a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineCov">      45874 :             new_pin = allocate_npin();</span></a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineCov">      45874 :             new_node = allocate_nnode();</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineCov">      45874 :             new_node-&gt;related_ast_node = var_declare;</span></a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineCov">      45874 :             new_node-&gt;name = vtr::strdup(temp_string);</span></a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineCov">      45874 :             new_node-&gt;type = INPUT_NODE;</span></a>
<a name="1211"><span class="lineNum">    1211 </span>            :             /* allocate the pins needed */</a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineCov">      45874 :             allocate_more_output_pins(new_node, 1);</span></a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineCov">      45874 :             add_output_port_information(new_node, 1);</span></a>
<a name="1214"><span class="lineNum">    1214 </span>            : </a>
<a name="1215"><span class="lineNum">    1215 </span>            :             /* hookup the pin, net, and node */</a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineCov">      45874 :             add_output_pin_to_node(new_node, new_pin, 0);</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineCov">      45874 :             add_driver_pin_to_net(new_net, new_pin);</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span>            :             /* store it in the list of input nodes */</a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineCov">      45874 :             verilog_netlist-&gt;top_input_nodes = (nnode_t**)vtr::realloc(verilog_netlist-&gt;top_input_nodes, sizeof(nnode_t*) * (verilog_netlist-&gt;num_top_input_nodes + 1));</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineCov">      45874 :             verilog_netlist-&gt;top_input_nodes[verilog_netlist-&gt;num_top_input_nodes] = new_node;</span></a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineCov">      45874 :             verilog_netlist-&gt;num_top_input_nodes++;</span></a>
<a name="1223"><span class="lineNum">    1223 </span>            :         }</a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :     } else if (var_declare-&gt;types.variable.is_memory) {</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            :         /* Implicit memory */</a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         error_message(NETLIST, var_declare-&gt;children[3]-&gt;line_number, var_declare-&gt;children[3]-&gt;file_number, &quot;%s\n&quot;, &quot;Unhandled implicit memory in define_nodes_and_nets_with_driver&quot;);</span></a>
<a name="1227"><span class="lineNum">    1227 </span>            :     }</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineCov">       7660 :     return new_net;</span></a>
<a name="1230"><span class="lineNum">    1230 </span>            : }</a>
<a name="1231"><span class="lineNum">    1231 </span>            : </a>
<a name="1232"><span class="lineNum">    1232 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="1233"><span class="lineNum">    1233 </span>            :  * (function: create_symbol_table_for_scope)</a>
<a name="1234"><span class="lineNum">    1234 </span>            :  *      Creates a lookup of the variables declared here so that in the analysis we can look</a>
<a name="1235"><span class="lineNum">    1235 </span>            :  *      up the definition of it to decide what to do.</a>
<a name="1236"><span class="lineNum">    1236 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineCov">       7279 : void create_symbol_table_for_scope(ast_node_t* module_items, sc_hierarchy* local_ref) {</span></a>
<a name="1238"><span class="lineNum">    1238 </span>            :     /* with the top module we need to visit the entire ast tree */</a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineCov">       7279 :     long i, j;</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineCov">       7279 :     char* temp_string;</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineCov">       7279 :     long sc_spot;</span></a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineCov">       7279 :     oassert(module_items-&gt;type == MODULE_ITEMS || module_items-&gt;type == FUNCTION_ITEMS || module_items-&gt;type == TASK_ITEMS || module_items-&gt;type == BLOCK);</span></a>
<a name="1243"><span class="lineNum">    1243 </span>            : </a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineCov">       7279 :     STRING_CACHE* local_symbol_table_sc = local_ref-&gt;local_symbol_table_sc;</span></a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineCov">       7279 :     ast_node_t** local_symbol_table = local_ref-&gt;local_symbol_table;</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineCov">       7279 :     int num_local_symbol_table = local_ref-&gt;num_local_symbol_table;</span></a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineCov">       7279 :     ast_node_t** implicit_declarations = NULL;</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineCov">       7279 :     int num_implicit_declarations = 0;</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span>            :     /* search for VAR_DECLARE_LISTS */</a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineCov">       7279 :     if (module_items-&gt;num_children &gt; 0) {</span></a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineCov">     230992 :         for (i = 0; i &lt; module_items-&gt;num_children; i++) {</span></a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineCov">     223713 :             if (module_items-&gt;children[i]-&gt;type == VAR_DECLARE_LIST) {</span></a>
<a name="1255"><span class="lineNum">    1255 </span>            :                 /* go through the vars in this declare list */</a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineCov">     302959 :                 for (j = 0; j &lt; module_items-&gt;children[i]-&gt;num_children; j++) {</span></a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineCov">     156072 :                     ast_node_t* var_declare = module_items-&gt;children[i]-&gt;children[j];</span></a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span>            :                     /* parameters are already dealt with */</a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineCov">     156136 :                     if (var_declare-&gt;types.variable.is_parameter</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            :                         || var_declare-&gt;types.variable.is_localparam</a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineCov">     156072 :                         || var_declare-&gt;types.variable.is_defparam)</span></a>
<a name="1263"><span class="lineNum">    1263 </span>            : </a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineCov">         64 :                         continue;</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineCov">     156008 :                     oassert(module_items-&gt;children[i]-&gt;children[j]-&gt;type == VAR_DECLARE);</span></a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineCov">     156008 :                     oassert((var_declare-&gt;types.variable.is_input) || (var_declare-&gt;types.variable.is_output) || (var_declare-&gt;types.variable.is_reg) || (var_declare-&gt;types.variable.is_integer) || (var_declare-&gt;types.variable.is_genvar) || (var_declare-&gt;types.variable.is_wire));</span></a>
<a name="1268"><span class="lineNum">    1268 </span>            : </a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineCov">     156008 :                     if (var_declare-&gt;types.variable.is_input</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineCov">      27270 :                         &amp;&amp; var_declare-&gt;types.variable.is_reg) {</span></a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :                         error_message(NETLIST, var_declare-&gt;line_number, var_declare-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1272"><span class="lineNum">    1272 </span>            :                                       &quot;Input cannot be defined as a reg\n&quot;);</a>
<a name="1273"><span class="lineNum">    1273 </span>            :                     }</a>
<a name="1274"><span class="lineNum">    1274 </span>            : </a>
<a name="1275"><span class="lineNum">    1275 </span>            :                     /* make the string to add to the string cache */</a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineCov">     156008 :                     temp_string = make_full_ref_name(NULL, NULL, NULL, var_declare-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="1277"><span class="lineNum">    1277 </span>            :                     /* look for that element */</a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineCov">     156008 :                     sc_spot = sc_add_string(local_symbol_table_sc, temp_string);</span></a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineCov">     156008 :                     if (local_symbol_table_sc-&gt;data[sc_spot] != NULL) {</span></a>
<a name="1280"><span class="lineNum">    1280 </span>            :                         /* ERROR checks here</a>
<a name="1281"><span class="lineNum">    1281 </span>            :                          * output with reg is fine</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                          * output with wire is fine</a>
<a name="1283"><span class="lineNum">    1283 </span>            :                          * input with wire is fine</a>
<a name="1284"><span class="lineNum">    1284 </span>            :                          * Then update the stored string cache entry with information */</a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineCov">      12057 :                         if (var_declare-&gt;types.variable.is_input</span></a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                             &amp;&amp; ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_reg) {</span></a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                             error_message(NETLIST, var_declare-&gt;line_number, var_declare-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="1288"><span class="lineNum">    1288 </span>            :                                           &quot;Input cannot be defined as a reg\n&quot;);</a>
<a name="1289"><span class="lineNum">    1289 </span>            :                         }</a>
<a name="1290"><span class="lineNum">    1290 </span>            :                         /* MORE ERRORS ... could check for same declaration name ... */</a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineCov">      12057 :                         else if (var_declare-&gt;types.variable.is_output) {</span></a>
<a name="1292"><span class="lineNum">    1292 </span>            :                             /* copy all the reg and wire info over */</a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                             ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_output = true;</span></a>
<a name="1294"><span class="lineNum">    1294 </span>            : </a>
<a name="1295"><span class="lineNum">    1295 </span>            :                             /* check for an initial value and copy it over if found */</a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                             long initial_value;</span></a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                             if (check_for_initial_reg_value(var_declare, &amp;initial_value)) {</span></a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                                 ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_initialized = true;</span></a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                                 ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.initial_value = initial_value;</span></a>
<a name="1300"><span class="lineNum">    1300 </span>            :                             }</a>
<a name="1301"><span class="lineNum">    1301 </span><span class="lineCov">      12057 :                         } else if ((var_declare-&gt;types.variable.is_reg) || (var_declare-&gt;types.variable.is_wire)</span></a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineCov">      12057 :                                    || (var_declare-&gt;types.variable.is_integer) || (var_declare-&gt;types.variable.is_genvar)) {</span></a>
<a name="1303"><span class="lineNum">    1303 </span>            :                             /* copy the output status over */</a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineCov">      12057 :                             ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_wire = var_declare-&gt;types.variable.is_wire;</span></a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineCov">      12057 :                             ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_reg = var_declare-&gt;types.variable.is_reg;</span></a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineCov">      12057 :                             ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_integer = var_declare-&gt;types.variable.is_integer;</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            :                             /* check for an initial value and copy it over if found */</a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineCov">      12057 :                             long initial_value;</span></a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineCov">      12057 :                             if (check_for_initial_reg_value(var_declare, &amp;initial_value)) {</span></a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineCov">        118 :                                 ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.is_initialized = true;</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineCov">        118 :                                 ((ast_node_t*)local_symbol_table_sc-&gt;data[sc_spot])-&gt;types.variable.initial_value = initial_value;</span></a>
<a name="1313"><span class="lineNum">    1313 </span>            :                             }</a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                         } else if (!var_declare-&gt;types.variable.is_integer) {</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                             abort();</span></a>
<a name="1316"><span class="lineNum">    1316 </span>            :                         }</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                     } else {</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                         /* store the data which is an idx here */</a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineCov">     143951 :                         local_symbol_table_sc-&gt;data[sc_spot] = (void*)var_declare;</span></a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span>            :                         /* store the symbol */</a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineCov">     143951 :                         local_symbol_table = (ast_node_t**)vtr::realloc(local_symbol_table, sizeof(ast_node_t*) * (num_local_symbol_table + 1));</span></a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineCov">     143951 :                         local_symbol_table[num_local_symbol_table] = (ast_node_t*)var_declare;</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineCov">     143951 :                         num_local_symbol_table++;</span></a>
<a name="1325"><span class="lineNum">    1325 </span>            : </a>
<a name="1326"><span class="lineNum">    1326 </span>            :                         /* check for an initial value and store it if found */</a>
<a name="1327"><span class="lineNum">    1327 </span><span class="lineCov">     143951 :                         long initial_value;</span></a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineCov">     143951 :                         if (check_for_initial_reg_value(var_declare, &amp;initial_value)) {</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineCov">        254 :                             var_declare-&gt;types.variable.is_initialized = true;</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineCov">        254 :                             var_declare-&gt;types.variable.initial_value = initial_value;</span></a>
<a name="1331"><span class="lineNum">    1331 </span>            :                         }</a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineCov">     143951 :                         module_items-&gt;children[i]-&gt;children[j] = NULL;</span></a>
<a name="1333"><span class="lineNum">    1333 </span>            :                     }</a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineCov">     156008 :                     vtr::free(temp_string);</span></a>
<a name="1335"><span class="lineNum">    1335 </span>            : </a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineCov">     156008 :                     remove_child_from_node_at_index(module_items-&gt;children[i], j);</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineCov">     156008 :                     j--;</span></a>
<a name="1338"><span class="lineNum">    1338 </span>            :                 }</a>
<a name="1339"><span class="lineNum">    1339 </span>            : </a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineCov">     146887 :                 if (module_items-&gt;children[i]-&gt;num_children == 0) {</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineCov">     146823 :                     remove_child_from_node_at_index(module_items, i);</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineCov">     146823 :                     i--;</span></a>
<a name="1343"><span class="lineNum">    1343 </span>            :                 }</a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineCov">      76826 :             } else if (module_items-&gt;children[i]-&gt;type == ASSIGN) {</span></a>
<a name="1345"><span class="lineNum">    1345 </span>            :                 /* might be an implicit declaration */</a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineCov">      28484 :                 if ((module_items-&gt;children[i]-&gt;children[0]) &amp;&amp; (module_items-&gt;children[i]-&gt;children[0]-&gt;type == BLOCKING_STATEMENT)) {</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineCov">      28484 :                     if ((module_items-&gt;children[i]-&gt;children[0]-&gt;children[0]) &amp;&amp; (module_items-&gt;children[i]-&gt;children[0]-&gt;children[0]-&gt;type == IDENTIFIERS)) {</span></a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineCov">      24286 :                         temp_string = make_full_ref_name(NULL, NULL, NULL, module_items-&gt;children[i]-&gt;children[0]-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            :                         /* look for that element */</a>
<a name="1350"><span class="lineNum">    1350 </span><span class="lineCov">      24286 :                         sc_spot = sc_lookup_string(local_symbol_table_sc, temp_string);</span></a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineCov">      24286 :                         if (sc_spot == -1) {</span></a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineCov">        194 :                             implicit_declarations = (ast_node_t**)vtr::realloc(implicit_declarations, sizeof(ast_node_t*) * (num_implicit_declarations + 1));</span></a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineCov">        194 :                             implicit_declarations[num_implicit_declarations] = module_items-&gt;children[i]-&gt;children[0]-&gt;children[0];</span></a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineCov">        194 :                             num_implicit_declarations++;</span></a>
<a name="1355"><span class="lineNum">    1355 </span>            :                         }</a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineCov">      24286 :                         vtr::free(temp_string);</span></a>
<a name="1357"><span class="lineNum">    1357 </span>            :                     }</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                 }</a>
<a name="1359"><span class="lineNum">    1359 </span>            :             }</a>
<a name="1360"><span class="lineNum">    1360 </span>            :         }</a>
<a name="1361"><span class="lineNum">    1361 </span>            : </a>
<a name="1362"><span class="lineNum">    1362 </span>            :         /* add implicit declarations to string cache */</a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineCov">       7473 :         for (i = 0; i &lt; num_implicit_declarations; i++) {</span></a>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineCov">        194 :             ast_node_t* node = implicit_declarations[i];</span></a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineCov">        194 :             ast_node_t* potential_var_declare = resolve_hierarchical_name_reference(local_ref, node-&gt;types.identifier);</span></a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineCov">        194 :             if (potential_var_declare == NULL) {</span></a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 sc_spot = sc_add_string(local_symbol_table_sc, node-&gt;types.identifier);</span></a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                 oassert(sc_spot &gt; -1);</span></a>
<a name="1370"><span class="lineNum">    1370 </span>            : </a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 if (local_symbol_table_sc-&gt;data[sc_spot] == NULL) {</span></a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                     ast_node_t* var_declare = create_node_w_type(VAR_DECLARE, node-&gt;line_number, node-&gt;file_number);</span></a>
<a name="1373"><span class="lineNum">    1373 </span>            : </a>
<a name="1374"><span class="lineNum">    1374 </span>            :                     /* copy the output status over */</a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineNoCov">          0 :                     var_declare-&gt;types.variable.is_wire = true;</span></a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineNoCov">          0 :                     var_declare-&gt;types.variable.is_reg = false;</span></a>
<a name="1377"><span class="lineNum">    1377 </span>            : </a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                     var_declare-&gt;types.variable.is_integer = false;</span></a>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                     var_declare-&gt;types.variable.is_input = false;</span></a>
<a name="1380"><span class="lineNum">    1380 </span>            : </a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                     allocate_children_to_node(var_declare, {node, NULL, NULL, NULL, NULL, NULL});</span></a>
<a name="1382"><span class="lineNum">    1382 </span>            : </a>
<a name="1383"><span class="lineNum">    1383 </span>            :                     /* store the data which is an idx here */</a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                     local_symbol_table_sc-&gt;data[sc_spot] = (void*)var_declare;</span></a>
<a name="1385"><span class="lineNum">    1385 </span>            : </a>
<a name="1386"><span class="lineNum">    1386 </span>            :                     /* store the symbol */</a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                     local_symbol_table = (ast_node_t**)vtr::realloc(local_symbol_table, sizeof(ast_node_t*) * (num_local_symbol_table + 1));</span></a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :                     local_symbol_table[num_local_symbol_table] = (ast_node_t*)var_declare;</span></a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                     num_local_symbol_table++;</span></a>
<a name="1390"><span class="lineNum">    1390 </span>            :                 } else {</a>
<a name="1391"><span class="lineNum">    1391 </span>            :                     /* net was declared later; do nothing */</a>
<a name="1392"><span class="lineNum">    1392 </span>            :                 }</a>
<a name="1393"><span class="lineNum">    1393 </span>            :             } else {</a>
<a name="1394"><span class="lineNum">    1394 </span>            :                 /* var_declare was defined in encompassing scope */</a>
<a name="1395"><span class="lineNum">    1395 </span>            :             }</a>
<a name="1396"><span class="lineNum">    1396 </span>            :         }</a>
<a name="1397"><span class="lineNum">    1397 </span>            : </a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineCov">       7279 :         if (implicit_declarations) {</span></a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineCov">        194 :             vtr::free(implicit_declarations);</span></a>
<a name="1400"><span class="lineNum">    1400 </span>            :         }</a>
<a name="1401"><span class="lineNum">    1401 </span>            : </a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineCov">       7279 :         local_ref-&gt;local_symbol_table = local_symbol_table;</span></a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineCov">       7279 :         local_ref-&gt;num_local_symbol_table = num_local_symbol_table;</span></a>
<a name="1404"><span class="lineNum">    1404 </span>            :     } else {</a>
<a name="1405"><span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_items-&gt;line_number, module_items-&gt;file_number, &quot;%s&quot;, &quot;Empty module\n&quot;);</span></a>
<a name="1406"><span class="lineNum">    1406 </span>            :     }</a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineCov">       7279 : }</span></a>
<a name="1408"><span class="lineNum">    1408 </span>            : </a>
<a name="1409"><span class="lineNum">    1409 </span>            : /*--------------------------------------------------------------------------</a>
<a name="1410"><span class="lineNum">    1410 </span>            :  * (function: check_for_initial_reg_value)</a>
<a name="1411"><span class="lineNum">    1411 </span>            :  *      This function looks at a VAR_DECLARE AST node and checks to see</a>
<a name="1412"><span class="lineNum">    1412 </span>            :  *  if the register declaration includes an initial value.</a>
<a name="1413"><span class="lineNum">    1413 </span>            :  *  Returns the initial value in *value if one is found.</a>
<a name="1414"><span class="lineNum">    1414 </span>            :  *  Added by Conor</a>
<a name="1415"><span class="lineNum">    1415 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineCov">     156008 : int check_for_initial_reg_value(ast_node_t* var_declare, long* value) {</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineCov">     156008 :     oassert(var_declare-&gt;type == VAR_DECLARE);</span></a>
<a name="1418"><span class="lineNum">    1418 </span>            : </a>
<a name="1419"><span class="lineNum">    1419 </span>            :     // Initial value is always the last child, if one exists</a>
<a name="1420"><span class="lineNum">    1420 </span><span class="lineCov">     156008 :     if (var_declare-&gt;children[5] != NULL) {</span></a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineCov">        377 :         if (var_declare-&gt;children[5]-&gt;type == NUMBERS) {</span></a>
<a name="1422"><span class="lineNum">    1422 </span><span class="lineCov">        372 :             *value = var_declare-&gt;children[5]-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineCov">        372 :             return true;</span></a>
<a name="1424"><span class="lineNum">    1424 </span>            :         } else {</a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineCov">          5 :             warning_message(NETLIST, var_declare-&gt;line_number, var_declare-&gt;file_number,</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            :                             &quot;%s&quot;, &quot;Could not resolve initial assignment to a constant value, skipping\n&quot;);</a>
<a name="1427"><span class="lineNum">    1427 </span>            :         }</a>
<a name="1428"><span class="lineNum">    1428 </span>            :     }</a>
<a name="1429"><span class="lineNum">    1429 </span>            :     return false;</a>
<a name="1430"><span class="lineNum">    1430 </span>            : }</a>
<a name="1431"><span class="lineNum">    1431 </span>            : </a>
<a name="1432"><span class="lineNum">    1432 </span>            : /*--------------------------------------------------------------------------</a>
<a name="1433"><span class="lineNum">    1433 </span>            :  * (function: connect_memory_and_alias)</a>
<a name="1434"><span class="lineNum">    1434 </span>            :  *      This function looks at the memory instantiation points and checks</a>
<a name="1435"><span class="lineNum">    1435 </span>            :  *              if there are any inputs that don't have a driver at this level.</a>
<a name="1436"><span class="lineNum">    1436 </span>            :  *      If they don't then name needs to be aliased for higher levels to</a>
<a name="1437"><span class="lineNum">    1437 </span>            :  *      understand.  If there exists a driver, then we connect the two.</a>
<a name="1438"><span class="lineNum">    1438 </span>            :  *</a>
<a name="1439"><span class="lineNum">    1439 </span>            :  *      Assume that ports are written in the same order as the instantiation.</a>
<a name="1440"><span class="lineNum">    1440 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineCov">        379 : void connect_memory_and_alias(ast_node_t* hb_instance, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineCov">        379 :     ast_node_t* hb_connect_list;</span></a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineCov">        379 :     long i;</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineCov">        379 :     int j;</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineCov">        379 :     long sc_spot_output;</span></a>
<a name="1446"><span class="lineNum">    1446 </span><span class="lineCov">        379 :     long sc_spot_input_new, sc_spot_input_old;</span></a>
<a name="1447"><span class="lineNum">    1447 </span>            : </a>
<a name="1448"><span class="lineNum">    1448 </span>            :     /* Note: Hard Block port matching is checked in earlier node processing */</a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineCov">        379 :     hb_connect_list = hb_instance-&gt;children[1]-&gt;children[1];</span></a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineCov">       3354 :     for (i = 0; i &lt; hb_connect_list-&gt;num_children; i++) {</span></a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineCov">       2975 :         int port_size;</span></a>
<a name="1452"><span class="lineNum">    1452 </span>            : </a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineCov">       2975 :         ast_node_t* hb_var_node = hb_connect_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="1454"><span class="lineNum">    1454 </span><span class="lineCov">       2975 :         ast_node_t* hb_instance_var_node = hb_connect_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineCov">       2975 :         char* ip_name = hb_var_node-&gt;types.identifier;</span></a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span>            :         /* We can ignore inputs since they are already resolved */</a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineCov">       2866 :         enum PORTS port_dir = (!strcmp(ip_name, &quot;out&quot;) || !strcmp(ip_name, &quot;out1&quot;) || !strcmp(ip_name, &quot;out2&quot;))</span></a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineCov">       2975 :                                   ? OUT_PORT</span></a>
<a name="1460"><span class="lineNum">    1460 </span>            :                                   : IN_PORT;</a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineCov">       2975 :         if ((port_dir == OUT_PORT) || (port_dir == INOUT_PORT)) {</span></a>
<a name="1462"><span class="lineNum">    1462 </span><span class="lineCov">        649 :             char* name_of_hb_input;</span></a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineCov">        649 :             char* full_name;</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineCov">        649 :             char* alias_name;</span></a>
<a name="1465"><span class="lineNum">    1465 </span>            : </a>
<a name="1466"><span class="lineNum">    1466 </span>            :             /* this will crash because of an oassert. we keep it but we work around the problem here */</a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineCov">        649 :             if (hb_instance_var_node-&gt;type == RANGE_REF) {</span></a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                 full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, NULL, -1);</span></a>
<a name="1469"><span class="lineNum">    1469 </span>            :             } else {</a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineCov">        649 :                 name_of_hb_input = get_name_of_pin_at_bit(hb_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="1471"><span class="lineNum">    1471 </span><span class="lineCov">        649 :                 full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_hb_input, -1);</span></a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineCov">        649 :                 vtr::free(name_of_hb_input);</span></a>
<a name="1473"><span class="lineNum">    1473 </span>            :             }</a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineCov">       1298 :             alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineCov">        649 :                                             hb_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineCov">        649 :                                             hb_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineCov">        649 :                                             hb_connect_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="1479"><span class="lineNum">    1479 </span>            : </a>
<a name="1480"><span class="lineNum">    1480 </span>            :             /* Lookup port size in cache */</a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineCov">        649 :             port_size = get_memory_port_size(alias_name);</span></a>
<a name="1482"><span class="lineNum">    1482 </span><span class="lineCov">        649 :             vtr::free(alias_name);</span></a>
<a name="1483"><span class="lineNum">    1483 </span><span class="lineCov">        649 :             vtr::free(full_name);</span></a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineCov">        649 :             oassert(port_size != 0);</span></a>
<a name="1485"><span class="lineNum">    1485 </span>            : </a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineCov">      92629 :             for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="1487"><span class="lineNum">    1487 </span>            :                 /* This is an output pin from the hard block. We need to</a>
<a name="1488"><span class="lineNum">    1488 </span>            :                  * alias this output pin with it's calling name here so that</a>
<a name="1489"><span class="lineNum">    1489 </span>            :                  * everyone can see it at this level.</a>
<a name="1490"><span class="lineNum">    1490 </span>            :                  *</a>
<a name="1491"><span class="lineNum">    1491 </span>            :                  * Make the new string for the alias name */</a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineCov">      91980 :                 if (port_size &gt; 1) {</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineCov">      91980 :                     name_of_hb_input = get_name_of_pin_at_bit(hb_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="1494"><span class="lineNum">    1494 </span><span class="lineCov">      91980 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_hb_input, -1);</span></a>
<a name="1495"><span class="lineNum">    1495 </span><span class="lineCov">      91980 :                     vtr::free(name_of_hb_input);</span></a>
<a name="1496"><span class="lineNum">    1496 </span>            : </a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineCov">      91980 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineCov">      91980 :                                                     hb_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1499"><span class="lineNum">    1499 </span><span class="lineCov">      91980 :                                                     hb_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineCov">      91980 :                                                     hb_connect_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, j);</span></a>
<a name="1501"><span class="lineNum">    1501 </span>            :                 } else {</a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                     oassert(j == 0);</span></a>
<a name="1503"><span class="lineNum">    1503 </span>            :                     /* this will crash because of an oassert. we keep it but we work around the problem here */</a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                     if (hb_instance_var_node-&gt;type == RANGE_REF) {</span></a>
<a name="1505"><span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, NULL, -1);</span></a>
<a name="1506"><span class="lineNum">    1506 </span>            :                     } else {</a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                         name_of_hb_input = get_name_of_pin_at_bit(hb_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_hb_input, j);</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                         vtr::free(name_of_hb_input);</span></a>
<a name="1510"><span class="lineNum">    1510 </span>            :                     }</a>
<a name="1511"><span class="lineNum">    1511 </span>            : </a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                                                     hb_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                                                     hb_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                                                     hb_connect_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="1516"><span class="lineNum">    1516 </span>            :                 }</a>
<a name="1517"><span class="lineNum">    1517 </span>            : </a>
<a name="1518"><span class="lineNum">    1518 </span>            :                 /* Search for the old_input name */</a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineCov">      91980 :                 sc_spot_input_old = sc_lookup_string(input_nets_sc, alias_name);</span></a>
<a name="1520"><span class="lineNum">    1520 </span>            : </a>
<a name="1521"><span class="lineNum">    1521 </span>            :                 /* check if the instantiation pin exists */</a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineCov">      91980 :                 if ((sc_spot_output = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="1523"><span class="lineNum">    1523 </span>            :                     /* IF - no driver, then assume that it needs to be</a>
<a name="1524"><span class="lineNum">    1524 </span>            :                      * aliased to move up as an input */</a>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                     if ((sc_spot_input_new = sc_lookup_string(input_nets_sc, full_name)) == -1) {</span></a>
<a name="1526"><span class="lineNum">    1526 </span>            :                         /* if this input is not yet used in this module</a>
<a name="1527"><span class="lineNum">    1527 </span>            :                          * then we'll add it */</a>
<a name="1528"><span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                         sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="1529"><span class="lineNum">    1529 </span>            :                         /* copy the pin to the old spot */</a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_new] = input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="1531"><span class="lineNum">    1531 </span>            :                     } else {</a>
<a name="1532"><span class="lineNum">    1532 </span>            :                         /* already exists so we'll join the nets */</a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                         combine_nets((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old], (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_new], verilog_netlist);</span></a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_old] = NULL;</span></a>
<a name="1535"><span class="lineNum">    1535 </span>            :                     }</a>
<a name="1536"><span class="lineNum">    1536 </span>            :                 } else {</a>
<a name="1537"><span class="lineNum">    1537 </span>            :                     /* ELSE - we've found a matching net,</a>
<a name="1538"><span class="lineNum">    1538 </span>            :                      * so add this pin to the net */</a>
<a name="1539"><span class="lineNum">    1539 </span><span class="lineCov">      91980 :                     nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineCov">      91980 :                     nnet_t* in_net = (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            : </a>
<a name="1542"><span class="lineNum">    1542 </span>            :                     /* if they haven't been combined already,</a>
<a name="1543"><span class="lineNum">    1543 </span>            :                      * then join the inputs and output */</a>
<a name="1544"><span class="lineNum">    1544 </span><span class="lineCov">      91980 :                     in_net-&gt;name = net-&gt;name;</span></a>
<a name="1545"><span class="lineNum">    1545 </span><span class="lineCov">      91980 :                     combine_nets(net, in_net, verilog_netlist);</span></a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineCov">      91980 :                     net = NULL;</span></a>
<a name="1547"><span class="lineNum">    1547 </span>            : </a>
<a name="1548"><span class="lineNum">    1548 </span>            :                     /* since the driver net is deleted,</a>
<a name="1549"><span class="lineNum">    1549 </span>            :                      * copy the spot of the in_net over */</a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineCov">      91980 :                     input_nets_sc-&gt;data[sc_spot_input_old] = (void*)in_net;</span></a>
<a name="1551"><span class="lineNum">    1551 </span><span class="lineCov">      91980 :                     output_nets_sc-&gt;data[sc_spot_output] = (void*)in_net;</span></a>
<a name="1552"><span class="lineNum">    1552 </span>            : </a>
<a name="1553"><span class="lineNum">    1553 </span>            :                     /* if this input is not yet used in this module</a>
<a name="1554"><span class="lineNum">    1554 </span>            :                      * then we'll add it */</a>
<a name="1555"><span class="lineNum">    1555 </span><span class="lineCov">      91980 :                     sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="1556"><span class="lineNum">    1556 </span>            :                     /* copy the pin to the old spot */</a>
<a name="1557"><span class="lineNum">    1557 </span><span class="lineCov">      91980 :                     input_nets_sc-&gt;data[sc_spot_input_new] = (void*)in_net;</span></a>
<a name="1558"><span class="lineNum">    1558 </span>            :                 }</a>
<a name="1559"><span class="lineNum">    1559 </span>            : </a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineCov">      91980 :                 vtr::free(full_name);</span></a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineCov">      91980 :                 vtr::free(alias_name);</span></a>
<a name="1562"><span class="lineNum">    1562 </span>            :             }</a>
<a name="1563"><span class="lineNum">    1563 </span>            :         }</a>
<a name="1564"><span class="lineNum">    1564 </span>            :     }</a>
<a name="1565"><span class="lineNum">    1565 </span>            : </a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineCov">        379 :     return;</span></a>
<a name="1567"><span class="lineNum">    1567 </span>            : }</a>
<a name="1568"><span class="lineNum">    1568 </span>            : </a>
<a name="1569"><span class="lineNum">    1569 </span>            : /*--------------------------------------------------------------------------</a>
<a name="1570"><span class="lineNum">    1570 </span>            :  * (function: connect_hard_block_and_alias)</a>
<a name="1571"><span class="lineNum">    1571 </span>            :  *      This function looks at the hard block instantiation points and checks</a>
<a name="1572"><span class="lineNum">    1572 </span>            :  *              if there are any inputs that don't have a driver at this level.</a>
<a name="1573"><span class="lineNum">    1573 </span>            :  *      If they don't then name needs to be aliased for higher levels to</a>
<a name="1574"><span class="lineNum">    1574 </span>            :  *      understand.  If there exists a driver, then we connect the two.</a>
<a name="1575"><span class="lineNum">    1575 </span>            :  *</a>
<a name="1576"><span class="lineNum">    1576 </span>            :  *      Assume that ports are written in the same order as the instantiation.</a>
<a name="1577"><span class="lineNum">    1577 </span>            :  *      Also, we will assume that the portwidths have to match</a>
<a name="1578"><span class="lineNum">    1578 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineCov">         12 : void connect_hard_block_and_alias(ast_node_t* hb_instance, char* instance_name_prefix, int outport_size, sc_hierarchy* local_ref) {</span></a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineCov">         12 :     t_model* hb_model;</span></a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineCov">         12 :     ast_node_t* hb_connect_list;</span></a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineCov">         12 :     long i;</span></a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineCov">         12 :     int j;</span></a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineCov">         12 :     long sc_spot_output;</span></a>
<a name="1585"><span class="lineNum">    1585 </span><span class="lineCov">         12 :     long sc_spot_input_new, sc_spot_input_old;</span></a>
<a name="1586"><span class="lineNum">    1586 </span>            : </a>
<a name="1587"><span class="lineNum">    1587 </span>            :     /* See if the hard block declared is supported by FPGA architecture */</a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineCov">         12 :     char* identifier = hb_instance-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineCov">         12 :     hb_model = find_hard_block(identifier);</span></a>
<a name="1590"><span class="lineNum">    1590 </span><span class="lineCov">         12 :     if (!hb_model) {</span></a>
<a name="1591"><span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         error_message(NETLIST, hb_instance-&gt;line_number, hb_instance-&gt;file_number, &quot;Found Hard Block \&quot;%s\&quot;: Not supported by FPGA Architecture\n&quot;, identifier);</span></a>
<a name="1592"><span class="lineNum">    1592 </span>            :     }</a>
<a name="1593"><span class="lineNum">    1593 </span>            : </a>
<a name="1594"><span class="lineNum">    1594 </span>            :     /* Note: Hard Block port matching is checked in earlier node processing */</a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineCov">         12 :     hb_connect_list = hb_instance-&gt;children[1]-&gt;children[1];</span></a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineCov">         56 :     for (i = 0; i &lt; hb_connect_list-&gt;num_children; i++) {</span></a>
<a name="1597"><span class="lineNum">    1597 </span><span class="lineCov">         44 :         int port_size;</span></a>
<a name="1598"><span class="lineNum">    1598 </span><span class="lineCov">         44 :         int flag = 0;</span></a>
<a name="1599"><span class="lineNum">    1599 </span><span class="lineCov">         44 :         enum PORTS port_dir;</span></a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineCov">         44 :         ast_node_t* hb_var_node = hb_connect_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineCov">         44 :         ast_node_t* hb_instance_var_node = hb_connect_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="1602"><span class="lineNum">    1602 </span>            : </a>
<a name="1603"><span class="lineNum">    1603 </span>            :         /* We can ignore inputs since they are already resolved */</a>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineCov">         44 :         port_dir = hard_block_port_direction(hb_model, hb_var_node-&gt;types.identifier);</span></a>
<a name="1605"><span class="lineNum">    1605 </span><span class="lineCov">         44 :         if ((port_dir == OUT_PORT) || (port_dir == INOUT_PORT)) {</span></a>
<a name="1606"><span class="lineNum">    1606 </span><span class="lineCov">         16 :             port_size = hard_block_port_size(hb_model, hb_var_node-&gt;types.identifier);</span></a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineCov">         16 :             oassert(port_size != 0);</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineCov">         16 :             port_size = outport_size;</span></a>
<a name="1609"><span class="lineNum">    1609 </span>            : </a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineCov">         16 :             if (strcmp(hb_model-&gt;name, &quot;adder&quot;) == 0) {</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineCov">          8 :                 if (strcmp(hb_var_node-&gt;types.identifier, &quot;cout&quot;) == 0 &amp;&amp; flag == 0)</span></a>
<a name="1612"><span class="lineNum">    1612 </span>            :                     port_size = 1;</a>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineCov">          4 :                 else if (strcmp(hb_var_node-&gt;types.identifier, &quot;sumout&quot;) == 0 &amp;&amp; flag == 0)</span></a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineCov">          4 :                     port_size = port_size - 1;</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            :             }</a>
<a name="1616"><span class="lineNum">    1616 </span>            : </a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineCov">         60 :             for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            :                 /* This is an output pin from the hard block. We need to</a>
<a name="1619"><span class="lineNum">    1619 </span>            :                  * alias this output pin with it's calling name here so that</a>
<a name="1620"><span class="lineNum">    1620 </span>            :                  * everyone can see it at this level</a>
<a name="1621"><span class="lineNum">    1621 </span>            :                  */</a>
<a name="1622"><span class="lineNum">    1622 </span><span class="lineCov">         44 :                 char* name_of_hb_input;</span></a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineCov">         44 :                 char* full_name;</span></a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineCov">         44 :                 char* alias_name;</span></a>
<a name="1625"><span class="lineNum">    1625 </span>            : </a>
<a name="1626"><span class="lineNum">    1626 </span>            :                 /* make the new string for the alias name */</a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineCov">         44 :                 if (port_size &gt; 1) {</span></a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineCov">         40 :                     name_of_hb_input = get_name_of_pin_at_bit(hb_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="1629"><span class="lineNum">    1629 </span><span class="lineCov">         40 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_hb_input, -1);</span></a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineCov">         40 :                     vtr::free(name_of_hb_input);</span></a>
<a name="1631"><span class="lineNum">    1631 </span>            : </a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineCov">         40 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineCov">         40 :                                                     hb_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1634"><span class="lineNum">    1634 </span><span class="lineCov">         40 :                                                     hb_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineCov">         40 :                                                     hb_connect_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, j);</span></a>
<a name="1636"><span class="lineNum">    1636 </span>            :                 } else {</a>
<a name="1637"><span class="lineNum">    1637 </span><span class="lineCov">          4 :                     oassert(j == 0);</span></a>
<a name="1638"><span class="lineNum">    1638 </span>            :                     /* this will crash because of an oassert. we keep it but we work around the problem here */</a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineCov">          4 :                     if (hb_instance_var_node-&gt;type == RANGE_REF) {</span></a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, NULL, -1);</span></a>
<a name="1641"><span class="lineNum">    1641 </span>            :                     } else {</a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineCov">          4 :                         name_of_hb_input = get_name_of_pin_at_bit(hb_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="1643"><span class="lineNum">    1643 </span><span class="lineCov">          4 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_hb_input, -1);</span></a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineCov">          4 :                         vtr::free(name_of_hb_input);</span></a>
<a name="1645"><span class="lineNum">    1645 </span>            :                     }</a>
<a name="1646"><span class="lineNum">    1646 </span>            : </a>
<a name="1647"><span class="lineNum">    1647 </span><span class="lineCov">          4 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineCov">          4 :                                                     hb_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineCov">          4 :                                                     hb_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1650"><span class="lineNum">    1650 </span><span class="lineCov">          4 :                                                     hb_connect_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, -1);</span></a>
<a name="1651"><span class="lineNum">    1651 </span>            :                 }</a>
<a name="1652"><span class="lineNum">    1652 </span>            : </a>
<a name="1653"><span class="lineNum">    1653 </span>            :                 /* Search for the old_input name */</a>
<a name="1654"><span class="lineNum">    1654 </span><span class="lineCov">         44 :                 sc_spot_input_old = sc_lookup_string(input_nets_sc, alias_name);</span></a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineCov">         44 :                 if (sc_spot_input_old == -1) {</span></a>
<a name="1656"><span class="lineNum">    1656 </span><span class="lineNoCov">          0 :                     sc_spot_input_old = sc_add_string(input_nets_sc, alias_name);</span></a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                     input_nets_sc-&gt;data[sc_spot_input_old] = NULL;</span></a>
<a name="1658"><span class="lineNum">    1658 </span>            :                 }</a>
<a name="1659"><span class="lineNum">    1659 </span>            : </a>
<a name="1660"><span class="lineNum">    1660 </span>            :                 /* check if the instantiation pin exists */</a>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineCov">         44 :                 if ((sc_spot_output = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="1662"><span class="lineNum">    1662 </span>            :                     /* IF - no driver, then assume that it needs to be</a>
<a name="1663"><span class="lineNum">    1663 </span>            :                      * aliased to move up as an input */</a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :                     if ((sc_spot_input_new = sc_lookup_string(input_nets_sc, full_name)) == -1) {</span></a>
<a name="1665"><span class="lineNum">    1665 </span>            :                         /* if this input is not yet used in this module</a>
<a name="1666"><span class="lineNum">    1666 </span>            :                          * then we'll add it */</a>
<a name="1667"><span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                         sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="1668"><span class="lineNum">    1668 </span>            :                         /* copy the pin to the old spot */</a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_new] = input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="1670"><span class="lineNum">    1670 </span>            :                     } else {</a>
<a name="1671"><span class="lineNum">    1671 </span>            :                         /* already exists so we'll join the nets */</a>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :                         combine_nets((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old], (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_new], verilog_netlist);</span></a>
<a name="1673"><span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_old] = NULL;</span></a>
<a name="1674"><span class="lineNum">    1674 </span>            :                     }</a>
<a name="1675"><span class="lineNum">    1675 </span>            :                 } else {</a>
<a name="1676"><span class="lineNum">    1676 </span>            :                     /* ELSE - we've found a matching net,</a>
<a name="1677"><span class="lineNum">    1677 </span>            :                      * so add this pin to the net */</a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineCov">         44 :                     nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineCov">         44 :                     nnet_t* in_net = (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="1680"><span class="lineNum">    1680 </span>            : </a>
<a name="1681"><span class="lineNum">    1681 </span>            :                     /* if they haven't been combined already,</a>
<a name="1682"><span class="lineNum">    1682 </span>            :                      * then join the inputs and output */</a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineCov">         44 :                     if (in_net != NULL) {</span></a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineCov">         44 :                         in_net-&gt;name = net-&gt;name;</span></a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineCov">         44 :                         combine_nets(net, in_net, verilog_netlist);</span></a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineCov">         44 :                         net = NULL;</span></a>
<a name="1687"><span class="lineNum">    1687 </span>            : </a>
<a name="1688"><span class="lineNum">    1688 </span>            :                         /* since the driver net is deleted,</a>
<a name="1689"><span class="lineNum">    1689 </span>            :                          * copy the spot of the in_net over */</a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineCov">         44 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)in_net;</span></a>
<a name="1691"><span class="lineNum">    1691 </span><span class="lineCov">         44 :                         output_nets_sc-&gt;data[sc_spot_output] = (void*)in_net;</span></a>
<a name="1692"><span class="lineNum">    1692 </span>            : </a>
<a name="1693"><span class="lineNum">    1693 </span>            :                         /* if this input is not yet used in this module</a>
<a name="1694"><span class="lineNum">    1694 </span>            :                          * then we'll add it */</a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineCov">         44 :                         sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="1696"><span class="lineNum">    1696 </span>            :                         /* copy the pin to the old spot */</a>
<a name="1697"><span class="lineNum">    1697 </span><span class="lineCov">         44 :                         input_nets_sc-&gt;data[sc_spot_input_new] = (void*)in_net;</span></a>
<a name="1698"><span class="lineNum">    1698 </span>            :                     }</a>
<a name="1699"><span class="lineNum">    1699 </span>            :                 }</a>
<a name="1700"><span class="lineNum">    1700 </span>            : </a>
<a name="1701"><span class="lineNum">    1701 </span><span class="lineCov">         44 :                 vtr::free(full_name);</span></a>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineCov">         44 :                 vtr::free(alias_name);</span></a>
<a name="1703"><span class="lineNum">    1703 </span>            :             }</a>
<a name="1704"><span class="lineNum">    1704 </span>            :         }</a>
<a name="1705"><span class="lineNum">    1705 </span>            :     }</a>
<a name="1706"><span class="lineNum">    1706 </span>            : </a>
<a name="1707"><span class="lineNum">    1707 </span><span class="lineCov">         12 :     return;</span></a>
<a name="1708"><span class="lineNum">    1708 </span>            : }</a>
<a name="1709"><span class="lineNum">    1709 </span>            : </a>
<a name="1710"><span class="lineNum">    1710 </span>            : /*--------------------------------------------------------------------------</a>
<a name="1711"><span class="lineNum">    1711 </span>            :  * (function: connect_module_instantiation_and_alias)</a>
<a name="1712"><span class="lineNum">    1712 </span>            :  *      This function looks at module instantiation points and does one of two things:</a>
<a name="1713"><span class="lineNum">    1713 </span>            :  *              On the first pass this function looks at an instantiation (which has already</a>
<a name="1714"><span class="lineNum">    1714 </span>            :  *              been processed) and checks if there are drivers in there that need to be seen</a>
<a name="1715"><span class="lineNum">    1715 </span>            :  *              as we process the instantiating module.</a>
<a name="1716"><span class="lineNum">    1716 </span>            :  *</a>
<a name="1717"><span class="lineNum">    1717 </span>            :  *              On the second pass this function looks at an instantiation and checks if</a>
<a name="1718"><span class="lineNum">    1718 </span>            :  *              there are any inputs that don't have a driver at this level.  If they don't then</a>
<a name="1719"><span class="lineNum">    1719 </span>            :  *              name needs to be aliased for higher levels to understand.  If there exists a</a>
<a name="1720"><span class="lineNum">    1720 </span>            :  *              driver, then we connect the two.</a>
<a name="1721"><span class="lineNum">    1721 </span>            :  *</a>
<a name="1722"><span class="lineNum">    1722 </span>            :  *      Assume that ports are written in the same order as the instantiation.  Also,</a>
<a name="1723"><span class="lineNum">    1723 </span>            :  *      we will assume that the portwidths have to match</a>
<a name="1724"><span class="lineNum">    1724 </span>            :  *-------------------------------------------------------------------------*/</a>
<a name="1725"><span class="lineNum">    1725 </span><span class="lineCov">      81284 : void connect_module_instantiation_and_alias(short PASS, ast_node_t* module_instance, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="1726"><span class="lineNum">    1726 </span><span class="lineCov">      81284 :     long i;</span></a>
<a name="1727"><span class="lineNum">    1727 </span><span class="lineCov">      81284 :     int j;</span></a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineCov">      81284 :     ast_node_t* module_node = NULL;</span></a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineCov">      81284 :     ast_node_t* module_list = NULL;</span></a>
<a name="1730"><span class="lineNum">    1730 </span><span class="lineCov">      81284 :     ast_node_t* module_instance_list = module_instance-&gt;children[1]-&gt;children[1]; // MODULE_INSTANCE-&gt;MODULE_INSTANCE_NAME(child[1])-&gt;MODULE_CONNECT_LIST(child[1])</span></a>
<a name="1731"><span class="lineNum">    1731 </span><span class="lineCov">      81284 :     long sc_spot;</span></a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineCov">      81284 :     long sc_spot_output;</span></a>
<a name="1733"><span class="lineNum">    1733 </span><span class="lineCov">      81284 :     long sc_spot_input_old;</span></a>
<a name="1734"><span class="lineNum">    1734 </span><span class="lineCov">      81284 :     long sc_spot_input_new;</span></a>
<a name="1735"><span class="lineNum">    1735 </span>            : </a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineCov">     162568 :     char* module_instance_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineCov">      81284 :                                                     module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1738"><span class="lineNum">    1738 </span><span class="lineCov">      81284 :                                                     module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1739"><span class="lineNum">    1739 </span>            :                                                     NULL, -1);</a>
<a name="1740"><span class="lineNum">    1740 </span>            : </a>
<a name="1741"><span class="lineNum">    1741 </span>            :     /* lookup the node of the module associated with this instantiated module */</a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineCov">      81284 :     if ((sc_spot = sc_lookup_string(module_names_to_idx, module_instance_name)) == -1) {</span></a>
<a name="1743"><span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_instance-&gt;line_number, module_instance-&gt;file_number,</span></a>
<a name="1744"><span class="lineNum">    1744 </span>            :                       &quot;Can't find module %s\n&quot;, module_instance_name);</a>
<a name="1745"><span class="lineNum">    1745 </span>            :     }</a>
<a name="1746"><span class="lineNum">    1746 </span>            : </a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineCov">      81284 :     vtr::free(module_instance_name);</span></a>
<a name="1748"><span class="lineNum">    1748 </span>            : </a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineCov">      81284 :     module_node = (ast_node_t*)module_names_to_idx-&gt;data[sc_spot];</span></a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineCov">      81284 :     module_list = module_node-&gt;children[1]; // MODULE-&gt;VAR_DECLARE_LIST(child[1])</span></a>
<a name="1751"><span class="lineNum">    1751 </span>            : </a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineCov">      81284 :     if (module_list-&gt;num_children != module_instance_list-&gt;num_children) {</span></a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_instance-&gt;line_number, module_instance-&gt;file_number,</span></a>
<a name="1754"><span class="lineNum">    1754 </span>            :                       &quot;Module instantiation (%s) and definition don't match in terms of ports\n&quot;,</a>
<a name="1755"><span class="lineNum">    1755 </span>            :                       module_instance-&gt;children[0]-&gt;types.identifier);</a>
<a name="1756"><span class="lineNum">    1756 </span>            :     }</a>
<a name="1757"><span class="lineNum">    1757 </span>            : </a>
<a name="1758"><span class="lineNum">    1758 </span>            :     //reordering if the variable is instantiated by name</a>
<a name="1759"><span class="lineNum">    1759 </span><span class="lineCov">      81284 :     if (module_instance_list-&gt;num_children &gt; 0 &amp;&amp; module_instance_list-&gt;children[0]-&gt;children[0] != NULL) {</span></a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineCov">      16792 :         reorder_connections_from_name(module_list, module_instance_list, MODULE_ITEMS);</span></a>
<a name="1761"><span class="lineNum">    1761 </span>            :     }</a>
<a name="1762"><span class="lineNum">    1762 </span>            : </a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineCov">     473244 :     for (i = 0; i &lt; module_list-&gt;num_children; i++) {</span></a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineCov">     391960 :         int port_size = 0;</span></a>
<a name="1765"><span class="lineNum">    1765 </span>            :         // VAR_DECLARE_LIST(child[i])-&gt;VAR_DECLARE_PORT(child[0])-&gt;VAR_DECLARE_input-or-output(child[0])</a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineCov">     391960 :         ast_node_t* module_var_node = module_list-&gt;children[i];</span></a>
<a name="1767"><span class="lineNum">    1767 </span>            :         // MODULE_CONNECT_LIST(child[i])-&gt;MODULE_CONNECT(child[1]) // child[0] is for aliasing</a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineCov">     391960 :         ast_node_t* module_instance_var_node = module_instance_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="1769"><span class="lineNum">    1769 </span>            : </a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineCov">     391960 :         if (</span></a>
<a name="1771"><span class="lineNum">    1771 </span>            :             // skip inputs on pass 1</a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineCov">     195980 :             ((PASS == INSTANTIATE_DRIVERS) &amp;&amp; (module_list-&gt;children[i]-&gt;types.variable.is_output))</span></a>
<a name="1773"><span class="lineNum">    1773 </span>            :             // skip outputs on pass 2</a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineCov">     322484 :             || ((PASS == ALIAS_INPUTS) &amp;&amp; (module_list-&gt;children[i]-&gt;types.variable.is_input))) {</span></a>
<a name="1775"><span class="lineNum">    1775 </span>            :             /* calculate the port details */</a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineCov">     195980 :             if (module_var_node-&gt;children[1] == NULL) {</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            :                 port_size = 1;</a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineCov">     113165 :             } else if (module_var_node-&gt;children[3] == NULL) {</span></a>
<a name="1779"><span class="lineNum">    1779 </span><span class="lineCov">     113165 :                 ast_node_t* node1 = module_var_node-&gt;children[1];</span></a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineCov">     113165 :                 ast_node_t* node2 = module_var_node-&gt;children[2];</span></a>
<a name="1781"><span class="lineNum">    1781 </span>            : </a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineCov">     113165 :                 oassert(node2-&gt;type == NUMBERS &amp;&amp; node1-&gt;type == NUMBERS);</span></a>
<a name="1783"><span class="lineNum">    1783 </span>            :                 /* assume all arrays declared [largest:smallest] */</a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineCov">     113165 :                 oassert(node2-&gt;types.vnumber-&gt;get_value() &lt;= node1-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineCov">     113165 :                 port_size = node1-&gt;types.vnumber-&gt;get_value() - node2-&gt;types.vnumber-&gt;get_value() + 1;</span></a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :             } else if (module_var_node-&gt;children[5] == NULL) {</span></a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 ast_node_t* node1 = module_var_node-&gt;children[1];</span></a>
<a name="1788"><span class="lineNum">    1788 </span><span class="lineNoCov">          0 :                 ast_node_t* node2 = module_var_node-&gt;children[2];</span></a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineNoCov">          0 :                 ast_node_t* node3 = module_var_node-&gt;children[3];</span></a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 ast_node_t* node4 = module_var_node-&gt;children[4];</span></a>
<a name="1791"><span class="lineNum">    1791 </span>            : </a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                 oassert(node2-&gt;type == NUMBERS &amp;&amp; node1-&gt;type == NUMBERS &amp;&amp; node3-&gt;type == NUMBERS &amp;&amp; node4-&gt;type == NUMBERS);</span></a>
<a name="1793"><span class="lineNum">    1793 </span>            :                 /* assume all arrays declared [largest:smallest] */</a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :                 oassert(node2-&gt;types.vnumber-&gt;get_value() &lt;= node1-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 oassert(node4-&gt;types.vnumber-&gt;get_value() &lt;= node3-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 port_size = node1-&gt;types.vnumber-&gt;get_value() * node3-&gt;types.vnumber-&gt;get_value() - 1;</span></a>
<a name="1797"><span class="lineNum">    1797 </span>            :             }</a>
<a name="1798"><span class="lineNum">    1798 </span>            : </a>
<a name="1799"><span class="lineNum">    1799 </span>            :             //---------------------------------------------------------------------------</a>
<a name="1800"><span class="lineNum">    1800 </span><span class="lineNoCov">          0 :             else if (module_var_node-&gt;children[5] != NULL) {</span></a>
<a name="1801"><span class="lineNum">    1801 </span>            :                 /* Implicit memory */</a>
<a name="1802"><span class="lineNum">    1802 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, module_var_node-&gt;children[5]-&gt;line_number, module_var_node-&gt;children[5]-&gt;file_number, &quot;%s\n&quot;, &quot;Unhandled implicit memory in connect_module_instantiation_and_alias&quot;);</span></a>
<a name="1803"><span class="lineNum">    1803 </span>            :             }</a>
<a name="1804"><span class="lineNum">    1804 </span><span class="lineCov">    3121540 :             for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineCov">    2925560 :                 if (module_var_node-&gt;types.variable.is_input) {</span></a>
<a name="1806"><span class="lineNum">    1806 </span>            :                     /* IF - this spot in the module list is an input, then we need to find it in the</a>
<a name="1807"><span class="lineNum">    1807 </span>            :                      * string cache (as its old name), check if the new_name (the instantiation name)</a>
<a name="1808"><span class="lineNum">    1808 </span>            :                      * is already a driver at this level.  IF it is a driver then we can hook the two up.</a>
<a name="1809"><span class="lineNum">    1809 </span>            :                      * IF it's not we need to alias the pin name as it is used here since it</a>
<a name="1810"><span class="lineNum">    1810 </span>            :                      * must be driven at a higher level of hierarchy in the tree of modules */</a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineCov">    1648810 :                     char* name_of_module_instance_of_input = NULL;</span></a>
<a name="1812"><span class="lineNum">    1812 </span><span class="lineCov">    1648810 :                     char* full_name = NULL;</span></a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineCov">    1648810 :                     char* alias_name = NULL;</span></a>
<a name="1814"><span class="lineNum">    1814 </span>            : </a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineCov">    1648810 :                     if (port_size &gt; 1) {</span></a>
<a name="1816"><span class="lineNum">    1816 </span>            :                         /* Get the name of the module instantiation pin */</a>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineCov">    1585380 :                         name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineCov">    1585380 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_module_instance_of_input, -1);</span></a>
<a name="1819"><span class="lineNum">    1819 </span><span class="lineCov">    1585380 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1820"><span class="lineNum">    1820 </span>            : </a>
<a name="1821"><span class="lineNum">    1821 </span>            :                         /* make the new string for the alias name - has to be a identifier in the instantiated modules old names */</a>
<a name="1822"><span class="lineNum">    1822 </span><span class="lineCov">    1585380 :                         name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, j);</span></a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineCov">    3170770 :                         alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineCov">    1585380 :                                                         module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineCov">    1585380 :                                                         module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1826"><span class="lineNum">    1826 </span>            :                                                         name_of_module_instance_of_input, -1);</a>
<a name="1827"><span class="lineNum">    1827 </span>            : </a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineCov">    1585380 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1829"><span class="lineNum">    1829 </span>            :                     } else {</a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineCov">      63421 :                         oassert(j == 0);</span></a>
<a name="1831"><span class="lineNum">    1831 </span>            : </a>
<a name="1832"><span class="lineNum">    1832 </span>            :                         /* Get the name of the module instantiation pin */</a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineCov">      63421 :                         name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineCov">      63421 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_module_instance_of_input, -1);</span></a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineCov">      63421 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1836"><span class="lineNum">    1836 </span>            : </a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineCov">      63421 :                         name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, 0);</span></a>
<a name="1838"><span class="lineNum">    1838 </span><span class="lineCov">     126842 :                         alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1839"><span class="lineNum">    1839 </span><span class="lineCov">      63421 :                                                         module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineCov">      63421 :                                                         module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1841"><span class="lineNum">    1841 </span>            :                                                         name_of_module_instance_of_input, -1);</a>
<a name="1842"><span class="lineNum">    1842 </span>            : </a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineCov">      63421 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1844"><span class="lineNum">    1844 </span>            :                     }</a>
<a name="1845"><span class="lineNum">    1845 </span>            : </a>
<a name="1846"><span class="lineNum">    1846 </span>            :                     /* search for the old_input name */</a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineCov">    1648810 :                     if ((sc_spot_input_old = sc_lookup_string(input_nets_sc, alias_name)) == -1) {</span></a>
<a name="1848"><span class="lineNum">    1848 </span>            :                         /* doesn it have to exist since might only be used in module */</a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                         error_message(NETLIST, module_instance-&gt;line_number, module_instance-&gt;file_number,</span></a>
<a name="1850"><span class="lineNum">    1850 </span>            :                                       &quot;This module port %s is unused in module %s&quot;, alias_name, module_node-&gt;children[0]-&gt;types.identifier);</a>
<a name="1851"><span class="lineNum">    1851 </span>            :                     }</a>
<a name="1852"><span class="lineNum">    1852 </span>            : </a>
<a name="1853"><span class="lineNum">    1853 </span>            :                     /* CMM - Check if this pin should be driven by the top level VCC or GND drivers     */</a>
<a name="1854"><span class="lineNum">    1854 </span><span class="lineCov">    1648810 :                     if (strstr(full_name, ONE_VCC_CNS)) {</span></a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineCov">        976 :                         join_nets(verilog_netlist-&gt;one_net, (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineCov">        976 :                         free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineCov">        976 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)verilog_netlist-&gt;one_net;</span></a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineCov">    1647830 :                     } else if (strstr(full_name, ZERO_GND_ZERO)) {</span></a>
<a name="1859"><span class="lineNum">    1859 </span><span class="lineCov">      20923 :                         join_nets(verilog_netlist-&gt;zero_net, (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineCov">      20923 :                         free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineCov">      20923 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)verilog_netlist-&gt;zero_net;</span></a>
<a name="1862"><span class="lineNum">    1862 </span>            :                     }</a>
<a name="1863"><span class="lineNum">    1863 </span>            :                     /* check if the instantiation pin exists. */</a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineCov">    1626910 :                     else if ((sc_spot_output = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            :                         /* IF - no driver, then assume that it needs to be aliased to move up as an input */</a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineCov">     174236 :                         if ((sc_spot_input_new = sc_lookup_string(input_nets_sc, full_name)) == -1) {</span></a>
<a name="1867"><span class="lineNum">    1867 </span>            :                             /* if this input is not yet used in this module then we'll add it */</a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineCov">     117008 :                             sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="1869"><span class="lineNum">    1869 </span>            : </a>
<a name="1870"><span class="lineNum">    1870 </span>            :                             /* copy the pin to the old spot */</a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineCov">     117008 :                             input_nets_sc-&gt;data[sc_spot_input_new] = input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="1872"><span class="lineNum">    1872 </span>            :                         } else {</a>
<a name="1873"><span class="lineNum">    1873 </span>            :                             /* already exists so we'll join the nets */</a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineCov">      57228 :                             combine_nets((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old], (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_new], verilog_netlist);</span></a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineCov">      57228 :                             input_nets_sc-&gt;data[sc_spot_input_old] = NULL;</span></a>
<a name="1876"><span class="lineNum">    1876 </span>            :                         }</a>
<a name="1877"><span class="lineNum">    1877 </span>            :                     } else {</a>
<a name="1878"><span class="lineNum">    1878 </span>            :                         /* ELSE - we've found a matching net, so add this pin to the net */</a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineCov">    1452670 :                         nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineCov">    1452670 :                         nnet_t* in_net = (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="1881"><span class="lineNum">    1881 </span>            : </a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineCov">    1452670 :                         if ((net != in_net) &amp;&amp; (net-&gt;combined == true)) {</span></a>
<a name="1883"><span class="lineNum">    1883 </span>            :                             /* if they haven't been combined already, then join the inputs and output */</a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineCov">     627599 :                             join_nets(net, in_net);</span></a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineCov">     627599 :                             in_net = free_nnet(in_net);</span></a>
<a name="1886"><span class="lineNum">    1886 </span>            :                             /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineCov">     627599 :                             input_nets_sc-&gt;data[sc_spot_input_old] = (void*)net;</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineCov">     825072 :                         } else if ((net != in_net) &amp;&amp; (net-&gt;combined == false)) {</span></a>
<a name="1889"><span class="lineNum">    1889 </span>            :                             /* if they haven't been combined already, then join the inputs and output */</a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineCov">     825072 :                             combine_nets(net, in_net, verilog_netlist);</span></a>
<a name="1891"><span class="lineNum">    1891 </span><span class="lineCov">     825072 :                             net = NULL;</span></a>
<a name="1892"><span class="lineNum">    1892 </span>            :                             /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineCov">     825072 :                             output_nets_sc-&gt;data[sc_spot_output] = (void*)in_net;</span></a>
<a name="1894"><span class="lineNum">    1894 </span>            :                         }</a>
<a name="1895"><span class="lineNum">    1895 </span>            :                     }</a>
<a name="1896"><span class="lineNum">    1896 </span>            : </a>
<a name="1897"><span class="lineNum">    1897 </span>            :                     /* IF the designer uses port names then make sure they line up */</a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineCov">    1648810 :                     if (module_instance_list-&gt;children[i]-&gt;children[0] != NULL) {</span></a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineCov">     520702 :                         if (strcmp(module_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineCov">     520702 :                                    module_var_node-&gt;children[0]-&gt;types.identifier)</span></a>
<a name="1901"><span class="lineNum">    1901 </span>            :                             != 0) {</a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                             error_message(NETLIST, module_var_node-&gt;line_number, module_var_node-&gt;file_number,</span></a>
<a name="1903"><span class="lineNum">    1903 </span>            :                                           &quot;This module entry does not match up correctly (%s != %s).  Odin expects the order of ports to be the same\n&quot;,</a>
<a name="1904"><span class="lineNum">    1904 </span>            :                                           module_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier,</a>
<a name="1905"><span class="lineNum">    1905 </span>            :                                           module_var_node-&gt;children[0]-&gt;types.identifier);</a>
<a name="1906"><span class="lineNum">    1906 </span>            :                         }</a>
<a name="1907"><span class="lineNum">    1907 </span>            :                     }</a>
<a name="1908"><span class="lineNum">    1908 </span>            : </a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineCov">    1648810 :                     vtr::free(full_name);</span></a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineCov">    1648810 :                     vtr::free(alias_name);</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineCov">    1276760 :                 } else if (module_var_node-&gt;types.variable.is_output) {</span></a>
<a name="1912"><span class="lineNum">    1912 </span>            :                     /* ELSE IF - this is an output pin from the module.  We need to alias this output</a>
<a name="1913"><span class="lineNum">    1913 </span>            :                      * pin with it's calling name here so that everyone can see it at this level */</a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineCov">    1276760 :                     char* name_of_module_instance_of_input = NULL;</span></a>
<a name="1915"><span class="lineNum">    1915 </span><span class="lineCov">    1276760 :                     char* full_name = NULL;</span></a>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineCov">    1276760 :                     char* alias_name = NULL;</span></a>
<a name="1917"><span class="lineNum">    1917 </span>            : </a>
<a name="1918"><span class="lineNum">    1918 </span>            :                     /* make the new string for the alias name - has to be a identifier in the</a>
<a name="1919"><span class="lineNum">    1919 </span>            :                      * instantiated modules old names */</a>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineCov">    1276760 :                     if (port_size &gt; 1) {</span></a>
<a name="1921"><span class="lineNum">    1921 </span>            :                         /* Get the name of the module instantiation pin */</a>
<a name="1922"><span class="lineNum">    1922 </span><span class="lineCov">    1257340 :                         name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineCov">    1257340 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_module_instance_of_input, -1);</span></a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineCov">    1257340 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1925"><span class="lineNum">    1925 </span>            : </a>
<a name="1926"><span class="lineNum">    1926 </span><span class="lineCov">    1257340 :                         name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, j);</span></a>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineCov">    2514670 :                         alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineCov">    1257340 :                                                         module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineCov">    1257340 :                                                         module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier, name_of_module_instance_of_input, -1);</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineCov">    1257340 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1931"><span class="lineNum">    1931 </span>            :                     } else {</a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineCov">      19418 :                         oassert(j == 0);</span></a>
<a name="1933"><span class="lineNum">    1933 </span>            :                         /* Get the name of the module instantiation pin */</a>
<a name="1934"><span class="lineNum">    1934 </span><span class="lineCov">      19418 :                         name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineCov">      19418 :                         full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_module_instance_of_input, -1);</span></a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineCov">      19418 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1937"><span class="lineNum">    1937 </span>            : </a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineCov">      19418 :                         name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, 0);</span></a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineCov">      38836 :                         alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="1940"><span class="lineNum">    1940 </span><span class="lineCov">      19418 :                                                         module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="1941"><span class="lineNum">    1941 </span><span class="lineCov">      19418 :                                                         module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier, name_of_module_instance_of_input, -1);</span></a>
<a name="1942"><span class="lineNum">    1942 </span><span class="lineCov">      19418 :                         vtr::free(name_of_module_instance_of_input);</span></a>
<a name="1943"><span class="lineNum">    1943 </span>            :                     }</a>
<a name="1944"><span class="lineNum">    1944 </span>            : </a>
<a name="1945"><span class="lineNum">    1945 </span>            :                     /* check if the instantiation pin exists. */</a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineCov">    1276760 :                     if ((sc_spot_output = sc_lookup_string(output_nets_sc, alias_name)) == -1) {</span></a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                         error_message(NETLIST, module_var_node-&gt;line_number, module_var_node-&gt;file_number,</span></a>
<a name="1948"><span class="lineNum">    1948 </span>            :                                       &quot;This output (%s) must exist...must be an error\n&quot;, alias_name);</a>
<a name="1949"><span class="lineNum">    1949 </span>            :                     }</a>
<a name="1950"><span class="lineNum">    1950 </span>            : </a>
<a name="1951"><span class="lineNum">    1951 </span>            :                     /* can already be there */</a>
<a name="1952"><span class="lineNum">    1952 </span><span class="lineCov">    1276760 :                     sc_spot_input_new = sc_add_string(output_nets_sc, full_name);</span></a>
<a name="1953"><span class="lineNum">    1953 </span>            : </a>
<a name="1954"><span class="lineNum">    1954 </span>            :                     /* Copy over the initial value data from the net alias to the corresponding</a>
<a name="1955"><span class="lineNum">    1955 </span>            :                      * flip-flop node if one exists. This is necessary if an initial value is</a>
<a name="1956"><span class="lineNum">    1956 </span>            :                      * assigned on a higher-level module since the flip-flop node will have</a>
<a name="1957"><span class="lineNum">    1957 </span>            :                      * already been instantiated without any initial value. */</a>
<a name="1958"><span class="lineNum">    1958 </span><span class="lineCov">    1276760 :                     nnet_t* output_net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineCov">    1276760 :                     nnet_t* input_new_net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_input_new];</span></a>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineCov">    1276760 :                     if (output_net-&gt;driver_pin &amp;&amp; output_net-&gt;driver_pin-&gt;node) {</span></a>
<a name="1961"><span class="lineNum">    1961 </span><span class="lineCov">    1276760 :                         if (output_net-&gt;driver_pin-&gt;node-&gt;type == FF_NODE &amp;&amp; input_new_net &amp;&amp; input_new_net-&gt;has_initial_value) {</span></a>
<a name="1962"><span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                             output_net-&gt;driver_pin-&gt;node-&gt;has_initial_value = input_new_net-&gt;has_initial_value;</span></a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :                             output_net-&gt;driver_pin-&gt;node-&gt;initial_value = input_new_net-&gt;initial_value;</span></a>
<a name="1964"><span class="lineNum">    1964 </span>            :                         }</a>
<a name="1965"><span class="lineNum">    1965 </span>            :                     }</a>
<a name="1966"><span class="lineNum">    1966 </span>            : </a>
<a name="1967"><span class="lineNum">    1967 </span>            :                     /* clean up input_new_net */</a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineCov">    1276760 :                     if (!(input_new_net) || !(input_new_net-&gt;driver_pin))</span></a>
<a name="1969"><span class="lineNum">    1969 </span><span class="lineCov">    1276700 :                         input_new_net = free_nnet(input_new_net);</span></a>
<a name="1970"><span class="lineNum">    1970 </span>            : </a>
<a name="1971"><span class="lineNum">    1971 </span>            :                     /* add this alias for the net */</a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineCov">    1276760 :                     output_nets_sc-&gt;data[sc_spot_input_new] = output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="1973"><span class="lineNum">    1973 </span>            : </a>
<a name="1974"><span class="lineNum">    1974 </span>            :                     /* IF the designer users port names then make sure they line up */</a>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineCov">    1276760 :                     if (module_instance_list-&gt;children[i]-&gt;children[0] != NULL) {</span></a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineCov">     439572 :                         if (strcmp(module_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, module_var_node-&gt;children[0]-&gt;types.identifier) != 0) {</span></a>
<a name="1977"><span class="lineNum">    1977 </span><span class="lineNoCov">          0 :                             error_message(NETLIST, module_var_node-&gt;line_number, module_var_node-&gt;file_number,</span></a>
<a name="1978"><span class="lineNum">    1978 </span>            :                                           &quot;This module entry does not match up correctly (%s != %s).  Odin expects the order of ports to be the same\n&quot;,</a>
<a name="1979"><span class="lineNum">    1979 </span>            :                                           module_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier,</a>
<a name="1980"><span class="lineNum">    1980 </span>            :                                           module_var_node-&gt;children[0]-&gt;types.identifier);</a>
<a name="1981"><span class="lineNum">    1981 </span>            :                         }</a>
<a name="1982"><span class="lineNum">    1982 </span>            :                     }</a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineCov">    1276760 :                     vtr::free(full_name);</span></a>
<a name="1985"><span class="lineNum">    1985 </span><span class="lineCov">    1276760 :                     vtr::free(alias_name);</span></a>
<a name="1986"><span class="lineNum">    1986 </span>            :                 }</a>
<a name="1987"><span class="lineNum">    1987 </span>            :             }</a>
<a name="1988"><span class="lineNum">    1988 </span>            :         }</a>
<a name="1989"><span class="lineNum">    1989 </span>            :     }</a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineCov">      81284 : }</span></a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineCov">         48 : signal_list_t* connect_function_instantiation_and_alias(short PASS, ast_node_t* module_instance, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineCov">         48 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="1994"><span class="lineNum">    1994 </span>            : </a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineCov">         48 :     long i;</span></a>
<a name="1996"><span class="lineNum">    1996 </span><span class="lineCov">         48 :     int j;</span></a>
<a name="1997"><span class="lineNum">    1997 </span>            :     //signal_list_t *aux_node = NULL;</a>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineCov">         48 :     ast_node_t* module_node = NULL;</span></a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineCov">         48 :     ast_node_t* module_list = NULL;</span></a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineCov">         48 :     ast_node_t* module_instance_list = module_instance-&gt;children[1]-&gt;children[1]; // MODULE_INSTANCE-&gt;MODULE_INSTANCE_NAME(child[1])-&gt;MODULE_CONNECT_LIST(child[1])</span></a>
<a name="2001"><span class="lineNum">    2001 </span><span class="lineCov">         48 :     long sc_spot;</span></a>
<a name="2002"><span class="lineNum">    2002 </span><span class="lineCov">         48 :     long sc_spot_output;</span></a>
<a name="2003"><span class="lineNum">    2003 </span><span class="lineCov">         48 :     long sc_spot_input_old;</span></a>
<a name="2004"><span class="lineNum">    2004 </span><span class="lineCov">         48 :     long sc_spot_input_new;</span></a>
<a name="2005"><span class="lineNum">    2005 </span>            : </a>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineCov">         48 :     char* module_instance_name = module_instance-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="2007"><span class="lineNum">    2007 </span>            : </a>
<a name="2008"><span class="lineNum">    2008 </span>            :     /* lookup the node of the module associated with this instantiated module */</a>
<a name="2009"><span class="lineNum">    2009 </span><span class="lineCov">         48 :     if ((sc_spot = sc_lookup_string(module_names_to_idx, module_instance_name)) == -1) {</span></a>
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_instance-&gt;line_number, module_instance-&gt;file_number,</span></a>
<a name="2011"><span class="lineNum">    2011 </span>            :                       &quot;Can't find function %s\n&quot;, module_instance_name);</a>
<a name="2012"><span class="lineNum">    2012 </span>            :     }</a>
<a name="2013"><span class="lineNum">    2013 </span>            : </a>
<a name="2014"><span class="lineNum">    2014 </span><span class="lineCov">         48 :     if (module_instance_name != module_instance-&gt;children[0]-&gt;types.identifier)</span></a>
<a name="2015"><span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         vtr::free(module_instance_name);</span></a>
<a name="2016"><span class="lineNum">    2016 </span>            : </a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineCov">         48 :     module_node = (ast_node_t*)module_names_to_idx-&gt;data[sc_spot];</span></a>
<a name="2018"><span class="lineNum">    2018 </span><span class="lineCov">         48 :     module_list = module_node-&gt;children[1]; // MODULE-&gt;VAR_DECLARE_LIST(child[1])</span></a>
<a name="2019"><span class="lineNum">    2019 </span>            : </a>
<a name="2020"><span class="lineNum">    2020 </span><span class="lineCov">         48 :     if (module_list-&gt;num_children != module_instance_list-&gt;num_children) {</span></a>
<a name="2021"><span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         error_message(NETLIST, module_instance-&gt;line_number, module_instance-&gt;file_number,</span></a>
<a name="2022"><span class="lineNum">    2022 </span>            :                       &quot;Function instantiation (%s) and definition don't match in terms of ports\n&quot;,</a>
<a name="2023"><span class="lineNum">    2023 </span>            :                       module_instance-&gt;children[0]-&gt;types.identifier);</a>
<a name="2024"><span class="lineNum">    2024 </span>            :     }</a>
<a name="2025"><span class="lineNum">    2025 </span>            : </a>
<a name="2026"><span class="lineNum">    2026 </span>            :     //reordering if the variable is instantiated by name</a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineCov">         48 :     if (module_instance_list-&gt;num_children &gt; 0 &amp;&amp; module_instance_list-&gt;children[1]-&gt;children[0] != NULL) {</span></a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineCov">         12 :         reorder_connections_from_name(module_list, module_instance_list, FUNCTION);</span></a>
<a name="2029"><span class="lineNum">    2029 </span>            :     }</a>
<a name="2030"><span class="lineNum">    2030 </span>            : </a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineCov">        228 :     for (i = 0; i &lt; module_list-&gt;num_children; i++) {</span></a>
<a name="2032"><span class="lineNum">    2032 </span><span class="lineCov">        180 :         int port_size = 0;</span></a>
<a name="2033"><span class="lineNum">    2033 </span>            :         // VAR_DECLARE_LIST(child[i])-&gt;VAR_DECLARE_PORT(child[0])-&gt;VAR_DECLARE_input-or-output(child[0])</a>
<a name="2034"><span class="lineNum">    2034 </span><span class="lineCov">        180 :         ast_node_t* module_var_node = module_list-&gt;children[i];</span></a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineCov">        180 :         ast_node_t* module_instance_var_node = NULL;</span></a>
<a name="2036"><span class="lineNum">    2036 </span>            : </a>
<a name="2037"><span class="lineNum">    2037 </span><span class="lineCov">        180 :         if (i &gt; 0) module_instance_var_node = module_instance_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="2038"><span class="lineNum">    2038 </span>            : </a>
<a name="2039"><span class="lineNum">    2039 </span><span class="lineCov">        180 :         if (</span></a>
<a name="2040"><span class="lineNum">    2040 </span>            :             // skip inputs on pass 1</a>
<a name="2041"><span class="lineNum">    2041 </span><span class="lineCov">         90 :             ((PASS == INSTANTIATE_DRIVERS) &amp;&amp; (module_var_node-&gt;types.variable.is_input))</span></a>
<a name="2042"><span class="lineNum">    2042 </span>            :             // skip outputs on pass 2</a>
<a name="2043"><span class="lineNum">    2043 </span><span class="lineCov">        114 :             || ((PASS == ALIAS_INPUTS) &amp;&amp; (module_var_node-&gt;types.variable.is_output))) {</span></a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineCov">         90 :             continue;</span></a>
<a name="2045"><span class="lineNum">    2045 </span>            :         }</a>
<a name="2046"><span class="lineNum">    2046 </span>            : </a>
<a name="2047"><span class="lineNum">    2047 </span>            :         /* IF the designer users port names then make sure they line up */</a>
<a name="2048"><span class="lineNum">    2048 </span>            :         // TODO: This code may need to be moved down the line</a>
<a name="2049"><span class="lineNum">    2049 </span><span class="lineCov">         90 :         if (i &gt; 0 &amp;&amp; module_instance_list-&gt;children[i]-&gt;children[0] != NULL) {</span></a>
<a name="2050"><span class="lineNum">    2050 </span><span class="lineCov">         18 :             if (strcmp(module_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, module_var_node-&gt;children[0]-&gt;types.identifier) != 0) {</span></a>
<a name="2051"><span class="lineNum">    2051 </span>            :                 // TODO: This error message may not be correct. If assigning by name, the order should not matter</a>
<a name="2052"><span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, module_var_node-&gt;line_number, module_var_node-&gt;file_number,</span></a>
<a name="2053"><span class="lineNum">    2053 </span>            :                               &quot;This function entry does not match up correctly (%s != %s).  Odin expects the order of ports to be the same\n&quot;,</a>
<a name="2054"><span class="lineNum">    2054 </span>            :                               module_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier,</a>
<a name="2055"><span class="lineNum">    2055 </span>            :                               module_var_node-&gt;children[0]-&gt;types.identifier);</a>
<a name="2056"><span class="lineNum">    2056 </span>            :             }</a>
<a name="2057"><span class="lineNum">    2057 </span>            :         }</a>
<a name="2058"><span class="lineNum">    2058 </span>            : </a>
<a name="2059"><span class="lineNum">    2059 </span>            :         /* calculate the port details */</a>
<a name="2060"><span class="lineNum">    2060 </span><span class="lineCov">         90 :         if (module_var_node-&gt;children[1] == NULL) {</span></a>
<a name="2061"><span class="lineNum">    2061 </span>            :             port_size = 1;</a>
<a name="2062"><span class="lineNum">    2062 </span><span class="lineCov">         60 :         } else if (module_var_node-&gt;children[3] == NULL) {</span></a>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineCov">        120 :             char* module_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2064"><span class="lineNum">    2064 </span>            :                                                    // module_name</a>
<a name="2065"><span class="lineNum">    2065 </span><span class="lineCov">         60 :                                                    module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2066"><span class="lineNum">    2066 </span>            :                                                    // instance name</a>
<a name="2067"><span class="lineNum">    2067 </span><span class="lineCov">         60 :                                                    module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2068"><span class="lineNum">    2068 </span>            :                                                    NULL, -1);</a>
<a name="2069"><span class="lineNum">    2069 </span>            : </a>
<a name="2070"><span class="lineNum">    2070 </span><span class="lineCov">         60 :             ast_node_t* node1 = module_var_node-&gt;children[1];</span></a>
<a name="2071"><span class="lineNum">    2071 </span><span class="lineCov">         60 :             ast_node_t* node2 = module_var_node-&gt;children[2];</span></a>
<a name="2072"><span class="lineNum">    2072 </span>            : </a>
<a name="2073"><span class="lineNum">    2073 </span><span class="lineCov">         60 :             vtr::free(module_name);</span></a>
<a name="2074"><span class="lineNum">    2074 </span><span class="lineCov">         60 :             oassert(node2-&gt;type == NUMBERS &amp;&amp; node1-&gt;type == NUMBERS);</span></a>
<a name="2075"><span class="lineNum">    2075 </span>            :             /* assume all arrays declared [largest:smallest] */</a>
<a name="2076"><span class="lineNum">    2076 </span><span class="lineCov">         60 :             oassert(node2-&gt;types.vnumber-&gt;get_value() &lt;= node1-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="2077"><span class="lineNum">    2077 </span><span class="lineCov">         60 :             port_size = node1-&gt;types.vnumber-&gt;get_value() - node2-&gt;types.vnumber-&gt;get_value() + 1;</span></a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 :         } else if (module_var_node-&gt;children[5] == NULL) {</span></a>
<a name="2079"><span class="lineNum">    2079 </span><span class="lineNoCov">          0 :             char* module_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2080"><span class="lineNum">    2080 </span>            :                                                    // module_name</a>
<a name="2081"><span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                                                    module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2082"><span class="lineNum">    2082 </span>            :                                                    // instance name</a>
<a name="2083"><span class="lineNum">    2083 </span><span class="lineNoCov">          0 :                                                    module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2084"><span class="lineNum">    2084 </span>            :                                                    NULL, -1);</a>
<a name="2085"><span class="lineNum">    2085 </span>            : </a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :             ast_node_t* node1 = module_var_node-&gt;children[1];</span></a>
<a name="2087"><span class="lineNum">    2087 </span><span class="lineNoCov">          0 :             ast_node_t* node2 = module_var_node-&gt;children[2];</span></a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :             ast_node_t* node3 = module_var_node-&gt;children[3];</span></a>
<a name="2089"><span class="lineNum">    2089 </span><span class="lineNoCov">          0 :             ast_node_t* node4 = module_var_node-&gt;children[4];</span></a>
<a name="2090"><span class="lineNum">    2090 </span>            : </a>
<a name="2091"><span class="lineNum">    2091 </span><span class="lineNoCov">          0 :             free(module_name);</span></a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :             oassert(node2-&gt;type == NUMBERS &amp;&amp; node1-&gt;type == NUMBERS &amp;&amp; node3-&gt;type == NUMBERS &amp;&amp; node4-&gt;type == NUMBERS);</span></a>
<a name="2093"><span class="lineNum">    2093 </span>            :             /* assume all arrays declared [largest:smallest] */</a>
<a name="2094"><span class="lineNum">    2094 </span><span class="lineNoCov">          0 :             oassert(node2-&gt;types.vnumber-&gt;get_value() &lt;= node1-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 :             oassert(node4-&gt;types.vnumber-&gt;get_value() &lt;= node3-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="2096"><span class="lineNum">    2096 </span><span class="lineNoCov">          0 :             port_size = node1-&gt;types.vnumber-&gt;get_value() * node3-&gt;types.vnumber-&gt;get_value() - 1;</span></a>
<a name="2097"><span class="lineNum">    2097 </span>            :         }</a>
<a name="2098"><span class="lineNum">    2098 </span>            : </a>
<a name="2099"><span class="lineNum">    2099 </span>            :         //-----------------------------------------------------------------------------------</a>
<a name="2100"><span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         else if (module_var_node-&gt;children[5] != NULL) {</span></a>
<a name="2101"><span class="lineNum">    2101 </span>            :             /* Implicit memory */</a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :             error_message(NETLIST, module_var_node-&gt;children[5]-&gt;line_number, module_var_node-&gt;children[5]-&gt;file_number, &quot;%s\n&quot;, &quot;Unhandled implicit memory in connect_module_instantiation_and_alias&quot;);</span></a>
<a name="2103"><span class="lineNum">    2103 </span>            :         }</a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineCov">        252 :         for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="2105"><span class="lineNum">    2105 </span><span class="lineCov">        162 :             if (i &gt; 0 &amp;&amp; module_var_node-&gt;types.variable.is_input) {</span></a>
<a name="2106"><span class="lineNum">    2106 </span>            :                 /* IF - this spot in the module list is an input, then we need to find it in the</a>
<a name="2107"><span class="lineNum">    2107 </span>            :                  * string cache (as its old name), check if the new_name (the instantiation name)</a>
<a name="2108"><span class="lineNum">    2108 </span>            :                  * is already a driver at this level.  IF it is a driver then we can hook the two up.</a>
<a name="2109"><span class="lineNum">    2109 </span>            :                  * IF it's not we need to alias the pin name as it is used here since it</a>
<a name="2110"><span class="lineNum">    2110 </span>            :                  * must be driven at a higher level of hierarchy in the tree of modules */</a>
<a name="2111"><span class="lineNum">    2111 </span><span class="lineCov">        102 :                 char* name_of_module_instance_of_input = NULL;</span></a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineCov">        102 :                 char* full_name = NULL;</span></a>
<a name="2113"><span class="lineNum">    2113 </span><span class="lineCov">        102 :                 char* alias_name = NULL;</span></a>
<a name="2114"><span class="lineNum">    2114 </span>            : </a>
<a name="2115"><span class="lineNum">    2115 </span><span class="lineCov">        102 :                 if (port_size &gt; 1) {</span></a>
<a name="2116"><span class="lineNum">    2116 </span>            :                     /* Get the name of the module instantiation pin */</a>
<a name="2117"><span class="lineNum">    2117 </span><span class="lineCov">         72 :                     name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="2118"><span class="lineNum">    2118 </span><span class="lineCov">         72 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_module_instance_of_input, -1);</span></a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineCov">         72 :                     vtr::free(name_of_module_instance_of_input);</span></a>
<a name="2120"><span class="lineNum">    2120 </span>            : </a>
<a name="2121"><span class="lineNum">    2121 </span>            :                     /* make the new string for the alias name - has to be a identifier in the instantiated modules old names */</a>
<a name="2122"><span class="lineNum">    2122 </span><span class="lineCov">         72 :                     name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, j);</span></a>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineCov">        144 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2124"><span class="lineNum">    2124 </span><span class="lineCov">         72 :                                                     module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineCov">         72 :                                                     module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2126"><span class="lineNum">    2126 </span>            :                                                     name_of_module_instance_of_input, -1);</a>
<a name="2127"><span class="lineNum">    2127 </span>            : </a>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineCov">         72 :                     vtr::free(name_of_module_instance_of_input);</span></a>
<a name="2129"><span class="lineNum">    2129 </span>            :                 } else {</a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineCov">         30 :                     oassert(j == 0);</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            : </a>
<a name="2132"><span class="lineNum">    2132 </span>            :                     /* Get the name of the module instantiation pin */</a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineCov">         30 :                     name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="2134"><span class="lineNum">    2134 </span>            : </a>
<a name="2135"><span class="lineNum">    2135 </span><span class="lineCov">         30 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_module_instance_of_input, -1);</span></a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineCov">         30 :                     vtr::free(name_of_module_instance_of_input);</span></a>
<a name="2137"><span class="lineNum">    2137 </span>            : </a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineCov">         30 :                     name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, 0);</span></a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineCov">         60 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineCov">         30 :                                                     module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineCov">         30 :                                                     module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2142"><span class="lineNum">    2142 </span>            :                                                     name_of_module_instance_of_input, -1);</a>
<a name="2143"><span class="lineNum">    2143 </span>            : </a>
<a name="2144"><span class="lineNum">    2144 </span><span class="lineCov">         30 :                     vtr::free(name_of_module_instance_of_input);</span></a>
<a name="2145"><span class="lineNum">    2145 </span>            :                 }</a>
<a name="2146"><span class="lineNum">    2146 </span>            : </a>
<a name="2147"><span class="lineNum">    2147 </span>            :                 /* search for the old_input name */</a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineCov">        102 :                 if ((sc_spot_input_old = sc_lookup_string(input_nets_sc, alias_name)) == -1) {</span></a>
<a name="2149"><span class="lineNum">    2149 </span>            :                     /* doesn it have to exist since might only be used in module */</a>
<a name="2150"><span class="lineNum">    2150 </span>            :                     /*error_message(NETLIST, module_instance-&gt;line_number, module_instance-&gt;file_number,</a>
<a name="2151"><span class="lineNum">    2151 </span>            :                      * &quot;This module port %s is unused in module %s&quot;, alias_name, module_node-&gt;children[0]-&gt;types.identifier);*/</a>
<a name="2152"><span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                     if (port_size &gt; 1)</span></a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                         warning_message(NETLIST, -1, -1, &quot;This function port %s[%d] is unused in module %s\n&quot;, module_instance_var_node-&gt;types.identifier, j, module_node-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="2154"><span class="lineNum">    2154 </span>            :                     else</a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                         warning_message(NETLIST, -1, -1, &quot;This function port %s is unused in module %s\n&quot;, module_instance_var_node-&gt;types.identifier, module_node-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="2156"><span class="lineNum">    2156 </span>            : </a>
<a name="2157"><span class="lineNum">    2157 </span>            :                 } else {</a>
<a name="2158"><span class="lineNum">    2158 </span>            :                     /* CMM - Check if this pin should be driven by the top level VCC or GND drivers     */</a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineCov">        102 :                     if (strstr(full_name, ONE_VCC_CNS)) {</span></a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                         join_nets(verilog_netlist-&gt;one_net, (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                         free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)verilog_netlist-&gt;one_net;</span></a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineCov">        102 :                     } else if (strstr(full_name, ZERO_GND_ZERO)) {</span></a>
<a name="2164"><span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                         join_nets(verilog_netlist-&gt;zero_net, (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                         free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)verilog_netlist-&gt;zero_net;</span></a>
<a name="2167"><span class="lineNum">    2167 </span>            :                     }</a>
<a name="2168"><span class="lineNum">    2168 </span>            :                     /* check if the instantiation pin exists. */</a>
<a name="2169"><span class="lineNum">    2169 </span><span class="lineCov">        102 :                     else if ((sc_spot_output = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="2170"><span class="lineNum">    2170 </span>            :                         /* IF - no driver, then assume that it needs to be aliased to move up as an input */</a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                         if ((sc_spot_input_new = sc_lookup_string(input_nets_sc, full_name)) == -1) {</span></a>
<a name="2172"><span class="lineNum">    2172 </span>            :                             /* if this input is not yet used in this module then we'll add it */</a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                             sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span>            :                             /* copy the pin to the old spot */</a>
<a name="2176"><span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                             input_nets_sc-&gt;data[sc_spot_input_new] = input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="2177"><span class="lineNum">    2177 </span>            :                         } else {</a>
<a name="2178"><span class="lineNum">    2178 </span>            :                             /* already exists so we'll join the nets */</a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                             combine_nets((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old], (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_new], verilog_netlist);</span></a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                             input_nets_sc-&gt;data[sc_spot_input_old] = NULL;</span></a>
<a name="2181"><span class="lineNum">    2181 </span>            :                         }</a>
<a name="2182"><span class="lineNum">    2182 </span>            :                     } else {</a>
<a name="2183"><span class="lineNum">    2183 </span>            :                         /* ELSE - we've found a matching net, so add this pin to the net */</a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineCov">        102 :                         nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineCov">        102 :                         nnet_t* in_net = (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="2186"><span class="lineNum">    2186 </span>            : </a>
<a name="2187"><span class="lineNum">    2187 </span><span class="lineCov">        102 :                         if ((net != in_net) &amp;&amp; (net-&gt;combined == true)) {</span></a>
<a name="2188"><span class="lineNum">    2188 </span>            :                             /* if they haven't been combined already, then join the inputs and output */</a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                             join_nets(net, in_net);</span></a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                             in_net = free_nnet(in_net);</span></a>
<a name="2191"><span class="lineNum">    2191 </span>            :                             /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                             input_nets_sc-&gt;data[sc_spot_input_old] = (void*)net;</span></a>
<a name="2193"><span class="lineNum">    2193 </span><span class="lineCov">        102 :                         } else if ((net != in_net) &amp;&amp; (net-&gt;combined == false)) {</span></a>
<a name="2194"><span class="lineNum">    2194 </span>            :                             /* if they haven't been combined already, then join the inputs and output */</a>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineCov">        102 :                             combine_nets(net, in_net, verilog_netlist);</span></a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineCov">        102 :                             net = NULL;</span></a>
<a name="2197"><span class="lineNum">    2197 </span>            :                             /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="2198"><span class="lineNum">    2198 </span><span class="lineCov">        102 :                             output_nets_sc-&gt;data[sc_spot_output] = (void*)in_net;</span></a>
<a name="2199"><span class="lineNum">    2199 </span>            :                         }</a>
<a name="2200"><span class="lineNum">    2200 </span>            :                     }</a>
<a name="2201"><span class="lineNum">    2201 </span>            :                 }</a>
<a name="2202"><span class="lineNum">    2202 </span>            : </a>
<a name="2203"><span class="lineNum">    2203 </span><span class="lineCov">        102 :                 vtr::free(full_name);</span></a>
<a name="2204"><span class="lineNum">    2204 </span><span class="lineCov">        102 :                 vtr::free(alias_name);</span></a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineCov">         60 :             } else if (i == 0 &amp;&amp; module_var_node-&gt;types.variable.is_output) {</span></a>
<a name="2206"><span class="lineNum">    2206 </span>            :                 /* ELSE IF - this is an output pin from the module.  We need to alias this output</a>
<a name="2207"><span class="lineNum">    2207 </span>            :                  * pin with it's calling name here so that everyone can see it at this level */</a>
<a name="2208"><span class="lineNum">    2208 </span><span class="lineCov">         60 :                 char* name_of_module_instance_of_input = NULL;</span></a>
<a name="2209"><span class="lineNum">    2209 </span><span class="lineCov">         60 :                 char* full_name = NULL;</span></a>
<a name="2210"><span class="lineNum">    2210 </span><span class="lineCov">         60 :                 char* alias_name = NULL;</span></a>
<a name="2211"><span class="lineNum">    2211 </span>            : </a>
<a name="2212"><span class="lineNum">    2212 </span>            :                 /* make the new string for the alias name - has to be a identifier in the</a>
<a name="2213"><span class="lineNum">    2213 </span>            :                  * instantiated modules old names */</a>
<a name="2214"><span class="lineNum">    2214 </span><span class="lineCov">         60 :                 if (port_size &gt; 1) {</span></a>
<a name="2215"><span class="lineNum">    2215 </span>            :                     /* Get the name of the module instantiation pin */</a>
<a name="2216"><span class="lineNum">    2216 </span>            : </a>
<a name="2217"><span class="lineNum">    2217 </span>            :                     //name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, j, instance_name_prefix);</a>
<a name="2218"><span class="lineNum">    2218 </span>            : </a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineCov">         54 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, NULL, -1);</span></a>
<a name="2220"><span class="lineNum">    2220 </span>            : </a>
<a name="2221"><span class="lineNum">    2221 </span>            :                     //vtr::free(name_of_module_instance_of_input);</a>
<a name="2222"><span class="lineNum">    2222 </span>            : </a>
<a name="2223"><span class="lineNum">    2223 </span><span class="lineCov">         54 :                     name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, j);</span></a>
<a name="2224"><span class="lineNum">    2224 </span>            : </a>
<a name="2225"><span class="lineNum">    2225 </span><span class="lineCov">        108 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2226"><span class="lineNum">    2226 </span><span class="lineCov">         54 :                                                     module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2227"><span class="lineNum">    2227 </span><span class="lineCov">         54 :                                                     module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier, name_of_module_instance_of_input, -1);</span></a>
<a name="2228"><span class="lineNum">    2228 </span>            : </a>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineCov">         54 :                     vtr::free(name_of_module_instance_of_input);</span></a>
<a name="2230"><span class="lineNum">    2230 </span>            : </a>
<a name="2231"><span class="lineNum">    2231 </span>            :                 } else {</a>
<a name="2232"><span class="lineNum">    2232 </span>            :                     //oassert(j == 0);</a>
<a name="2233"><span class="lineNum">    2233 </span>            :                     /* Get the name of the module instantiation pin */</a>
<a name="2234"><span class="lineNum">    2234 </span>            : </a>
<a name="2235"><span class="lineNum">    2235 </span>            :                     //name_of_module_instance_of_input = get_name_of_pin_at_bit(module_instance_var_node, -1, instance_name_prefix);</a>
<a name="2236"><span class="lineNum">    2236 </span>            : </a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineCov">          6 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, NULL, -1);</span></a>
<a name="2238"><span class="lineNum">    2238 </span>            : </a>
<a name="2239"><span class="lineNum">    2239 </span>            :                     //vtr::free(name_of_module_instance_of_input);</a>
<a name="2240"><span class="lineNum">    2240 </span>            : </a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineCov">          6 :                     name_of_module_instance_of_input = get_name_of_var_declare_at_bit(module_var_node, 0);</span></a>
<a name="2242"><span class="lineNum">    2242 </span>            : </a>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineCov">         12 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineCov">          6 :                                                     module_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineCov">          6 :                                                     module_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier, name_of_module_instance_of_input, -1);</span></a>
<a name="2246"><span class="lineNum">    2246 </span>            : </a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineCov">          6 :                     vtr::free(name_of_module_instance_of_input);</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            :                 }</a>
<a name="2249"><span class="lineNum">    2249 </span>            : </a>
<a name="2250"><span class="lineNum">    2250 </span>            :                 /* check if the instantiation pin exists. */</a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineCov">         60 :                 if ((sc_spot_output = sc_lookup_string(output_nets_sc, alias_name)) == -1) {</span></a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                     error_message(NETLIST, module_var_node-&gt;line_number, module_var_node-&gt;file_number,</span></a>
<a name="2253"><span class="lineNum">    2253 </span>            :                                   &quot;This output (%s) must exist...must be an error\n&quot;, alias_name);</a>
<a name="2254"><span class="lineNum">    2254 </span>            :                 }</a>
<a name="2255"><span class="lineNum">    2255 </span>            : </a>
<a name="2256"><span class="lineNum">    2256 </span>            :                 /* can already be there */</a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineCov">         60 :                 sc_spot_input_new = sc_add_string(output_nets_sc, full_name);</span></a>
<a name="2258"><span class="lineNum">    2258 </span>            : </a>
<a name="2259"><span class="lineNum">    2259 </span>            :                 /* Copy over the initial value data from the net alias to the corresponding</a>
<a name="2260"><span class="lineNum">    2260 </span>            :                  * flip-flop node if one exists. This is necessary if an initial value is</a>
<a name="2261"><span class="lineNum">    2261 </span>            :                  * assigned on a higher-level module since the flip-flop node will have</a>
<a name="2262"><span class="lineNum">    2262 </span>            :                  * already been instantiated without any initial value. */</a>
<a name="2263"><span class="lineNum">    2263 </span>            : </a>
<a name="2264"><span class="lineNum">    2264 </span><span class="lineCov">         60 :                 npin_t* new_pin2;</span></a>
<a name="2265"><span class="lineNum">    2265 </span><span class="lineCov">         60 :                 nnet_t* output_net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineCov">         60 :                 new_pin2 = allocate_npin();</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineCov">         60 :                 add_fanout_pin_to_net(output_net, new_pin2);</span></a>
<a name="2268"><span class="lineNum">    2268 </span><span class="lineCov">         60 :                 add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineCov">         60 :                 nnet_t* input_new_net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_input_new];</span></a>
<a name="2270"><span class="lineNum">    2270 </span>            : </a>
<a name="2271"><span class="lineNum">    2271 </span><span class="lineCov">         60 :                 if (output_net-&gt;driver_pin &amp;&amp; output_net-&gt;driver_pin-&gt;node) {</span></a>
<a name="2272"><span class="lineNum">    2272 </span><span class="lineCov">         60 :                     if (output_net-&gt;driver_pin-&gt;node-&gt;type == FF_NODE &amp;&amp; input_new_net-&gt;has_initial_value) {</span></a>
<a name="2273"><span class="lineNum">    2273 </span><span class="lineNoCov">          0 :                         output_net-&gt;driver_pin-&gt;node-&gt;has_initial_value = input_new_net-&gt;has_initial_value;</span></a>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineNoCov">          0 :                         output_net-&gt;driver_pin-&gt;node-&gt;initial_value = input_new_net-&gt;initial_value;</span></a>
<a name="2275"><span class="lineNum">    2275 </span>            :                     }</a>
<a name="2276"><span class="lineNum">    2276 </span>            :                 }</a>
<a name="2277"><span class="lineNum">    2277 </span>            : </a>
<a name="2278"><span class="lineNum">    2278 </span>            :                 /* clean up input_new_net */</a>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineCov">         60 :                 if (!(input_new_net) || !(input_new_net-&gt;driver_pin))</span></a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineCov">         24 :                     input_new_net = free_nnet(input_new_net);</span></a>
<a name="2281"><span class="lineNum">    2281 </span>            : </a>
<a name="2282"><span class="lineNum">    2282 </span>            :                 /* add this alias for the net */</a>
<a name="2283"><span class="lineNum">    2283 </span><span class="lineCov">         60 :                 output_nets_sc-&gt;data[sc_spot_input_new] = output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="2284"><span class="lineNum">    2284 </span>            : </a>
<a name="2285"><span class="lineNum">    2285 </span>            :                 /* make the inplicit output list and hook up the outputs */</a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineCov">         60 :                 vtr::free(full_name);</span></a>
<a name="2287"><span class="lineNum">    2287 </span><span class="lineCov">         60 :                 vtr::free(alias_name);</span></a>
<a name="2288"><span class="lineNum">    2288 </span>            :             }</a>
<a name="2289"><span class="lineNum">    2289 </span>            :         }</a>
<a name="2290"><span class="lineNum">    2290 </span>            :     }</a>
<a name="2291"><span class="lineNum">    2291 </span>            : </a>
<a name="2292"><span class="lineNum">    2292 </span><span class="lineCov">         48 :     return return_list;</span></a>
<a name="2293"><span class="lineNum">    2293 </span>            : }</a>
<a name="2294"><span class="lineNum">    2294 </span>            : </a>
<a name="2295"><span class="lineNum">    2295 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="2296"><span class="lineNum">    2296 </span>            :  * (function: connect_task_instantiation_and_alias)</a>
<a name="2297"><span class="lineNum">    2297 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="2298"><span class="lineNum">    2298 </span>            : </a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineCov">         60 : signal_list_t* connect_task_instantiation_and_alias(short PASS, ast_node_t* task_instance, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="2300"><span class="lineNum">    2300 </span><span class="lineCov">         60 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="2301"><span class="lineNum">    2301 </span>            : </a>
<a name="2302"><span class="lineNum">    2302 </span><span class="lineCov">         60 :     long i;</span></a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineCov">         60 :     int j;</span></a>
<a name="2304"><span class="lineNum">    2304 </span>            :     //signal_list_t *aux_node = NULL;</a>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineCov">         60 :     ast_node_t* task_node = NULL;</span></a>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineCov">         60 :     ast_node_t* task_list = NULL;</span></a>
<a name="2307"><span class="lineNum">    2307 </span><span class="lineCov">         60 :     ast_node_t* task_instance_list = task_instance-&gt;children[1]-&gt;children[1]; // TASK_INSTANCE-&gt;TASK_NAMED_INSTANCE-&gt;MODULE_CONNECT_LIST(child[1])</span></a>
<a name="2308"><span class="lineNum">    2308 </span><span class="lineCov">         60 :     long sc_spot;</span></a>
<a name="2309"><span class="lineNum">    2309 </span><span class="lineCov">         60 :     long sc_spot_output;</span></a>
<a name="2310"><span class="lineNum">    2310 </span><span class="lineCov">         60 :     long sc_spot_input_old;</span></a>
<a name="2311"><span class="lineNum">    2311 </span><span class="lineCov">         60 :     long sc_spot_input_new;</span></a>
<a name="2312"><span class="lineNum">    2312 </span>            : </a>
<a name="2313"><span class="lineNum">    2313 </span><span class="lineCov">         60 :     char* task_instance_name = task_instance-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="2314"><span class="lineNum">    2314 </span>            : </a>
<a name="2315"><span class="lineNum">    2315 </span>            :     /* lookup the node of the task associated with this instantiated task */</a>
<a name="2316"><span class="lineNum">    2316 </span><span class="lineCov">         60 :     if ((sc_spot = sc_lookup_string(module_names_to_idx, task_instance_name)) == -1) {</span></a>
<a name="2317"><span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         error_message(NETLIST, task_instance-&gt;line_number, task_instance-&gt;file_number,</span></a>
<a name="2318"><span class="lineNum">    2318 </span>            :                       &quot;Can't find task %s\n&quot;, task_instance_name);</a>
<a name="2319"><span class="lineNum">    2319 </span>            :     }</a>
<a name="2320"><span class="lineNum">    2320 </span>            : </a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineCov">         60 :     if (task_instance_name != task_instance-&gt;children[0]-&gt;types.identifier)</span></a>
<a name="2322"><span class="lineNum">    2322 </span><span class="lineNoCov">          0 :         vtr::free(task_instance_name);</span></a>
<a name="2323"><span class="lineNum">    2323 </span>            : </a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineCov">         60 :     task_node = (ast_node_t*)module_names_to_idx-&gt;data[sc_spot];</span></a>
<a name="2325"><span class="lineNum">    2325 </span><span class="lineCov">         60 :     task_list = task_node-&gt;children[1]; // TASK-&gt;VAR_DECLARE_LIST(child[1])</span></a>
<a name="2326"><span class="lineNum">    2326 </span>            : </a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineCov">         60 :     if (task_list-&gt;num_children != task_instance_list-&gt;num_children) {</span></a>
<a name="2328"><span class="lineNum">    2328 </span><span class="lineNoCov">          0 :         error_message(NETLIST, task_instance-&gt;line_number, task_instance-&gt;file_number,</span></a>
<a name="2329"><span class="lineNum">    2329 </span>            :                       &quot;Task instantiation (%s) and definition don't match in terms of ports\n&quot;,</a>
<a name="2330"><span class="lineNum">    2330 </span>            :                       task_instance-&gt;children[0]-&gt;types.identifier);</a>
<a name="2331"><span class="lineNum">    2331 </span>            :     }</a>
<a name="2332"><span class="lineNum">    2332 </span>            : </a>
<a name="2333"><span class="lineNum">    2333 </span>            :     //reordering if the variable is instantiated by name</a>
<a name="2334"><span class="lineNum">    2334 </span><span class="lineCov">         60 :     if (task_instance_list-&gt;num_children &gt; 0 &amp;&amp; task_instance_list-&gt;children[0]-&gt;children[0] != NULL) {</span></a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineCov">         12 :         reorder_connections_from_name(task_list, task_instance_list, TASK);</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            :     }</a>
<a name="2337"><span class="lineNum">    2337 </span>            : </a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineCov">        300 :     for (i = 0; i &lt; task_list-&gt;num_children; i++) {</span></a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineCov">        240 :         int port_size = 0;</span></a>
<a name="2340"><span class="lineNum">    2340 </span>            :         // VAR_DECLARE_LIST(child[i])-&gt;VAR_DECLARE_PORT(child[0])-&gt;VAR_DECLARE_input-or-output(child[0])</a>
<a name="2341"><span class="lineNum">    2341 </span><span class="lineCov">        240 :         ast_node_t* task_var_node = task_list-&gt;children[i];</span></a>
<a name="2342"><span class="lineNum">    2342 </span><span class="lineCov">        240 :         ast_node_t* task_instance_var_node = task_instance_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="2343"><span class="lineNum">    2343 </span>            : </a>
<a name="2344"><span class="lineNum">    2344 </span><span class="lineCov">        240 :         if (</span></a>
<a name="2345"><span class="lineNum">    2345 </span>            :             // skip inputs on pass 1</a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineCov">        120 :             ((PASS == INSTANTIATE_DRIVERS) &amp;&amp; (task_var_node-&gt;types.variable.is_input))</span></a>
<a name="2347"><span class="lineNum">    2347 </span>            :             // skip outputs on pass 2</a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineCov">        150 :             || ((PASS == ALIAS_INPUTS) &amp;&amp; (task_var_node-&gt;types.variable.is_output))) {</span></a>
<a name="2349"><span class="lineNum">    2349 </span><span class="lineCov">        120 :             continue;</span></a>
<a name="2350"><span class="lineNum">    2350 </span>            :         }</a>
<a name="2351"><span class="lineNum">    2351 </span>            : </a>
<a name="2352"><span class="lineNum">    2352 </span>            :         /* IF the designer users port names then make sure they line up */</a>
<a name="2353"><span class="lineNum">    2353 </span>            :         // TODO: This code may need to be moved down the line</a>
<a name="2354"><span class="lineNum">    2354 </span><span class="lineCov">        120 :         if (i &gt; 0 &amp;&amp; task_instance_list-&gt;children[i]-&gt;children[0] != NULL) {</span></a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineCov">         18 :             if (strcmp(task_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier, task_var_node-&gt;children[0]-&gt;types.identifier) != 0) {</span></a>
<a name="2356"><span class="lineNum">    2356 </span>            :                 // TODO: This error message may not be correct. If assigning by name, the order should not matter</a>
<a name="2357"><span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, task_var_node-&gt;line_number, task_var_node-&gt;file_number,</span></a>
<a name="2358"><span class="lineNum">    2358 </span>            :                               &quot;This task entry does not match up correctly (%s != %s).  Odin expects the order of ports to be the same\n&quot;,</a>
<a name="2359"><span class="lineNum">    2359 </span>            :                               task_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier,</a>
<a name="2360"><span class="lineNum">    2360 </span>            :                               task_var_node-&gt;children[0]-&gt;types.identifier);</a>
<a name="2361"><span class="lineNum">    2361 </span>            :             }</a>
<a name="2362"><span class="lineNum">    2362 </span>            :         }</a>
<a name="2363"><span class="lineNum">    2363 </span>            : </a>
<a name="2364"><span class="lineNum">    2364 </span>            :         /* calculate the port details */</a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineCov">        120 :         if (task_var_node-&gt;children[1] == NULL) {</span></a>
<a name="2366"><span class="lineNum">    2366 </span>            :             port_size = 1;</a>
<a name="2367"><span class="lineNum">    2367 </span><span class="lineCov">         90 :         } else if (task_var_node-&gt;children[3] == NULL) {</span></a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineCov">        180 :             char* task_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2369"><span class="lineNum">    2369 </span>            :                                                  // task_name</a>
<a name="2370"><span class="lineNum">    2370 </span><span class="lineCov">         90 :                                                  task_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2371"><span class="lineNum">    2371 </span>            :                                                  // instance name</a>
<a name="2372"><span class="lineNum">    2372 </span><span class="lineCov">         90 :                                                  task_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2373"><span class="lineNum">    2373 </span>            :                                                  NULL, -1);</a>
<a name="2374"><span class="lineNum">    2374 </span>            : </a>
<a name="2375"><span class="lineNum">    2375 </span><span class="lineCov">         90 :             ast_node_t* node1 = task_var_node-&gt;children[1];</span></a>
<a name="2376"><span class="lineNum">    2376 </span><span class="lineCov">         90 :             ast_node_t* node2 = task_var_node-&gt;children[2];</span></a>
<a name="2377"><span class="lineNum">    2377 </span>            : </a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineCov">         90 :             vtr::free(task_name);</span></a>
<a name="2379"><span class="lineNum">    2379 </span><span class="lineCov">         90 :             oassert(node2-&gt;type == NUMBERS &amp;&amp; node1-&gt;type == NUMBERS);</span></a>
<a name="2380"><span class="lineNum">    2380 </span>            :             /* assume all arrays declared [largest:smallest] */</a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineCov">         90 :             oassert(node2-&gt;types.vnumber-&gt;get_value() &lt;= node1-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="2382"><span class="lineNum">    2382 </span><span class="lineCov">         90 :             port_size = node1-&gt;types.vnumber-&gt;get_value() - node2-&gt;types.vnumber-&gt;get_value() + 1;</span></a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         } else if (task_var_node-&gt;children[5] == NULL) {</span></a>
<a name="2384"><span class="lineNum">    2384 </span><span class="lineNoCov">          0 :             char* task_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2385"><span class="lineNum">    2385 </span>            :                                                  // task_name</a>
<a name="2386"><span class="lineNum">    2386 </span><span class="lineNoCov">          0 :                                                  task_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2387"><span class="lineNum">    2387 </span>            :                                                  // instance name</a>
<a name="2388"><span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                                                  task_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2389"><span class="lineNum">    2389 </span>            :                                                  NULL, -1);</a>
<a name="2390"><span class="lineNum">    2390 </span>            : </a>
<a name="2391"><span class="lineNum">    2391 </span><span class="lineNoCov">          0 :             ast_node_t* node1 = task_var_node-&gt;children[1];</span></a>
<a name="2392"><span class="lineNum">    2392 </span><span class="lineNoCov">          0 :             ast_node_t* node2 = task_var_node-&gt;children[2];</span></a>
<a name="2393"><span class="lineNum">    2393 </span><span class="lineNoCov">          0 :             ast_node_t* node3 = task_var_node-&gt;children[3];</span></a>
<a name="2394"><span class="lineNum">    2394 </span><span class="lineNoCov">          0 :             ast_node_t* node4 = task_var_node-&gt;children[4];</span></a>
<a name="2395"><span class="lineNum">    2395 </span>            : </a>
<a name="2396"><span class="lineNum">    2396 </span><span class="lineNoCov">          0 :             vtr::free(task_name);</span></a>
<a name="2397"><span class="lineNum">    2397 </span><span class="lineNoCov">          0 :             oassert(node2-&gt;type == NUMBERS &amp;&amp; node1-&gt;type == NUMBERS &amp;&amp; node3-&gt;type == NUMBERS &amp;&amp; node4-&gt;type == NUMBERS);</span></a>
<a name="2398"><span class="lineNum">    2398 </span>            :             /* assume all arrays declared [largest:smallest] */</a>
<a name="2399"><span class="lineNum">    2399 </span><span class="lineNoCov">          0 :             oassert(node2-&gt;types.vnumber-&gt;get_value() &lt;= node1-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="2400"><span class="lineNum">    2400 </span><span class="lineNoCov">          0 :             oassert(node4-&gt;types.vnumber-&gt;get_value() &lt;= node3-&gt;types.vnumber-&gt;get_value());</span></a>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 :             port_size = node1-&gt;types.vnumber-&gt;get_value() * node3-&gt;types.vnumber-&gt;get_value() - 1;</span></a>
<a name="2402"><span class="lineNum">    2402 </span>            :         }</a>
<a name="2403"><span class="lineNum">    2403 </span>            : </a>
<a name="2404"><span class="lineNum">    2404 </span>            :         //-----------------------------------------------------------------------------------</a>
<a name="2405"><span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         else if (task_var_node-&gt;children[5] != NULL) {</span></a>
<a name="2406"><span class="lineNum">    2406 </span>            :             /* Implicit memory */</a>
<a name="2407"><span class="lineNum">    2407 </span><span class="lineNoCov">          0 :             error_message(NETLIST, task_var_node-&gt;children[5]-&gt;line_number, task_var_node-&gt;children[5]-&gt;file_number, &quot;%s\n&quot;, &quot;Unhandled implicit memory in connect_task_instantiation_and_alias&quot;);</span></a>
<a name="2408"><span class="lineNum">    2408 </span>            :         }</a>
<a name="2409"><span class="lineNum">    2409 </span><span class="lineCov">        120 :         if (task_var_node-&gt;types.variable.is_input) {</span></a>
<a name="2410"><span class="lineNum">    2410 </span><span class="lineCov">        240 :             for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="2411"><span class="lineNum">    2411 </span>            :                 /* IF - this spot in the task list is an input, then we need to find it in the</a>
<a name="2412"><span class="lineNum">    2412 </span>            :                  * string cache (as its old name), check if the new_name (the instantiation name)</a>
<a name="2413"><span class="lineNum">    2413 </span>            :                  * is already a driver at this level.  IF it is a driver then we can hook the two up.</a>
<a name="2414"><span class="lineNum">    2414 </span>            :                  * IF it's not we need to alias the pin name as it is used here since it</a>
<a name="2415"><span class="lineNum">    2415 </span>            :                  * must be driven at a higher level of hierarchy in the tree of tasks */</a>
<a name="2416"><span class="lineNum">    2416 </span><span class="lineCov">        150 :                 char* name_of_task_instance_of_input = NULL;</span></a>
<a name="2417"><span class="lineNum">    2417 </span><span class="lineCov">        150 :                 char* full_name = NULL;</span></a>
<a name="2418"><span class="lineNum">    2418 </span><span class="lineCov">        150 :                 char* alias_name = NULL;</span></a>
<a name="2419"><span class="lineNum">    2419 </span>            : </a>
<a name="2420"><span class="lineNum">    2420 </span><span class="lineCov">        150 :                 if (port_size &gt; 1) {</span></a>
<a name="2421"><span class="lineNum">    2421 </span>            :                     /* Get the name of the task instantiation pin */</a>
<a name="2422"><span class="lineNum">    2422 </span><span class="lineCov">        120 :                     name_of_task_instance_of_input = get_name_of_pin_at_bit(task_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="2423"><span class="lineNum">    2423 </span><span class="lineCov">        120 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_task_instance_of_input, -1);</span></a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineCov">        120 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2425"><span class="lineNum">    2425 </span>            : </a>
<a name="2426"><span class="lineNum">    2426 </span>            :                     /* make the new string for the alias name - has to be a identifier in the instantiated tasks old names */</a>
<a name="2427"><span class="lineNum">    2427 </span><span class="lineCov">        120 :                     name_of_task_instance_of_input = get_name_of_var_declare_at_bit(task_var_node, j);</span></a>
<a name="2428"><span class="lineNum">    2428 </span><span class="lineCov">        240 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2429"><span class="lineNum">    2429 </span><span class="lineCov">        120 :                                                     task_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2430"><span class="lineNum">    2430 </span><span class="lineCov">        120 :                                                     task_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2431"><span class="lineNum">    2431 </span>            :                                                     name_of_task_instance_of_input, -1);</a>
<a name="2432"><span class="lineNum">    2432 </span>            : </a>
<a name="2433"><span class="lineNum">    2433 </span><span class="lineCov">        120 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2434"><span class="lineNum">    2434 </span>            :                 } else {</a>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineCov">         30 :                     oassert(j == 0);</span></a>
<a name="2436"><span class="lineNum">    2436 </span>            : </a>
<a name="2437"><span class="lineNum">    2437 </span>            :                     /* Get the name of the task instantiation pin */</a>
<a name="2438"><span class="lineNum">    2438 </span><span class="lineCov">         30 :                     name_of_task_instance_of_input = get_name_of_pin_at_bit(task_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="2439"><span class="lineNum">    2439 </span>            : </a>
<a name="2440"><span class="lineNum">    2440 </span><span class="lineCov">         30 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_task_instance_of_input, -1);</span></a>
<a name="2441"><span class="lineNum">    2441 </span><span class="lineCov">         30 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2442"><span class="lineNum">    2442 </span>            : </a>
<a name="2443"><span class="lineNum">    2443 </span><span class="lineCov">         30 :                     name_of_task_instance_of_input = get_name_of_var_declare_at_bit(task_var_node, 0);</span></a>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineCov">         60 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2445"><span class="lineNum">    2445 </span><span class="lineCov">         30 :                                                     task_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2446"><span class="lineNum">    2446 </span><span class="lineCov">         30 :                                                     task_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2447"><span class="lineNum">    2447 </span>            :                                                     name_of_task_instance_of_input, -1);</a>
<a name="2448"><span class="lineNum">    2448 </span>            : </a>
<a name="2449"><span class="lineNum">    2449 </span><span class="lineCov">         30 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2450"><span class="lineNum">    2450 </span>            :                 }</a>
<a name="2451"><span class="lineNum">    2451 </span>            : </a>
<a name="2452"><span class="lineNum">    2452 </span>            :                 /* search for the old_input name */</a>
<a name="2453"><span class="lineNum">    2453 </span><span class="lineCov">        150 :                 if ((sc_spot_input_old = sc_lookup_string(input_nets_sc, alias_name)) == -1) {</span></a>
<a name="2454"><span class="lineNum">    2454 </span>            :                     /* doesn it have to exist since might only be used in task */</a>
<a name="2455"><span class="lineNum">    2455 </span>            :                     /*error_message(NETLIST, task_instance-&gt;line_number, task_instance-&gt;file_number,</a>
<a name="2456"><span class="lineNum">    2456 </span>            :                      * &quot;This task port %s is unused in task %s&quot;, alias_name, task_node-&gt;children[0]-&gt;types.identifier);*/</a>
<a name="2457"><span class="lineNum">    2457 </span><span class="lineNoCov">          0 :                     if (port_size &gt; 1)</span></a>
<a name="2458"><span class="lineNum">    2458 </span><span class="lineNoCov">          0 :                         warning_message(NETLIST, -1, -1, &quot;This task port %s[%d] is unused in module %s\n&quot;, task_instance_var_node-&gt;types.identifier, j, task_node-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="2459"><span class="lineNum">    2459 </span>            :                     else</a>
<a name="2460"><span class="lineNum">    2460 </span><span class="lineNoCov">          0 :                         warning_message(NETLIST, -1, -1, &quot;This task port %s is unused in module %s\n&quot;, task_instance_var_node-&gt;types.identifier, task_node-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="2461"><span class="lineNum">    2461 </span>            : </a>
<a name="2462"><span class="lineNum">    2462 </span>            :                 } else {</a>
<a name="2463"><span class="lineNum">    2463 </span>            :                     /* CMM - Check if this pin should be driven by the top level VCC or GND drivers     */</a>
<a name="2464"><span class="lineNum">    2464 </span><span class="lineCov">        150 :                     if (strstr(full_name, ONE_VCC_CNS)) {</span></a>
<a name="2465"><span class="lineNum">    2465 </span><span class="lineNoCov">          0 :                         join_nets(verilog_netlist-&gt;one_net, (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                         free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2467"><span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)verilog_netlist-&gt;one_net;</span></a>
<a name="2468"><span class="lineNum">    2468 </span><span class="lineCov">        150 :                     } else if (strstr(full_name, ZERO_GND_ZERO)) {</span></a>
<a name="2469"><span class="lineNum">    2469 </span><span class="lineNoCov">          0 :                         join_nets(verilog_netlist-&gt;zero_net, (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2470"><span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                         free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old]);</span></a>
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                         input_nets_sc-&gt;data[sc_spot_input_old] = (void*)verilog_netlist-&gt;zero_net;</span></a>
<a name="2472"><span class="lineNum">    2472 </span>            :                     }</a>
<a name="2473"><span class="lineNum">    2473 </span>            :                     /* check if the instantiation pin exists. */</a>
<a name="2474"><span class="lineNum">    2474 </span><span class="lineCov">        150 :                     else if ((sc_spot_output = sc_lookup_string(output_nets_sc, full_name)) == -1) {</span></a>
<a name="2475"><span class="lineNum">    2475 </span>            :                         /* IF - no driver, then assume that it needs to be aliased to move up as an input */</a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 :                         if ((sc_spot_input_new = sc_lookup_string(input_nets_sc, full_name)) == -1) {</span></a>
<a name="2477"><span class="lineNum">    2477 </span>            :                             /* if this input is not yet used in this task then we'll add it */</a>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 :                             sc_spot_input_new = sc_add_string(input_nets_sc, full_name);</span></a>
<a name="2479"><span class="lineNum">    2479 </span>            : </a>
<a name="2480"><span class="lineNum">    2480 </span>            :                             /* copy the pin to the old spot */</a>
<a name="2481"><span class="lineNum">    2481 </span><span class="lineNoCov">          0 :                             input_nets_sc-&gt;data[sc_spot_input_new] = input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="2482"><span class="lineNum">    2482 </span>            :                         } else {</a>
<a name="2483"><span class="lineNum">    2483 </span>            :                             /* already exists so we'll join the nets */</a>
<a name="2484"><span class="lineNum">    2484 </span><span class="lineNoCov">          0 :                             combine_nets((nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old], (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_new], verilog_netlist);</span></a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 :                             input_nets_sc-&gt;data[sc_spot_input_old] = NULL;</span></a>
<a name="2486"><span class="lineNum">    2486 </span>            :                         }</a>
<a name="2487"><span class="lineNum">    2487 </span>            :                     } else {</a>
<a name="2488"><span class="lineNum">    2488 </span>            :                         /* ELSE - we've found a matching net, so add this pin to the net */</a>
<a name="2489"><span class="lineNum">    2489 </span><span class="lineCov">        150 :                         nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="2490"><span class="lineNum">    2490 </span><span class="lineCov">        150 :                         nnet_t* in_net = (nnet_t*)input_nets_sc-&gt;data[sc_spot_input_old];</span></a>
<a name="2491"><span class="lineNum">    2491 </span>            : </a>
<a name="2492"><span class="lineNum">    2492 </span><span class="lineCov">        150 :                         if ((net != in_net) &amp;&amp; (net-&gt;combined == true)) {</span></a>
<a name="2493"><span class="lineNum">    2493 </span>            :                             /* if they haven't been combined already, then join the inputs and output */</a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineCov">          6 :                             join_nets(net, in_net);</span></a>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineCov">          6 :                             in_net = free_nnet(in_net);</span></a>
<a name="2496"><span class="lineNum">    2496 </span>            :                             /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="2497"><span class="lineNum">    2497 </span><span class="lineCov">          6 :                             input_nets_sc-&gt;data[sc_spot_input_old] = (void*)net;</span></a>
<a name="2498"><span class="lineNum">    2498 </span><span class="lineCov">        144 :                         } else if ((net != in_net) &amp;&amp; (net-&gt;combined == false)) {</span></a>
<a name="2499"><span class="lineNum">    2499 </span>            :                             /* if they haven't been combined already, then join the inputs and output */</a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineCov">        144 :                             combine_nets(net, in_net, verilog_netlist);</span></a>
<a name="2501"><span class="lineNum">    2501 </span><span class="lineCov">        144 :                             net = NULL;</span></a>
<a name="2502"><span class="lineNum">    2502 </span>            :                             /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="2503"><span class="lineNum">    2503 </span><span class="lineCov">        144 :                             output_nets_sc-&gt;data[sc_spot_output] = (void*)in_net;</span></a>
<a name="2504"><span class="lineNum">    2504 </span>            :                         }</a>
<a name="2505"><span class="lineNum">    2505 </span>            :                     }</a>
<a name="2506"><span class="lineNum">    2506 </span>            :                 }</a>
<a name="2507"><span class="lineNum">    2507 </span>            : </a>
<a name="2508"><span class="lineNum">    2508 </span><span class="lineCov">        150 :                 vtr::free(full_name);</span></a>
<a name="2509"><span class="lineNum">    2509 </span><span class="lineCov">        150 :                 vtr::free(alias_name);</span></a>
<a name="2510"><span class="lineNum">    2510 </span>            :             }</a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineCov">         30 :         } else if (task_var_node-&gt;types.variable.is_output) {</span></a>
<a name="2512"><span class="lineNum">    2512 </span><span class="lineCov">        120 :             for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="2513"><span class="lineNum">    2513 </span>            :                 /* ELSE IF - this is an output pin from the module.  We need to alias this output</a>
<a name="2514"><span class="lineNum">    2514 </span>            :                  * pin with it's calling name here so that everyone can see it at this level */</a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineCov">         90 :                 char* name_of_task_instance_of_input = NULL;</span></a>
<a name="2516"><span class="lineNum">    2516 </span><span class="lineCov">         90 :                 char* full_name = NULL;</span></a>
<a name="2517"><span class="lineNum">    2517 </span><span class="lineCov">         90 :                 char* alias_name = NULL;</span></a>
<a name="2518"><span class="lineNum">    2518 </span>            : </a>
<a name="2519"><span class="lineNum">    2519 </span>            :                 /* make the new string for the alias name - has to be a identifier in the</a>
<a name="2520"><span class="lineNum">    2520 </span>            :                  * instantiated modules old names */</a>
<a name="2521"><span class="lineNum">    2521 </span><span class="lineCov">         90 :                 if (port_size &gt; 1) {</span></a>
<a name="2522"><span class="lineNum">    2522 </span>            :                     /* Get the name of the module instantiation pin */</a>
<a name="2523"><span class="lineNum">    2523 </span><span class="lineCov">         90 :                     name_of_task_instance_of_input = get_name_of_pin_at_bit(task_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="2524"><span class="lineNum">    2524 </span><span class="lineCov">         90 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_task_instance_of_input, -1);</span></a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineCov">         90 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2526"><span class="lineNum">    2526 </span>            : </a>
<a name="2527"><span class="lineNum">    2527 </span><span class="lineCov">         90 :                     name_of_task_instance_of_input = get_name_of_var_declare_at_bit(task_var_node, j);</span></a>
<a name="2528"><span class="lineNum">    2528 </span><span class="lineCov">        180 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2529"><span class="lineNum">    2529 </span><span class="lineCov">         90 :                                                     task_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2530"><span class="lineNum">    2530 </span><span class="lineCov">         90 :                                                     task_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier, name_of_task_instance_of_input, -1);</span></a>
<a name="2531"><span class="lineNum">    2531 </span><span class="lineCov">         90 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2532"><span class="lineNum">    2532 </span>            :                 } else {</a>
<a name="2533"><span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                     oassert(j == 0);</span></a>
<a name="2534"><span class="lineNum">    2534 </span>            :                     /* Get the name of the module instantiation pin */</a>
<a name="2535"><span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                     name_of_task_instance_of_input = get_name_of_pin_at_bit(task_instance_var_node, -1, instance_name_prefix, local_ref);</span></a>
<a name="2536"><span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_task_instance_of_input, -1);</span></a>
<a name="2537"><span class="lineNum">    2537 </span><span class="lineNoCov">          0 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 :                     name_of_task_instance_of_input = NULL;</span></a>
<a name="2539"><span class="lineNum">    2539 </span>            : </a>
<a name="2540"><span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                     name_of_task_instance_of_input = get_name_of_var_declare_at_bit(task_var_node, 0);</span></a>
<a name="2541"><span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                     alias_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                                                     task_instance-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="2543"><span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                                                     task_instance-&gt;children[1]-&gt;children[0]-&gt;types.identifier, name_of_task_instance_of_input, -1);</span></a>
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 :                     vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2545"><span class="lineNum">    2545 </span>            :                 }</a>
<a name="2546"><span class="lineNum">    2546 </span>            : </a>
<a name="2547"><span class="lineNum">    2547 </span>            :                 /* check if the instantiation pin exists. */</a>
<a name="2548"><span class="lineNum">    2548 </span><span class="lineCov">         90 :                 if ((sc_spot_output = sc_lookup_string(output_nets_sc, alias_name)) == -1) {</span></a>
<a name="2549"><span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                     error_message(NETLIST, task_var_node-&gt;line_number, task_var_node-&gt;file_number,</span></a>
<a name="2550"><span class="lineNum">    2550 </span>            :                                   &quot;This output (%s) must exist...must be an error\n&quot;, alias_name);</a>
<a name="2551"><span class="lineNum">    2551 </span>            :                 }</a>
<a name="2552"><span class="lineNum">    2552 </span>            : </a>
<a name="2553"><span class="lineNum">    2553 </span><span class="lineCov">         90 :                 sc_spot_input_new = sc_add_string(output_nets_sc, full_name);</span></a>
<a name="2554"><span class="lineNum">    2554 </span>            : </a>
<a name="2555"><span class="lineNum">    2555 </span>            :                 /* Copy over the initial value data from the net alias to the corresponding</a>
<a name="2556"><span class="lineNum">    2556 </span>            :                  * flip-flop node if one exists. This is necessary if an initial value is</a>
<a name="2557"><span class="lineNum">    2557 </span>            :                  * assigned on a higher-level module since the flip-flop node will have</a>
<a name="2558"><span class="lineNum">    2558 </span>            :                  * already been instantiated without any initial value. */</a>
<a name="2559"><span class="lineNum">    2559 </span><span class="lineCov">         90 :                 name_of_task_instance_of_input = get_name_of_pin_at_bit(task_instance_var_node, j, instance_name_prefix, local_ref);</span></a>
<a name="2560"><span class="lineNum">    2560 </span><span class="lineCov">         90 :                 char* pin_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_task_instance_of_input, -1);</span></a>
<a name="2561"><span class="lineNum">    2561 </span>            : </a>
<a name="2562"><span class="lineNum">    2562 </span><span class="lineCov">         90 :                 nnet_t* output_net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="2563"><span class="lineNum">    2563 </span><span class="lineCov">         90 :                 npin_t* new_pin2 = allocate_npin();</span></a>
<a name="2564"><span class="lineNum">    2564 </span><span class="lineCov">         90 :                 new_pin2-&gt;name = pin_name;</span></a>
<a name="2565"><span class="lineNum">    2565 </span><span class="lineCov">         90 :                 add_fanout_pin_to_net(output_net, new_pin2);</span></a>
<a name="2566"><span class="lineNum">    2566 </span><span class="lineCov">         90 :                 add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="2567"><span class="lineNum">    2567 </span>            : </a>
<a name="2568"><span class="lineNum">    2568 </span><span class="lineCov">         90 :                 vtr::free(full_name);</span></a>
<a name="2569"><span class="lineNum">    2569 </span><span class="lineCov">         90 :                 vtr::free(alias_name);</span></a>
<a name="2570"><span class="lineNum">    2570 </span><span class="lineCov">         90 :                 vtr::free(name_of_task_instance_of_input);</span></a>
<a name="2571"><span class="lineNum">    2571 </span>            :             }</a>
<a name="2572"><span class="lineNum">    2572 </span>            :         }</a>
<a name="2573"><span class="lineNum">    2573 </span>            :     }</a>
<a name="2574"><span class="lineNum">    2574 </span><span class="lineCov">         60 :     return return_list;</span></a>
<a name="2575"><span class="lineNum">    2575 </span>            : }</a>
<a name="2576"><span class="lineNum">    2576 </span>            : </a>
<a name="2577"><span class="lineNum">    2577 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="2578"><span class="lineNum">    2578 </span>            :  * (function: create_pins)</a>
<a name="2579"><span class="lineNum">    2579 </span>            :  *      Create pin creates the pins representing this naming isntance, adds them to the input</a>
<a name="2580"><span class="lineNum">    2580 </span>            :  *      nets list (if not already there), checks if a driver already exists (and hooks input</a>
<a name="2581"><span class="lineNum">    2581 </span>            :  *      to output if needed), and adds the pin to the list.</a>
<a name="2582"><span class="lineNum">    2582 </span>            :  *      Note: only for input paths...</a>
<a name="2583"><span class="lineNum">    2583 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="2584"><span class="lineNum">    2584 </span><span class="lineCov">    2796290 : signal_list_t* create_pins(ast_node_t* var_declare, char* name, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="2585"><span class="lineNum">    2585 </span><span class="lineCov">    2796290 :     int i;</span></a>
<a name="2586"><span class="lineNum">    2586 </span><span class="lineCov">    2796290 :     signal_list_t* return_sig_list = init_signal_list();</span></a>
<a name="2587"><span class="lineNum">    2587 </span><span class="lineCov">    2796290 :     long sc_spot;</span></a>
<a name="2588"><span class="lineNum">    2588 </span><span class="lineCov">    2796290 :     long sc_spot_output;</span></a>
<a name="2589"><span class="lineNum">    2589 </span><span class="lineCov">    2796290 :     npin_t* new_pin;</span></a>
<a name="2590"><span class="lineNum">    2590 </span><span class="lineCov">    2796290 :     nnet_t* new_in_net;</span></a>
<a name="2591"><span class="lineNum">    2591 </span><span class="lineCov">    2796290 :     char_list_t* pin_lists = NULL;</span></a>
<a name="2592"><span class="lineNum">    2592 </span>            : </a>
<a name="2593"><span class="lineNum">    2593 </span><span class="lineCov">    2796290 :     oassert((!name || !var_declare)</span></a>
<a name="2594"><span class="lineNum">    2594 </span>            :             &amp;&amp; &quot;Invalid state or internal error&quot;);</a>
<a name="2595"><span class="lineNum">    2595 </span><span class="lineCov">    2796290 :     if (name == NULL) {</span></a>
<a name="2596"><span class="lineNum">    2596 </span>            :         /* get all the pins */</a>
<a name="2597"><span class="lineNum">    2597 </span><span class="lineCov">    1502720 :         pin_lists = get_name_of_pins_with_prefix(var_declare, instance_name_prefix, local_ref);</span></a>
<a name="2598"><span class="lineNum">    2598 </span><span class="lineCov">    1293570 :     } else if (var_declare == NULL) {</span></a>
<a name="2599"><span class="lineNum">    2599 </span>            :         /* if you have the name and just want a pin then use this method */</a>
<a name="2600"><span class="lineNum">    2600 </span><span class="lineCov">    1293570 :         pin_lists = (char_list_t*)vtr::malloc(sizeof(char_list_t) * 1);</span></a>
<a name="2601"><span class="lineNum">    2601 </span><span class="lineCov">    1293570 :         pin_lists-&gt;strings = (char**)vtr::malloc(sizeof(char*));</span></a>
<a name="2602"><span class="lineNum">    2602 </span><span class="lineCov">    1293570 :         pin_lists-&gt;strings[0] = name;</span></a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineCov">    1293570 :         pin_lists-&gt;num_strings = 1;</span></a>
<a name="2604"><span class="lineNum">    2604 </span>            :     }</a>
<a name="2605"><span class="lineNum">    2605 </span>            : </a>
<a name="2606"><span class="lineNum">    2606 </span><span class="lineCov">   32796100 :     for (i = 0; pin_lists &amp;&amp; i &lt; pin_lists-&gt;num_strings; i++) {</span></a>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineCov">   29999800 :         new_pin = allocate_npin();</span></a>
<a name="2608"><span class="lineNum">    2608 </span><span class="lineCov">   29999800 :         new_pin-&gt;name = pin_lists-&gt;strings[i];</span></a>
<a name="2609"><span class="lineNum">    2609 </span>            : </a>
<a name="2610"><span class="lineNum">    2610 </span>            :         /* check if the instantiation pin exists. */</a>
<a name="2611"><span class="lineNum">    2611 </span><span class="lineCov">   29999800 :         if (strstr(pin_lists-&gt;strings[i], ONE_VCC_CNS)) {</span></a>
<a name="2612"><span class="lineNum">    2612 </span><span class="lineCov">    1331730 :             add_fanout_pin_to_net(verilog_netlist-&gt;one_net, new_pin);</span></a>
<a name="2613"><span class="lineNum">    2613 </span><span class="lineCov">    1331730 :             sc_spot = sc_add_string(input_nets_sc, pin_lists-&gt;strings[i]);</span></a>
<a name="2614"><span class="lineNum">    2614 </span><span class="lineCov">    1331730 :             input_nets_sc-&gt;data[sc_spot] = (void*)verilog_netlist-&gt;one_net;</span></a>
<a name="2615"><span class="lineNum">    2615 </span><span class="lineCov">   28668100 :         } else if (strstr(pin_lists-&gt;strings[i], ZERO_GND_ZERO)) {</span></a>
<a name="2616"><span class="lineNum">    2616 </span><span class="lineCov">   12528200 :             add_fanout_pin_to_net(verilog_netlist-&gt;zero_net, new_pin);</span></a>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineCov">   12528200 :             sc_spot = sc_add_string(input_nets_sc, pin_lists-&gt;strings[i]);</span></a>
<a name="2618"><span class="lineNum">    2618 </span><span class="lineCov">   12528200 :             input_nets_sc-&gt;data[sc_spot] = (void*)verilog_netlist-&gt;zero_net;</span></a>
<a name="2619"><span class="lineNum">    2619 </span>            :         } else {</a>
<a name="2620"><span class="lineNum">    2620 </span>            :             /* search for the input name  if already exists...needs to be added to</a>
<a name="2621"><span class="lineNum">    2621 </span>            :              * string cache in case it's an input pin */</a>
<a name="2622"><span class="lineNum">    2622 </span><span class="lineCov">   16139900 :             if ((sc_spot = sc_lookup_string(input_nets_sc, pin_lists-&gt;strings[i])) == -1) {</span></a>
<a name="2623"><span class="lineNum">    2623 </span><span class="lineCov">    4023640 :                 new_in_net = allocate_nnet();</span></a>
<a name="2624"><span class="lineNum">    2624 </span>            : </a>
<a name="2625"><span class="lineNum">    2625 </span><span class="lineCov">    4023640 :                 sc_spot = sc_add_string(input_nets_sc, pin_lists-&gt;strings[i]);</span></a>
<a name="2626"><span class="lineNum">    2626 </span><span class="lineCov">    4023640 :                 input_nets_sc-&gt;data[sc_spot] = (void*)new_in_net;</span></a>
<a name="2627"><span class="lineNum">    2627 </span>            :             }</a>
<a name="2628"><span class="lineNum">    2628 </span>            : </a>
<a name="2629"><span class="lineNum">    2629 </span>            :             /* store the pin in this net */</a>
<a name="2630"><span class="lineNum">    2630 </span><span class="lineCov">   16139900 :             add_fanout_pin_to_net((nnet_t*)input_nets_sc-&gt;data[sc_spot], new_pin);</span></a>
<a name="2631"><span class="lineNum">    2631 </span>            : </a>
<a name="2632"><span class="lineNum">    2632 </span><span class="lineCov">   16139900 :             if ((sc_spot_output = sc_lookup_string(output_nets_sc, pin_lists-&gt;strings[i])) != -1) {</span></a>
<a name="2633"><span class="lineNum">    2633 </span>            :                 /* ELSE - we've found a matching net, so add this pin to the net */</a>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineCov">   11551000 :                 nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot_output];</span></a>
<a name="2635"><span class="lineNum">    2635 </span>            : </a>
<a name="2636"><span class="lineNum">    2636 </span><span class="lineCov">   11551000 :                 if ((net != (nnet_t*)input_nets_sc-&gt;data[sc_spot]) &amp;&amp; net-&gt;combined) {</span></a>
<a name="2637"><span class="lineNum">    2637 </span>            :                     /* IF - the input and output nets don't match, then they need to be joined */</a>
<a name="2638"><span class="lineNum">    2638 </span><span class="lineCov">      62005 :                     join_nets(net, (nnet_t*)input_nets_sc-&gt;data[sc_spot]);</span></a>
<a name="2639"><span class="lineNum">    2639 </span><span class="lineCov">      62005 :                     free_nnet((nnet_t*)input_nets_sc-&gt;data[sc_spot]);</span></a>
<a name="2640"><span class="lineNum">    2640 </span>            :                     /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="2641"><span class="lineNum">    2641 </span><span class="lineCov">      62005 :                     input_nets_sc-&gt;data[sc_spot] = (void*)net;</span></a>
<a name="2642"><span class="lineNum">    2642 </span><span class="lineCov">   11489000 :                 } else if ((net != (nnet_t*)input_nets_sc-&gt;data[sc_spot]) &amp;&amp; !net-&gt;combined) {</span></a>
<a name="2643"><span class="lineNum">    2643 </span>            :                     /* IF - the input and output nets don't match, then they need to be joined */</a>
<a name="2644"><span class="lineNum">    2644 </span>            : </a>
<a name="2645"><span class="lineNum">    2645 </span><span class="lineCov">    2428920 :                     combine_nets(net, (nnet_t*)input_nets_sc-&gt;data[sc_spot], verilog_netlist);</span></a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineCov">    2428920 :                     net = NULL;</span></a>
<a name="2647"><span class="lineNum">    2647 </span>            :                     /* since the driver net is deleted, copy the spot of the in_net over */</a>
<a name="2648"><span class="lineNum">    2648 </span><span class="lineCov">    2428920 :                     output_nets_sc-&gt;data[sc_spot_output] = (void*)input_nets_sc-&gt;data[sc_spot];</span></a>
<a name="2649"><span class="lineNum">    2649 </span>            :                 }</a>
<a name="2650"><span class="lineNum">    2650 </span>            :             }</a>
<a name="2651"><span class="lineNum">    2651 </span>            :         }</a>
<a name="2652"><span class="lineNum">    2652 </span>            : </a>
<a name="2653"><span class="lineNum">    2653 </span>            :         /* add the pin now stored in the string chache to the returned signal list */</a>
<a name="2654"><span class="lineNum">    2654 </span><span class="lineCov">   29999800 :         add_pin_to_signal_list(return_sig_list, new_pin);</span></a>
<a name="2655"><span class="lineNum">    2655 </span>            :     }</a>
<a name="2656"><span class="lineNum">    2656 </span>            : </a>
<a name="2657"><span class="lineNum">    2657 </span><span class="lineCov">    2796290 :     if (pin_lists != NULL) {</span></a>
<a name="2658"><span class="lineNum">    2658 </span><span class="lineCov">    2796290 :         vtr::free(pin_lists-&gt;strings);</span></a>
<a name="2659"><span class="lineNum">    2659 </span><span class="lineCov">    2796290 :         vtr::free(pin_lists);</span></a>
<a name="2660"><span class="lineNum">    2660 </span>            :     }</a>
<a name="2661"><span class="lineNum">    2661 </span><span class="lineCov">    2796290 :     return return_sig_list;</span></a>
<a name="2662"><span class="lineNum">    2662 </span>            : }</a>
<a name="2663"><span class="lineNum">    2663 </span>            : </a>
<a name="2664"><span class="lineNum">    2664 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="2665"><span class="lineNum">    2665 </span>            :  * (function: create_output_pin)</a>
<a name="2666"><span class="lineNum">    2666 </span>            :  *      Create OUTPUT pin creates a pin representing this naming isntance, adds it to the input</a>
<a name="2667"><span class="lineNum">    2667 </span>            :  *      nets list (if not already there) and adds the pin to the list.</a>
<a name="2668"><span class="lineNum">    2668 </span>            :  *      Note: only for output drivers...</a>
<a name="2669"><span class="lineNum">    2669 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="2670"><span class="lineNum">    2670 </span><span class="lineCov">        154 : signal_list_t* create_output_pin(ast_node_t* var_declare, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="2671"><span class="lineNum">    2671 </span><span class="lineCov">        154 :     char* name_of_pin;</span></a>
<a name="2672"><span class="lineNum">    2672 </span><span class="lineCov">        154 :     char* full_name;</span></a>
<a name="2673"><span class="lineNum">    2673 </span><span class="lineCov">        154 :     signal_list_t* return_sig_list = init_signal_list();</span></a>
<a name="2674"><span class="lineNum">    2674 </span><span class="lineCov">        154 :     npin_t* new_pin;</span></a>
<a name="2675"><span class="lineNum">    2675 </span>            : </a>
<a name="2676"><span class="lineNum">    2676 </span>            :     /* get the name of the pin */</a>
<a name="2677"><span class="lineNum">    2677 </span><span class="lineCov">        154 :     name_of_pin = get_name_of_pin_at_bit(var_declare, -1, instance_name_prefix, local_ref);</span></a>
<a name="2678"><span class="lineNum">    2678 </span><span class="lineCov">        154 :     full_name = make_full_ref_name(instance_name_prefix, NULL, NULL, name_of_pin, -1);</span></a>
<a name="2679"><span class="lineNum">    2679 </span><span class="lineCov">        154 :     vtr::free(name_of_pin);</span></a>
<a name="2680"><span class="lineNum">    2680 </span>            : </a>
<a name="2681"><span class="lineNum">    2681 </span><span class="lineCov">        154 :     new_pin = allocate_npin();</span></a>
<a name="2682"><span class="lineNum">    2682 </span><span class="lineCov">        154 :     new_pin-&gt;name = full_name;</span></a>
<a name="2683"><span class="lineNum">    2683 </span>            : </a>
<a name="2684"><span class="lineNum">    2684 </span><span class="lineCov">        154 :     add_pin_to_signal_list(return_sig_list, new_pin);</span></a>
<a name="2685"><span class="lineNum">    2685 </span>            : </a>
<a name="2686"><span class="lineNum">    2686 </span><span class="lineCov">        154 :     return return_sig_list;</span></a>
<a name="2687"><span class="lineNum">    2687 </span>            : }</a>
<a name="2688"><span class="lineNum">    2688 </span>            : </a>
<a name="2689"><span class="lineNum">    2689 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="2690"><span class="lineNum">    2690 </span>            :  * (function: assignment_alias)</a>
<a name="2691"><span class="lineNum">    2691 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="2692"><span class="lineNum">    2692 </span><span class="lineCov">     336850 : signal_list_t* assignment_alias(ast_node_t* assignment, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="2693"><span class="lineNum">    2693 </span><span class="lineCov">     336850 :     ast_node_t* left = assignment-&gt;children[0];</span></a>
<a name="2694"><span class="lineNum">    2694 </span><span class="lineCov">     336850 :     ast_node_t* right = assignment-&gt;children[1];</span></a>
<a name="2695"><span class="lineNum">    2695 </span>            : </a>
<a name="2696"><span class="lineNum">    2696 </span><span class="lineCov">     336850 :     implicit_memory* left_memory = lookup_implicit_memory_reference_ast(instance_name_prefix, left);</span></a>
<a name="2697"><span class="lineNum">    2697 </span><span class="lineCov">     336850 :     implicit_memory* right_memory = lookup_implicit_memory_reference_ast(instance_name_prefix, right);</span></a>
<a name="2698"><span class="lineNum">    2698 </span>            : </a>
<a name="2699"><span class="lineNum">    2699 </span><span class="lineCov">     336850 :     signal_list_t* in_1 = NULL;</span></a>
<a name="2700"><span class="lineNum">    2700 </span>            : </a>
<a name="2701"><span class="lineNum">    2701 </span><span class="lineCov">     336850 :     signal_list_t* right_outputs = NULL;</span></a>
<a name="2702"><span class="lineNum">    2702 </span><span class="lineCov">     336850 :     signal_list_t* right_inputs = NULL;</span></a>
<a name="2703"><span class="lineNum">    2703 </span>            : </a>
<a name="2704"><span class="lineNum">    2704 </span>            :     /* process the signal for the input gate */</a>
<a name="2705"><span class="lineNum">    2705 </span><span class="lineCov">     336850 :     if (right_memory) {</span></a>
<a name="2706"><span class="lineNum">    2706 </span><span class="lineCov">         77 :         if (!is_valid_implicit_memory_reference_ast(instance_name_prefix, right))</span></a>
<a name="2707"><span class="lineNum">    2707 </span><span class="lineNoCov">          0 :             error_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2708"><span class="lineNum">    2708 </span>            :                           &quot;Invalid addressing mode for implicit memory %s.\n&quot;, right_memory-&gt;name);</a>
<a name="2709"><span class="lineNum">    2709 </span>            : </a>
<a name="2710"><span class="lineNum">    2710 </span><span class="lineCov">         77 :         signal_list_t* address = netlist_expand_ast_of_module(&amp;(right-&gt;children[1]), instance_name_prefix, local_ref);</span></a>
<a name="2711"><span class="lineNum">    2711 </span>            :         // Pad/shrink the address to the depth of the memory.</a>
<a name="2712"><span class="lineNum">    2712 </span>            : </a>
<a name="2713"><span class="lineNum">    2713 </span><span class="lineCov">         77 :         if (address-&gt;count == 0) {</span></a>
<a name="2714"><span class="lineNum">    2714 </span><span class="lineNoCov">          0 :             warning_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2715"><span class="lineNum">    2715 </span>            :                             &quot;indexing into memory with %s has address of length 0, skipping memory read&quot;, instance_name_prefix);</a>
<a name="2716"><span class="lineNum">    2716 </span>            :         } else {</a>
<a name="2717"><span class="lineNum">    2717 </span><span class="lineCov">         77 :             if (address-&gt;count != right_memory-&gt;addr_width) {</span></a>
<a name="2718"><span class="lineNum">    2718 </span><span class="lineCov">         15 :                 if (address-&gt;count &gt; right_memory-&gt;addr_width) {</span></a>
<a name="2719"><span class="lineNum">    2719 </span><span class="lineCov">         30 :                     std::string unused_pins_name = &quot;&quot;;</span></a>
<a name="2720"><span class="lineNum">    2720 </span><span class="lineCov">        132 :                     for (long i = right_memory-&gt;addr_width; i &lt; address-&gt;count; i++) {</span></a>
<a name="2721"><span class="lineNum">    2721 </span><span class="lineCov">        117 :                         if (address-&gt;pins &amp;&amp; address-&gt;pins[i] &amp;&amp; address-&gt;pins[i]-&gt;name)</span></a>
<a name="2722"><span class="lineNum">    2722 </span><span class="lineCov">         12 :                             unused_pins_name = unused_pins_name + &quot; &quot; + address-&gt;pins[i]-&gt;name;</span></a>
<a name="2723"><span class="lineNum">    2723 </span>            :                     }</a>
<a name="2724"><span class="lineNum">    2724 </span><span class="lineCov">         15 :                     warning_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2725"><span class="lineNum">    2725 </span>            :                                     &quot;indexing into memory with %s has larger input than memory. Unused pins: %s&quot;, instance_name_prefix, unused_pins_name.c_str());</a>
<a name="2726"><span class="lineNum">    2726 </span>            :                 } else {</a>
<a name="2727"><span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                     warning_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2728"><span class="lineNum">    2728 </span>            :                                     &quot;indexing into memory with %s has smaller input than memory. Padding with GND&quot;, instance_name_prefix);</a>
<a name="2729"><span class="lineNum">    2729 </span>            :                 }</a>
<a name="2730"><span class="lineNum">    2730 </span>            : </a>
<a name="2731"><span class="lineNum">    2731 </span><span class="lineCov">         15 :                 while (address-&gt;count &lt; right_memory-&gt;addr_width)</span></a>
<a name="2732"><span class="lineNum">    2732 </span><span class="lineNoCov">          0 :                     add_pin_to_signal_list(address, get_zero_pin(verilog_netlist));</span></a>
<a name="2733"><span class="lineNum">    2733 </span>            : </a>
<a name="2734"><span class="lineNum">    2734 </span><span class="lineCov">         15 :                 address-&gt;count = right_memory-&gt;addr_width;</span></a>
<a name="2735"><span class="lineNum">    2735 </span>            :             }</a>
<a name="2736"><span class="lineNum">    2736 </span>            : </a>
<a name="2737"><span class="lineNum">    2737 </span><span class="lineCov">         77 :             add_input_port_to_implicit_memory(right_memory, address, &quot;addr1&quot;);</span></a>
<a name="2738"><span class="lineNum">    2738 </span>            :             // Right inputs are the inputs to the memory. This will contain the address only.</a>
<a name="2739"><span class="lineNum">    2739 </span><span class="lineCov">         77 :             right_inputs = init_signal_list();</span></a>
<a name="2740"><span class="lineNum">    2740 </span><span class="lineCov">         77 :             char* name = right-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="2741"><span class="lineNum">    2741 </span><span class="lineCov">        501 :             for (int i = 0; i &lt; address-&gt;count; i++) {</span></a>
<a name="2742"><span class="lineNum">    2742 </span><span class="lineCov">        424 :                 npin_t* pin = address-&gt;pins[i];</span></a>
<a name="2743"><span class="lineNum">    2743 </span><span class="lineCov">        424 :                 if (pin-&gt;name)</span></a>
<a name="2744"><span class="lineNum">    2744 </span><span class="lineCov">        418 :                     vtr::free(pin-&gt;name);</span></a>
<a name="2745"><span class="lineNum">    2745 </span><span class="lineCov">        424 :                 pin-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, name, i);</span></a>
<a name="2746"><span class="lineNum">    2746 </span><span class="lineCov">        424 :                 add_pin_to_signal_list(right_inputs, pin);</span></a>
<a name="2747"><span class="lineNum">    2747 </span>            :             }</a>
<a name="2748"><span class="lineNum">    2748 </span><span class="lineCov">         77 :             free_signal_list(address);</span></a>
<a name="2749"><span class="lineNum">    2749 </span>            : </a>
<a name="2750"><span class="lineNum">    2750 </span>            :             // Right outputs will be the outputs of the memory. They will be</a>
<a name="2751"><span class="lineNum">    2751 </span>            :             // treated the same as the outputs from the RHS of any assignment.</a>
<a name="2752"><span class="lineNum">    2752 </span><span class="lineCov">         77 :             right_outputs = init_signal_list();</span></a>
<a name="2753"><span class="lineNum">    2753 </span><span class="lineCov">         77 :             signal_list_t* outputs = init_signal_list();</span></a>
<a name="2754"><span class="lineNum">    2754 </span><span class="lineCov">       3337 :             for (int i = 0; i &lt; right_memory-&gt;data_width; i++) {</span></a>
<a name="2755"><span class="lineNum">    2755 </span><span class="lineCov">       3260 :                 npin_t* pin = allocate_npin();</span></a>
<a name="2756"><span class="lineNum">    2756 </span><span class="lineCov">       3260 :                 add_pin_to_signal_list(outputs, pin);</span></a>
<a name="2757"><span class="lineNum">    2757 </span><span class="lineCov">       3260 :                 pin-&gt;name = make_full_ref_name(&quot;&quot;, NULL, NULL, right_memory-&gt;node-&gt;name, i);</span></a>
<a name="2758"><span class="lineNum">    2758 </span><span class="lineCov">       3260 :                 nnet_t* net = allocate_nnet();</span></a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineCov">       3260 :                 add_driver_pin_to_net(net, pin);</span></a>
<a name="2760"><span class="lineNum">    2760 </span><span class="lineCov">       3260 :                 pin = allocate_npin();</span></a>
<a name="2761"><span class="lineNum">    2761 </span><span class="lineCov">       3260 :                 add_fanout_pin_to_net(net, pin);</span></a>
<a name="2762"><span class="lineNum">    2762 </span>            :                 //right_outputs-&gt;pins[i] = pin;</a>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineCov">       3260 :                 add_pin_to_signal_list(right_outputs, pin);</span></a>
<a name="2764"><span class="lineNum">    2764 </span>            :             }</a>
<a name="2765"><span class="lineNum">    2765 </span><span class="lineCov">         77 :             add_output_port_to_implicit_memory(right_memory, outputs, &quot;out1&quot;);</span></a>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineCov">         77 :             free_signal_list(outputs);</span></a>
<a name="2767"><span class="lineNum">    2767 </span>            :         }</a>
<a name="2768"><span class="lineNum">    2768 </span>            : </a>
<a name="2769"><span class="lineNum">    2769 </span>            :     } else {</a>
<a name="2770"><span class="lineNum">    2770 </span><span class="lineCov">     336773 :         in_1 = netlist_expand_ast_of_module(&amp;(assignment-&gt;children[1]), instance_name_prefix, local_ref);</span></a>
<a name="2771"><span class="lineNum">    2771 </span><span class="lineCov">     336773 :         oassert(in_1 != NULL);</span></a>
<a name="2772"><span class="lineNum">    2772 </span><span class="lineCov">     336773 :         right = assignment-&gt;children[1];</span></a>
<a name="2773"><span class="lineNum">    2773 </span>            :     }</a>
<a name="2774"><span class="lineNum">    2774 </span>            : </a>
<a name="2775"><span class="lineNum">    2775 </span><span class="lineCov">     336850 :     char_list_t* out_list;</span></a>
<a name="2776"><span class="lineNum">    2776 </span>            : </a>
<a name="2777"><span class="lineNum">    2777 </span><span class="lineCov">     336850 :     if (left_memory) {</span></a>
<a name="2778"><span class="lineNum">    2778 </span><span class="lineCov">         83 :         if (!is_valid_implicit_memory_reference_ast(instance_name_prefix, left))</span></a>
<a name="2779"><span class="lineNum">    2779 </span><span class="lineNoCov">          0 :             error_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2780"><span class="lineNum">    2780 </span>            :                           &quot;Invalid addressing mode for implicit memory %s.\n&quot;, left_memory-&gt;name);</a>
<a name="2781"><span class="lineNum">    2781 </span>            : </a>
<a name="2782"><span class="lineNum">    2782 </span>            :         // A memory can only be written from a clocked rising edge block.</a>
<a name="2783"><span class="lineNum">    2783 </span><span class="lineCov">         83 :         if (type_of_circuit != SEQUENTIAL) {</span></a>
<a name="2784"><span class="lineNum">    2784 </span><span class="lineNoCov">          0 :             out_list = NULL;</span></a>
<a name="2785"><span class="lineNum">    2785 </span><span class="lineNoCov">          0 :             error_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="2786"><span class="lineNum">    2786 </span>            :                           &quot;Assignment to implicit memories is only supported within sequential circuits.\n&quot;);</a>
<a name="2787"><span class="lineNum">    2787 </span>            :         } else {</a>
<a name="2788"><span class="lineNum">    2788 </span>            :             // Make sure the memory is addressed.</a>
<a name="2789"><span class="lineNum">    2789 </span><span class="lineCov">         83 :             signal_list_t* address = netlist_expand_ast_of_module(&amp;(left-&gt;children[1]), instance_name_prefix, local_ref);</span></a>
<a name="2790"><span class="lineNum">    2790 </span>            : </a>
<a name="2791"><span class="lineNum">    2791 </span>            :             // Pad/shrink the address to the depth of the memory.</a>
<a name="2792"><span class="lineNum">    2792 </span><span class="lineCov">         83 :             if (address-&gt;count == 0) {</span></a>
<a name="2793"><span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                 warning_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2794"><span class="lineNum">    2794 </span>            :                                 &quot;indexing into memory with %s has address of length 0, skipping memory write&quot;, instance_name_prefix);</a>
<a name="2795"><span class="lineNum">    2795 </span>            :             } else {</a>
<a name="2796"><span class="lineNum">    2796 </span><span class="lineCov">         83 :                 if (address-&gt;count != left_memory-&gt;addr_width) {</span></a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineCov">         15 :                     if (address-&gt;count &gt; left_memory-&gt;addr_width) {</span></a>
<a name="2798"><span class="lineNum">    2798 </span><span class="lineCov">         30 :                         std::string unused_pins_name = &quot;&quot;;</span></a>
<a name="2799"><span class="lineNum">    2799 </span><span class="lineCov">        132 :                         for (long i = left_memory-&gt;addr_width; i &lt; address-&gt;count; i++) {</span></a>
<a name="2800"><span class="lineNum">    2800 </span><span class="lineCov">        117 :                             if (address-&gt;pins &amp;&amp; address-&gt;pins[i] &amp;&amp; address-&gt;pins[i]-&gt;name)</span></a>
<a name="2801"><span class="lineNum">    2801 </span><span class="lineCov">         12 :                                 unused_pins_name = unused_pins_name + &quot; &quot; + address-&gt;pins[i]-&gt;name;</span></a>
<a name="2802"><span class="lineNum">    2802 </span>            :                         }</a>
<a name="2803"><span class="lineNum">    2803 </span><span class="lineCov">         15 :                         warning_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2804"><span class="lineNum">    2804 </span>            :                                         &quot;indexing into memory with %s has larger input than memory. Unused pins: %s&quot;, instance_name_prefix, unused_pins_name.c_str());</a>
<a name="2805"><span class="lineNum">    2805 </span>            :                     } else {</a>
<a name="2806"><span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                         warning_message(NETLIST, assignment-&gt;line_number, assignment-&gt;file_number,</span></a>
<a name="2807"><span class="lineNum">    2807 </span>            :                                         &quot;indexing into memory with %s has smaller input than memory. Padding with GND&quot;, instance_name_prefix);</a>
<a name="2808"><span class="lineNum">    2808 </span>            :                     }</a>
<a name="2809"><span class="lineNum">    2809 </span>            : </a>
<a name="2810"><span class="lineNum">    2810 </span><span class="lineCov">         15 :                     while (address-&gt;count &lt; left_memory-&gt;addr_width)</span></a>
<a name="2811"><span class="lineNum">    2811 </span><span class="lineNoCov">          0 :                         add_pin_to_signal_list(address, get_zero_pin(verilog_netlist));</span></a>
<a name="2812"><span class="lineNum">    2812 </span>            : </a>
<a name="2813"><span class="lineNum">    2813 </span><span class="lineCov">         15 :                     address-&gt;count = left_memory-&gt;addr_width;</span></a>
<a name="2814"><span class="lineNum">    2814 </span>            :                 }</a>
<a name="2815"><span class="lineNum">    2815 </span>            : </a>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineCov">         83 :                 add_input_port_to_implicit_memory(left_memory, address, &quot;addr2&quot;);</span></a>
<a name="2817"><span class="lineNum">    2817 </span>            : </a>
<a name="2818"><span class="lineNum">    2818 </span><span class="lineCov">         83 :                 signal_list_t* data;</span></a>
<a name="2819"><span class="lineNum">    2819 </span><span class="lineCov">         83 :                 if (right_memory)</span></a>
<a name="2820"><span class="lineNum">    2820 </span>            :                     data = right_outputs;</a>
<a name="2821"><span class="lineNum">    2821 </span>            :                 else</a>
<a name="2822"><span class="lineNum">    2822 </span><span class="lineCov">         83 :                     data = in_1;</span></a>
<a name="2823"><span class="lineNum">    2823 </span>            : </a>
<a name="2824"><span class="lineNum">    2824 </span>            :                 // Pad/shrink the data to the width of the memory.</a>
<a name="2825"><span class="lineNum">    2825 </span><span class="lineCov">         83 :                 if (data) {</span></a>
<a name="2826"><span class="lineNum">    2826 </span><span class="lineCov">        107 :                     while (data-&gt;count &lt; left_memory-&gt;data_width)</span></a>
<a name="2827"><span class="lineNum">    2827 </span><span class="lineCov">         24 :                         add_pin_to_signal_list(data, get_zero_pin(verilog_netlist));</span></a>
<a name="2828"><span class="lineNum">    2828 </span>            : </a>
<a name="2829"><span class="lineNum">    2829 </span><span class="lineCov">         83 :                     data-&gt;count = left_memory-&gt;data_width;</span></a>
<a name="2830"><span class="lineNum">    2830 </span>            : </a>
<a name="2831"><span class="lineNum">    2831 </span><span class="lineCov">         83 :                     add_input_port_to_implicit_memory(left_memory, data, &quot;data2&quot;);</span></a>
<a name="2832"><span class="lineNum">    2832 </span>            : </a>
<a name="2833"><span class="lineNum">    2833 </span><span class="lineCov">         83 :                     signal_list_t* we = init_signal_list();</span></a>
<a name="2834"><span class="lineNum">    2834 </span><span class="lineCov">         83 :                     add_pin_to_signal_list(we, get_one_pin(verilog_netlist));</span></a>
<a name="2835"><span class="lineNum">    2835 </span><span class="lineCov">         83 :                     add_input_port_to_implicit_memory(left_memory, we, &quot;we2&quot;);</span></a>
<a name="2836"><span class="lineNum">    2836 </span>            : </a>
<a name="2837"><span class="lineNum">    2837 </span><span class="lineCov">         83 :                     in_1 = init_signal_list();</span></a>
<a name="2838"><span class="lineNum">    2838 </span><span class="lineCov">         83 :                     char* name = left-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="2839"><span class="lineNum">    2839 </span><span class="lineCov">         83 :                     int i;</span></a>
<a name="2840"><span class="lineNum">    2840 </span><span class="lineCov">         83 :                     int pin_index = left_memory-&gt;data_width + left_memory-&gt;data_width + left_memory-&gt;addr_width + 2;</span></a>
<a name="2841"><span class="lineNum">    2841 </span><span class="lineCov">        525 :                     for (i = 0; i &lt; address-&gt;count; i++) {</span></a>
<a name="2842"><span class="lineNum">    2842 </span><span class="lineCov">        442 :                         npin_t* pin = address-&gt;pins[i];</span></a>
<a name="2843"><span class="lineNum">    2843 </span><span class="lineCov">        442 :                         if (pin-&gt;name)</span></a>
<a name="2844"><span class="lineNum">    2844 </span><span class="lineCov">        436 :                             vtr::free(pin-&gt;name);</span></a>
<a name="2845"><span class="lineNum">    2845 </span><span class="lineCov">        442 :                         pin-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, name, pin_index++);</span></a>
<a name="2846"><span class="lineNum">    2846 </span><span class="lineCov">        442 :                         add_pin_to_signal_list(in_1, pin);</span></a>
<a name="2847"><span class="lineNum">    2847 </span>            :                     }</a>
<a name="2848"><span class="lineNum">    2848 </span><span class="lineCov">         83 :                     free_signal_list(address);</span></a>
<a name="2849"><span class="lineNum">    2849 </span>            : </a>
<a name="2850"><span class="lineNum">    2850 </span><span class="lineCov">       3535 :                     for (i = 0; i &lt; data-&gt;count; i++) {</span></a>
<a name="2851"><span class="lineNum">    2851 </span><span class="lineCov">       3452 :                         npin_t* pin = data-&gt;pins[i];</span></a>
<a name="2852"><span class="lineNum">    2852 </span><span class="lineCov">       3452 :                         if (pin-&gt;name)</span></a>
<a name="2853"><span class="lineNum">    2853 </span><span class="lineCov">       3452 :                             vtr::free(pin-&gt;name);</span></a>
<a name="2854"><span class="lineNum">    2854 </span><span class="lineCov">       3452 :                         pin-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, name, pin_index++);</span></a>
<a name="2855"><span class="lineNum">    2855 </span><span class="lineCov">       3452 :                         add_pin_to_signal_list(in_1, pin);</span></a>
<a name="2856"><span class="lineNum">    2856 </span>            :                     }</a>
<a name="2857"><span class="lineNum">    2857 </span><span class="lineCov">         83 :                     free_signal_list(data);</span></a>
<a name="2858"><span class="lineNum">    2858 </span>            : </a>
<a name="2859"><span class="lineNum">    2859 </span><span class="lineCov">        166 :                     for (i = 0; i &lt; we-&gt;count; i++) {</span></a>
<a name="2860"><span class="lineNum">    2860 </span><span class="lineCov">         83 :                         npin_t* pin = we-&gt;pins[i];</span></a>
<a name="2861"><span class="lineNum">    2861 </span><span class="lineCov">         83 :                         if (pin-&gt;name)</span></a>
<a name="2862"><span class="lineNum">    2862 </span><span class="lineCov">         83 :                             vtr::free(pin-&gt;name);</span></a>
<a name="2863"><span class="lineNum">    2863 </span><span class="lineCov">         83 :                         pin-&gt;name = make_full_ref_name(instance_name_prefix, NULL, NULL, name, pin_index++);</span></a>
<a name="2864"><span class="lineNum">    2864 </span><span class="lineCov">         83 :                         add_pin_to_signal_list(in_1, pin);</span></a>
<a name="2865"><span class="lineNum">    2865 </span>            :                     }</a>
<a name="2866"><span class="lineNum">    2866 </span><span class="lineCov">         83 :                     free_signal_list(we);</span></a>
<a name="2867"><span class="lineNum">    2867 </span>            : </a>
<a name="2868"><span class="lineNum">    2868 </span><span class="lineCov">         83 :                     out_list = NULL;</span></a>
<a name="2869"><span class="lineNum">    2869 </span>            :                 }</a>
<a name="2870"><span class="lineNum">    2870 </span>            :             }</a>
<a name="2871"><span class="lineNum">    2871 </span>            :         }</a>
<a name="2872"><span class="lineNum">    2872 </span>            :     } else {</a>
<a name="2873"><span class="lineNum">    2873 </span><span class="lineCov">     336767 :         out_list = get_name_of_pins_with_prefix(left, instance_name_prefix, local_ref);</span></a>
<a name="2874"><span class="lineNum">    2874 </span>            :     }</a>
<a name="2875"><span class="lineNum">    2875 </span>            : </a>
<a name="2876"><span class="lineNum">    2876 </span><span class="lineCov">     336850 :     signal_list_t* return_list;</span></a>
<a name="2877"><span class="lineNum">    2877 </span><span class="lineCov">     336850 :     return_list = init_signal_list();</span></a>
<a name="2878"><span class="lineNum">    2878 </span>            : </a>
<a name="2879"><span class="lineNum">    2879 </span><span class="lineCov">     336850 :     if (!right_memory &amp;&amp; !left_memory) {</span></a>
<a name="2880"><span class="lineNum">    2880 </span><span class="lineCov">     336690 :         int output_size = alias_output_assign_pins_to_inputs(out_list, in_1, assignment);</span></a>
<a name="2881"><span class="lineNum">    2881 </span>            : </a>
<a name="2882"><span class="lineNum">    2882 </span><span class="lineCov">     336690 :         if (in_1 &amp;&amp; output_size &lt; in_1-&gt;count) {</span></a>
<a name="2883"><span class="lineNum">    2883 </span>            :             /* need to shrink the output list */</a>
<a name="2884"><span class="lineNum">    2884 </span>            :             int i;</a>
<a name="2885"><span class="lineNum">    2885 </span><span class="lineCov">     813745 :             for (i = 0; i &lt; output_size; i++) {</span></a>
<a name="2886"><span class="lineNum">    2886 </span><span class="lineCov">     775696 :                 add_pin_to_signal_list(return_list, in_1-&gt;pins[i]);</span></a>
<a name="2887"><span class="lineNum">    2887 </span>            : </a>
<a name="2888"><span class="lineNum">    2888 </span>            :                 /* free unused nnodes for related BLOCKING_STATEMENT nodes */</a>
<a name="2889"><span class="lineNum">    2889 </span><span class="lineCov">     775696 :                 nnode_t* temp_node = in_1-&gt;pins[i]-&gt;node;</span></a>
<a name="2890"><span class="lineNum">    2890 </span><span class="lineCov">     775696 :                 if (temp_node-&gt;related_ast_node-&gt;type == BLOCKING_STATEMENT &amp;&amp; temp_node-&gt;type != MEMORY) {</span></a>
<a name="2891"><span class="lineNum">    2891 </span><span class="lineCov">     572599 :                     in_1-&gt;pins[i]-&gt;node = free_nnode(temp_node);</span></a>
<a name="2892"><span class="lineNum">    2892 </span>            :                 }</a>
<a name="2893"><span class="lineNum">    2893 </span>            :             }</a>
<a name="2894"><span class="lineNum">    2894 </span><span class="lineCov">      38049 :             free_signal_list(in_1);</span></a>
<a name="2895"><span class="lineNum">    2895 </span>            :         } else {</a>
<a name="2896"><span class="lineNum">    2896 </span><span class="lineCov">     298641 :             free_signal_list(return_list);</span></a>
<a name="2897"><span class="lineNum">    2897 </span><span class="lineCov">     298641 :             return_list = in_1;</span></a>
<a name="2898"><span class="lineNum">    2898 </span>            : </a>
<a name="2899"><span class="lineNum">    2899 </span>            :             // /* TODO must check if output_size &gt; in_1-&gt;count... pad accordingly */</a>
<a name="2900"><span class="lineNum">    2900 </span>            :             // if (output_size &gt; return_list-&gt;count)</a>
<a name="2901"><span class="lineNum">    2901 </span>            :             // {</a>
<a name="2902"><span class="lineNum">    2902 </span>            :             //  int i;</a>
<a name="2903"><span class="lineNum">    2903 </span>            :             //  for (i = return_list-&gt;count; i &lt; output_size; i++)</a>
<a name="2904"><span class="lineNum">    2904 </span>            :             //  {</a>
<a name="2905"><span class="lineNum">    2905 </span>            :             //          add_pin_to_signal_list(return_list, return_list-&gt;pins[i-1]);</a>
<a name="2906"><span class="lineNum">    2906 </span>            :             //  }</a>
<a name="2907"><span class="lineNum">    2907 </span>            :             // }</a>
<a name="2908"><span class="lineNum">    2908 </span>            : </a>
<a name="2909"><span class="lineNum">    2909 </span>            :             /* free unused nnodes for related BLOCKING_STATEMENT nodes */</a>
<a name="2910"><span class="lineNum">    2910 </span><span class="lineCov">     298641 :             int i;</span></a>
<a name="2911"><span class="lineNum">    2911 </span><span class="lineCov">    6215780 :             for (i = 0; i &lt; output_size; i++) {</span></a>
<a name="2912"><span class="lineNum">    2912 </span><span class="lineCov">    5917140 :                 nnode_t* temp_node = in_1-&gt;pins[i]-&gt;node;</span></a>
<a name="2913"><span class="lineNum">    2913 </span><span class="lineCov">    5917140 :                 if (temp_node-&gt;related_ast_node-&gt;type == BLOCKING_STATEMENT &amp;&amp; temp_node-&gt;type != MEMORY) {</span></a>
<a name="2914"><span class="lineNum">    2914 </span><span class="lineCov">    3008790 :                     in_1-&gt;pins[i]-&gt;node = free_nnode(temp_node);</span></a>
<a name="2915"><span class="lineNum">    2915 </span>            :                 }</a>
<a name="2916"><span class="lineNum">    2916 </span>            :             }</a>
<a name="2917"><span class="lineNum">    2917 </span>            :         }</a>
<a name="2918"><span class="lineNum">    2918 </span>            : </a>
<a name="2919"><span class="lineNum">    2919 </span><span class="lineCov">     336690 :         vtr::free(out_list-&gt;strings);</span></a>
<a name="2920"><span class="lineNum">    2920 </span><span class="lineCov">     336690 :         vtr::free(out_list);</span></a>
<a name="2921"><span class="lineNum">    2921 </span>            :     } else {</a>
<a name="2922"><span class="lineNum">    2922 </span><span class="lineCov">        160 :         if (right_memory) {</span></a>
<a name="2923"><span class="lineNum">    2923 </span>            :             // Register inputs for later assignment directly to the memory.</a>
<a name="2924"><span class="lineNum">    2924 </span><span class="lineCov">         77 :             oassert(right_inputs);</span></a>
<a name="2925"><span class="lineNum">    2925 </span><span class="lineCov">         77 :             int i;</span></a>
<a name="2926"><span class="lineNum">    2926 </span><span class="lineCov">        501 :             for (i = 0; i &lt; right_inputs-&gt;count; i++) {</span></a>
<a name="2927"><span class="lineNum">    2927 </span><span class="lineCov">        424 :                 add_pin_to_signal_list(return_list, right_inputs-&gt;pins[i]);</span></a>
<a name="2928"><span class="lineNum">    2928 </span><span class="lineCov">        424 :                 register_implicit_memory_input(right_inputs-&gt;pins[i]-&gt;name, right_memory);</span></a>
<a name="2929"><span class="lineNum">    2929 </span>            :             }</a>
<a name="2930"><span class="lineNum">    2930 </span><span class="lineCov">         77 :             free_signal_list(right_inputs);</span></a>
<a name="2931"><span class="lineNum">    2931 </span>            : </a>
<a name="2932"><span class="lineNum">    2932 </span>            :             // Alias the outputs like a regular assignment if the thing on the left isn't a memory.</a>
<a name="2933"><span class="lineNum">    2933 </span><span class="lineCov">         77 :             if (!left_memory) {</span></a>
<a name="2934"><span class="lineNum">    2934 </span><span class="lineCov">         77 :                 int output_size = alias_output_assign_pins_to_inputs(out_list, right_outputs, assignment);</span></a>
<a name="2935"><span class="lineNum">    2935 </span><span class="lineCov">       3313 :                 for (i = 0; i &lt; output_size; i++) {</span></a>
<a name="2936"><span class="lineNum">    2936 </span><span class="lineCov">       3236 :                     npin_t* pin = right_outputs-&gt;pins[i];</span></a>
<a name="2937"><span class="lineNum">    2937 </span><span class="lineCov">       3236 :                     add_pin_to_signal_list(return_list, pin);</span></a>
<a name="2938"><span class="lineNum">    2938 </span>            : </a>
<a name="2939"><span class="lineNum">    2939 </span>            :                     /* free unused nnodes for related BLOCKING_STATEMENT nodes */</a>
<a name="2940"><span class="lineNum">    2940 </span><span class="lineCov">       3236 :                     nnode_t* temp_node = right_outputs-&gt;pins[i]-&gt;node;</span></a>
<a name="2941"><span class="lineNum">    2941 </span><span class="lineCov">       3236 :                     if (temp_node-&gt;related_ast_node-&gt;type == BLOCKING_STATEMENT &amp;&amp; temp_node-&gt;type != MEMORY) {</span></a>
<a name="2942"><span class="lineNum">    2942 </span><span class="lineCov">         36 :                         right_outputs-&gt;pins[i]-&gt;node = free_nnode(temp_node);</span></a>
<a name="2943"><span class="lineNum">    2943 </span>            :                     }</a>
<a name="2944"><span class="lineNum">    2944 </span>            :                 }</a>
<a name="2945"><span class="lineNum">    2945 </span><span class="lineCov">         77 :                 free_signal_list(right_outputs);</span></a>
<a name="2946"><span class="lineNum">    2946 </span><span class="lineCov">         77 :                 vtr::free(out_list-&gt;strings);</span></a>
<a name="2947"><span class="lineNum">    2947 </span><span class="lineCov">         77 :                 vtr::free(out_list);</span></a>
<a name="2948"><span class="lineNum">    2948 </span>            :             }</a>
<a name="2949"><span class="lineNum">    2949 </span>            :         }</a>
<a name="2950"><span class="lineNum">    2950 </span>            : </a>
<a name="2951"><span class="lineNum">    2951 </span><span class="lineCov">        160 :         if (left_memory) {</span></a>
<a name="2952"><span class="lineNum">    2952 </span>            :             // Index all inputs to the left memory for implicit memory direct assignment.</a>
<a name="2953"><span class="lineNum">    2953 </span><span class="lineCov">         83 :             oassert(in_1);</span></a>
<a name="2954"><span class="lineNum">    2954 </span><span class="lineCov">         83 :             int i;</span></a>
<a name="2955"><span class="lineNum">    2955 </span><span class="lineCov">       4060 :             for (i = 0; i &lt; in_1-&gt;count; i++) {</span></a>
<a name="2956"><span class="lineNum">    2956 </span><span class="lineCov">       3977 :                 add_pin_to_signal_list(return_list, in_1-&gt;pins[i]);</span></a>
<a name="2957"><span class="lineNum">    2957 </span><span class="lineCov">       3977 :                 register_implicit_memory_input(in_1-&gt;pins[i]-&gt;name, left_memory);</span></a>
<a name="2958"><span class="lineNum">    2958 </span>            :             }</a>
<a name="2959"><span class="lineNum">    2959 </span><span class="lineCov">         83 :             free_signal_list(in_1);</span></a>
<a name="2960"><span class="lineNum">    2960 </span>            :         }</a>
<a name="2961"><span class="lineNum">    2961 </span>            :     }</a>
<a name="2962"><span class="lineNum">    2962 </span>            : </a>
<a name="2963"><span class="lineNum">    2963 </span><span class="lineCov">     336850 :     return return_list;</span></a>
<a name="2964"><span class="lineNum">    2964 </span>            : }</a>
<a name="2965"><span class="lineNum">    2965 </span>            : </a>
<a name="2966"><span class="lineNum">    2966 </span><span class="lineNoCov">          0 : void define_latchs_initial_value_inside_initial_statement(ast_node_t* initial_node, sc_hierarchy* local_ref) {</span></a>
<a name="2967"><span class="lineNum">    2967 </span><span class="lineNoCov">          0 :     long i;</span></a>
<a name="2968"><span class="lineNum">    2968 </span><span class="lineNoCov">          0 :     long sc_spot;</span></a>
<a name="2969"><span class="lineNum">    2969 </span><span class="lineNoCov">          0 :     STRING_CACHE* local_symbol_table_sc = local_ref-&gt;local_symbol_table_sc;</span></a>
<a name="2970"><span class="lineNum">    2970 </span><span class="lineNoCov">          0 :     ast_node_t** local_symbol_table = local_ref-&gt;local_symbol_table;</span></a>
<a name="2971"><span class="lineNum">    2971 </span>            : </a>
<a name="2972"><span class="lineNum">    2972 </span><span class="lineNoCov">          0 :     for (i = 0; i &lt; initial_node-&gt;num_children; i++) {</span></a>
<a name="2973"><span class="lineNum">    2973 </span>            :         /*check to see if, for each member of the initial block, if the assignment to a given variable is a number and not</a>
<a name="2974"><span class="lineNum">    2974 </span>            :          * a complex statement*/</a>
<a name="2975"><span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         if ((initial_node-&gt;children[i]-&gt;type == BLOCKING_STATEMENT || initial_node-&gt;children[i]-&gt;type == NON_BLOCKING_STATEMENT)</span></a>
<a name="2976"><span class="lineNum">    2976 </span><span class="lineNoCov">          0 :             &amp;&amp; initial_node-&gt;children[i]-&gt;children[1]-&gt;type == NUMBERS) {</span></a>
<a name="2977"><span class="lineNum">    2977 </span>            :             //Value</a>
<a name="2978"><span class="lineNum">    2978 </span><span class="lineNoCov">          0 :             int number = initial_node-&gt;children[i]-&gt;children[1]-&gt;types.vnumber-&gt;get_value();</span></a>
<a name="2979"><span class="lineNum">    2979 </span>            : </a>
<a name="2980"><span class="lineNum">    2980 </span>            :             //Find corresponding register, set it's members to reflect initialization.</a>
<a name="2981"><span class="lineNum">    2981 </span><span class="lineNoCov">          0 :             if (initial_node-&gt;children[i]) {</span></a>
<a name="2982"><span class="lineNum">    2982 </span>            :                 /*if the identifier we found in the table matches the identifier of our blocking statement*/</a>
<a name="2983"><span class="lineNum">    2983 </span><span class="lineNoCov">          0 :                 sc_spot = sc_lookup_string(local_symbol_table_sc, initial_node-&gt;children[i]-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="2984"><span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                 if (sc_spot == -1) {</span></a>
<a name="2985"><span class="lineNum">    2985 </span><span class="lineNoCov">          0 :                     warning_message(NETLIST, initial_node-&gt;children[i]-&gt;children[0]-&gt;line_number, initial_node-&gt;children[i]-&gt;children[0]-&gt;file_number, &quot;Register [%s] used in initial block is not declared.\n&quot;, initial_node-&gt;children[i]-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="2986"><span class="lineNum">    2986 </span>            :                 } else {</a>
<a name="2987"><span class="lineNum">    2987 </span><span class="lineNoCov">          0 :                     local_symbol_table[sc_spot]-&gt;types.variable.is_initialized = 1;</span></a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :                     local_symbol_table[sc_spot]-&gt;types.variable.initial_value = number;</span></a>
<a name="2989"><span class="lineNum">    2989 </span>            :                 }</a>
<a name="2990"><span class="lineNum">    2990 </span>            :             }</a>
<a name="2991"><span class="lineNum">    2991 </span>            :         }</a>
<a name="2992"><span class="lineNum">    2992 </span>            :     }</a>
<a name="2993"><span class="lineNum">    2993 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2994"><span class="lineNum">    2994 </span>            : </a>
<a name="2995"><span class="lineNum">    2995 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="2996"><span class="lineNum">    2996 </span>            :  * (function: terminate_registered_assignment)</a>
<a name="2997"><span class="lineNum">    2997 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="2998"><span class="lineNum">    2998 </span><span class="lineCov">      40008 : void terminate_registered_assignment(ast_node_t* always_node, signal_list_t* assignment, signal_list_t* potential_clocks, sc_hierarchy* local_ref) {</span></a>
<a name="2999"><span class="lineNum">    2999 </span><span class="lineCov">      40008 :     oassert(potential_clocks != NULL);</span></a>
<a name="3000"><span class="lineNum">    3000 </span>            : </a>
<a name="3001"><span class="lineNum">    3001 </span><span class="lineCov">      40008 :     npin_t** list_dependence_pin = (npin_t**)vtr::calloc(assignment-&gt;count, sizeof(npin_t*));</span></a>
<a name="3002"><span class="lineNum">    3002 </span><span class="lineCov">      40008 :     ids* list_dependence_type = (ids*)vtr::calloc(assignment-&gt;count, sizeof(ids));</span></a>
<a name="3003"><span class="lineNum">    3003 </span>            :     /* figure out which one is the clock */</a>
<a name="3004"><span class="lineNum">    3004 </span><span class="lineCov">      40008 :     if (local_clock_found == false) {</span></a>
<a name="3005"><span class="lineNum">    3005 </span>            :         int i;</a>
<a name="3006"><span class="lineNum">    3006 </span><span class="lineCov">      64225 :         for (i = 0; i &lt; potential_clocks-&gt;count; i++) {</span></a>
<a name="3007"><span class="lineNum">    3007 </span><span class="lineCov">      32238 :             nnet_t* temp_net = NULL;</span></a>
<a name="3008"><span class="lineNum">    3008 </span>            :             /* searching for the clock with no net */</a>
<a name="3009"><span class="lineNum">    3009 </span><span class="lineCov">      32238 :             long sc_spot = sc_lookup_string(output_nets_sc, potential_clocks-&gt;pins[i]-&gt;name);</span></a>
<a name="3010"><span class="lineNum">    3010 </span><span class="lineCov">      32238 :             if (sc_spot == -1) {</span></a>
<a name="3011"><span class="lineNum">    3011 </span><span class="lineCov">      31033 :                 sc_spot = sc_lookup_string(input_nets_sc, potential_clocks-&gt;pins[i]-&gt;name);</span></a>
<a name="3012"><span class="lineNum">    3012 </span><span class="lineCov">      31033 :                 if (sc_spot == -1) {</span></a>
<a name="3013"><span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                     error_message(NETLIST, always_node-&gt;line_number, always_node-&gt;file_number,</span></a>
<a name="3014"><span class="lineNum">    3014 </span>            :                                   &quot;Sensitivity list element (%s) is not a driver or net ... must be\n&quot;, potential_clocks-&gt;pins[i]-&gt;name);</a>
<a name="3015"><span class="lineNum">    3015 </span>            :                 }</a>
<a name="3016"><span class="lineNum">    3016 </span><span class="lineCov">      31033 :                 temp_net = (nnet_t*)input_nets_sc-&gt;data[sc_spot];</span></a>
<a name="3017"><span class="lineNum">    3017 </span>            :             } else {</a>
<a name="3018"><span class="lineNum">    3018 </span><span class="lineCov">       1205 :                 temp_net = (nnet_t*)output_nets_sc-&gt;data[sc_spot];</span></a>
<a name="3019"><span class="lineNum">    3019 </span>            :             }</a>
<a name="3020"><span class="lineNum">    3020 </span>            : </a>
<a name="3021"><span class="lineNum">    3021 </span><span class="lineCov">      32238 :             if ((((temp_net-&gt;num_fanout_pins == 1) &amp;&amp; (temp_net-&gt;fanout_pins[0]-&gt;node == NULL)) || (temp_net-&gt;num_fanout_pins == 0))</span></a>
<a name="3022"><span class="lineNum">    3022 </span><span class="lineCov">      31269 :                 &amp;&amp; (local_clock_found == true)) {</span></a>
<a name="3023"><span class="lineNum">    3023 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, always_node-&gt;line_number, always_node-&gt;file_number,</span></a>
<a name="3024"><span class="lineNum">    3024 </span>            :                               &quot;Suspected second clock (%s).  In a sequential sensitivity list, Odin expects the &quot;</a>
<a name="3025"><span class="lineNum">    3025 </span>            :                               &quot;clock not to drive anything and any other signals in this list to drive stuff.  &quot;</a>
<a name="3026"><span class="lineNum">    3026 </span>            :                               &quot;For example, a reset in the sensitivy list has to be hooked up to something in the always block.\n&quot;,</a>
<a name="3027"><span class="lineNum">    3027 </span>            :                               potential_clocks-&gt;pins[i]-&gt;name);</a>
<a name="3028"><span class="lineNum">    3028 </span><span class="lineCov">      32238 :             } else if (temp_net-&gt;num_fanout_pins == 0) {</span></a>
<a name="3029"><span class="lineNum">    3029 </span>            :                 /* If this element is in the sensitivity list and doesn't drive anything it's the clock */</a>
<a name="3030"><span class="lineNum">    3030 </span><span class="lineNoCov">          0 :                 local_clock_found = true;</span></a>
<a name="3031"><span class="lineNum">    3031 </span><span class="lineNoCov">          0 :                 local_clock_idx = i;</span></a>
<a name="3032"><span class="lineNum">    3032 </span><span class="lineCov">      32238 :             } else if ((temp_net-&gt;num_fanout_pins == 1) &amp;&amp; (temp_net-&gt;fanout_pins[0]-&gt;node == NULL)) {</span></a>
<a name="3033"><span class="lineNum">    3033 </span>            :                 /* If this element is in the sensitivity list and doesn't drive anything it's the clock */</a>
<a name="3034"><span class="lineNum">    3034 </span><span class="lineCov">      31269 :                 local_clock_found = true;</span></a>
<a name="3035"><span class="lineNum">    3035 </span><span class="lineCov">      31269 :                 local_clock_idx = i;</span></a>
<a name="3036"><span class="lineNum">    3036 </span>            :             }</a>
<a name="3037"><span class="lineNum">    3037 </span>            :         }</a>
<a name="3038"><span class="lineNum">    3038 </span>            :     }</a>
<a name="3039"><span class="lineNum">    3039 </span>            : </a>
<a name="3040"><span class="lineNum">    3040 </span><span class="lineCov">      40008 :     nnet_t* clock_net = potential_clocks-&gt;pins[local_clock_idx]-&gt;net;</span></a>
<a name="3041"><span class="lineNum">    3041 </span>            : </a>
<a name="3042"><span class="lineNum">    3042 </span><span class="lineCov">      40008 :     signal_list_t* memory_inputs = init_signal_list();</span></a>
<a name="3043"><span class="lineNum">    3043 </span><span class="lineCov">      40008 :     char* ref_string;</span></a>
<a name="3044"><span class="lineNum">    3044 </span><span class="lineCov">      40008 :     int i, j, dependence_variable_position;</span></a>
<a name="3045"><span class="lineNum">    3045 </span><span class="lineCov">    1900090 :     for (i = 0; i &lt; assignment-&gt;count; i++) {</span></a>
<a name="3046"><span class="lineNum">    3046 </span><span class="lineCov">    1860090 :         npin_t* pin = assignment-&gt;pins[i];</span></a>
<a name="3047"><span class="lineNum">    3047 </span><span class="lineCov">    1860090 :         implicit_memory* memory = lookup_implicit_memory_input(pin-&gt;name);</span></a>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineCov">    1860090 :         if (memory) {</span></a>
<a name="3049"><span class="lineNum">    3049 </span><span class="lineCov">       4371 :             add_pin_to_signal_list(memory_inputs, pin);</span></a>
<a name="3050"><span class="lineNum">    3050 </span>            :         } else {</a>
<a name="3051"><span class="lineNum">    3051 </span>            :             /* look up the net */</a>
<a name="3052"><span class="lineNum">    3052 </span><span class="lineCov">    1855720 :             int sc_spot = sc_lookup_string(output_nets_sc, pin-&gt;name);</span></a>
<a name="3053"><span class="lineNum">    3053 </span><span class="lineCov">    1855720 :             if (sc_spot == -1) {</span></a>
<a name="3054"><span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, always_node-&gt;line_number, always_node-&gt;file_number,</span></a>
<a name="3055"><span class="lineNum">    3055 </span>            :                               &quot;Assignment is missing driver (%s)\n&quot;, pin-&gt;name);</a>
<a name="3056"><span class="lineNum">    3056 </span>            :             }</a>
<a name="3057"><span class="lineNum">    3057 </span><span class="lineCov">    1855720 :             nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot];</span></a>
<a name="3058"><span class="lineNum">    3058 </span>            :             //looking for dependence according to with the type of statement (non-blocking or blocking)</a>
<a name="3059"><span class="lineNum">    3059 </span><span class="lineCov">    1855720 :             list_dependence_pin[i] = (pin);</span></a>
<a name="3060"><span class="lineNum">    3060 </span><span class="lineCov">    1855720 :             if (pin-&gt;node) list_dependence_type[i] = pin-&gt;node-&gt;related_ast_node-&gt;type;</span></a>
<a name="3061"><span class="lineNum">    3061 </span>            : </a>
<a name="3062"><span class="lineNum">    3062 </span>            :             /* clean up non-blocking */</a>
<a name="3063"><span class="lineNum">    3063 </span><span class="lineCov">    1855720 :             if (pin-&gt;node &amp;&amp; pin-&gt;node-&gt;related_ast_node-&gt;type == NON_BLOCKING_STATEMENT) {</span></a>
<a name="3064"><span class="lineNum">    3064 </span><span class="lineCov">     932079 :                 pin-&gt;node = free_nnode(pin-&gt;node);</span></a>
<a name="3065"><span class="lineNum">    3065 </span>            :             }</a>
<a name="3066"><span class="lineNum">    3066 </span>            : </a>
<a name="3067"><span class="lineNum">    3067 </span>            :             /* HERE create the ff node and hookup everything */</a>
<a name="3068"><span class="lineNum">    3068 </span><span class="lineCov">    1855720 :             nnode_t* ff_node = allocate_nnode();</span></a>
<a name="3069"><span class="lineNum">    3069 </span><span class="lineCov">    1855720 :             ff_node-&gt;related_ast_node = always_node;</span></a>
<a name="3070"><span class="lineNum">    3070 </span>            : </a>
<a name="3071"><span class="lineNum">    3071 </span><span class="lineCov">    1855720 :             ff_node-&gt;type = FF_NODE;</span></a>
<a name="3072"><span class="lineNum">    3072 </span><span class="lineCov">    1855720 :             ff_node-&gt;edge_type = potential_clocks-&gt;pins[local_clock_idx]-&gt;sensitivity;</span></a>
<a name="3073"><span class="lineNum">    3073 </span>            :             /* create the unique name for this gate */</a>
<a name="3074"><span class="lineNum">    3074 </span>            :             //ff_node-&gt;name = node_name(ff_node, instance_name_prefix);</a>
<a name="3075"><span class="lineNum">    3075 </span>            :             /* Name the flipflop based on the name of its output pin */</a>
<a name="3076"><span class="lineNum">    3076 </span><span class="lineCov">    1855720 :             const char* ff_base_name = node_name_based_on_op(ff_node);</span></a>
<a name="3077"><span class="lineNum">    3077 </span><span class="lineCov">    1855720 :             ff_node-&gt;name = (char*)vtr::malloc(sizeof(char) * (strlen(pin-&gt;name) + strlen(ff_base_name) + 2));</span></a>
<a name="3078"><span class="lineNum">    3078 </span><span class="lineCov">    1855720 :             odin_sprintf(ff_node-&gt;name, &quot;%s_%s&quot;, pin-&gt;name, ff_base_name);</span></a>
<a name="3079"><span class="lineNum">    3079 </span>            : </a>
<a name="3080"><span class="lineNum">    3080 </span>            :             /* Copy over the initial value information from the net */</a>
<a name="3081"><span class="lineNum">    3081 </span><span class="lineCov">    1855720 :             ref_string = (char*)vtr::calloc(strlen(pin-&gt;name) + 100, sizeof(char));</span></a>
<a name="3082"><span class="lineNum">    3082 </span><span class="lineCov">    1855720 :             strcpy(ref_string, pin-&gt;name);</span></a>
<a name="3083"><span class="lineNum">    3083 </span><span class="lineCov">    1855720 :             strcat(ref_string, &quot;_latch_initial_value&quot;);</span></a>
<a name="3084"><span class="lineNum">    3084 </span>            : </a>
<a name="3085"><span class="lineNum">    3085 </span><span class="lineCov">    1855720 :             STRING_CACHE* local_symbol_table_sc = local_ref-&gt;local_symbol_table_sc;</span></a>
<a name="3086"><span class="lineNum">    3086 </span><span class="lineCov">    1855720 :             sc_spot = sc_lookup_string(local_symbol_table_sc, ref_string);</span></a>
<a name="3087"><span class="lineNum">    3087 </span><span class="lineCov">    1855720 :             if (sc_spot != -1) {</span></a>
<a name="3088"><span class="lineNum">    3088 </span><span class="lineNoCov">          0 :                 ff_node-&gt;has_initial_value = 1;</span></a>
<a name="3089"><span class="lineNum">    3089 </span><span class="lineNoCov">          0 :                 ff_node-&gt;initial_value = ((char*)(local_symbol_table_sc-&gt;data[sc_spot]))[0];</span></a>
<a name="3090"><span class="lineNum">    3090 </span>            :             } else {</a>
<a name="3091"><span class="lineNum">    3091 </span><span class="lineCov">    1855720 :                 sc_spot = sc_add_string(local_symbol_table_sc, ref_string);</span></a>
<a name="3092"><span class="lineNum">    3092 </span><span class="lineCov">    1855720 :                 local_symbol_table_sc-&gt;data[sc_spot] = (void*)ff_node;</span></a>
<a name="3093"><span class="lineNum">    3093 </span>            : </a>
<a name="3094"><span class="lineNum">    3094 </span><span class="lineCov">    1855720 :                 ff_node-&gt;has_initial_value = net-&gt;has_initial_value;</span></a>
<a name="3095"><span class="lineNum">    3095 </span><span class="lineCov">    1855720 :                 ff_node-&gt;initial_value = net-&gt;initial_value;</span></a>
<a name="3096"><span class="lineNum">    3096 </span>            :             }</a>
<a name="3097"><span class="lineNum">    3097 </span>            :             /* free the reference string */</a>
<a name="3098"><span class="lineNum">    3098 </span><span class="lineCov">    1855720 :             vtr::free(ref_string);</span></a>
<a name="3099"><span class="lineNum">    3099 </span>            : </a>
<a name="3100"><span class="lineNum">    3100 </span>            :             /* allocate the pins needed */</a>
<a name="3101"><span class="lineNum">    3101 </span><span class="lineCov">    1855720 :             allocate_more_input_pins(ff_node, 2);</span></a>
<a name="3102"><span class="lineNum">    3102 </span><span class="lineCov">    1855720 :             add_input_port_information(ff_node, 1);</span></a>
<a name="3103"><span class="lineNum">    3103 </span><span class="lineCov">    1855720 :             allocate_more_output_pins(ff_node, 1);</span></a>
<a name="3104"><span class="lineNum">    3104 </span><span class="lineCov">    1855720 :             add_output_port_information(ff_node, 1);</span></a>
<a name="3105"><span class="lineNum">    3105 </span>            : </a>
<a name="3106"><span class="lineNum">    3106 </span>            :             /* add the clock to the flip_flop */</a>
<a name="3107"><span class="lineNum">    3107 </span>            :             /* add a fanout pin */</a>
<a name="3108"><span class="lineNum">    3108 </span><span class="lineCov">    1855720 :             npin_t* fanout_pin_of_clock = allocate_npin();</span></a>
<a name="3109"><span class="lineNum">    3109 </span><span class="lineCov">    1855720 :             add_fanout_pin_to_net(clock_net, fanout_pin_of_clock);</span></a>
<a name="3110"><span class="lineNum">    3110 </span><span class="lineCov">    1855720 :             add_input_pin_to_node(ff_node, fanout_pin_of_clock, 1);</span></a>
<a name="3111"><span class="lineNum">    3111 </span>            : </a>
<a name="3112"><span class="lineNum">    3112 </span>            :             /* hookup the driver pin (the in_1) to to this net (the lookup) */</a>
<a name="3113"><span class="lineNum">    3113 </span><span class="lineCov">    1855720 :             add_input_pin_to_node(ff_node, pin, 0);</span></a>
<a name="3114"><span class="lineNum">    3114 </span>            : </a>
<a name="3115"><span class="lineNum">    3115 </span>            :             /* finally hookup the output pin of the flip flop to the orginal driver net */</a>
<a name="3116"><span class="lineNum">    3116 </span><span class="lineCov">    1855720 :             npin_t* ff_output_pin = allocate_npin();</span></a>
<a name="3117"><span class="lineNum">    3117 </span><span class="lineCov">    1855720 :             add_output_pin_to_node(ff_node, ff_output_pin, 0);</span></a>
<a name="3118"><span class="lineNum">    3118 </span>            : </a>
<a name="3119"><span class="lineNum">    3119 </span><span class="lineCov">    1855720 :             if (net-&gt;driver_pin) {</span></a>
<a name="3120"><span class="lineNum">    3120 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, always_node-&gt;line_number, always_node-&gt;file_number,</span></a>
<a name="3121"><span class="lineNum">    3121 </span>            :                               &quot;You've defined the driver \&quot;%s\&quot; twice\n&quot;, get_pin_name(pin-&gt;name));</a>
<a name="3122"><span class="lineNum">    3122 </span>            :             }</a>
<a name="3123"><span class="lineNum">    3123 </span><span class="lineCov">    1855720 :             add_driver_pin_to_net(net, ff_output_pin);</span></a>
<a name="3124"><span class="lineNum">    3124 </span>            : </a>
<a name="3125"><span class="lineNum">    3125 </span><span class="lineCov">    1855720 :             verilog_netlist-&gt;ff_nodes = (nnode_t**)vtr::realloc(verilog_netlist-&gt;ff_nodes, sizeof(nnode_t*) * (verilog_netlist-&gt;num_ff_nodes + 1));</span></a>
<a name="3126"><span class="lineNum">    3126 </span><span class="lineCov">    1855720 :             verilog_netlist-&gt;ff_nodes[verilog_netlist-&gt;num_ff_nodes] = ff_node;</span></a>
<a name="3127"><span class="lineNum">    3127 </span><span class="lineCov">    1855720 :             verilog_netlist-&gt;num_ff_nodes++;</span></a>
<a name="3128"><span class="lineNum">    3128 </span>            :         }</a>
<a name="3129"><span class="lineNum">    3129 </span>            :     }</a>
<a name="3130"><span class="lineNum">    3130 </span>            : </a>
<a name="3131"><span class="lineNum">    3131 </span><span class="lineCov">    1900090 :     for (i = 0; i &lt; assignment-&gt;count; i++) {</span></a>
<a name="3132"><span class="lineNum">    3132 </span><span class="lineCov">    1860090 :         npin_t* pin = assignment-&gt;pins[i];</span></a>
<a name="3133"><span class="lineNum">    3133 </span><span class="lineCov">    1860090 :         dependence_variable_position = -1;</span></a>
<a name="3134"><span class="lineNum">    3134 </span>            : </a>
<a name="3135"><span class="lineNum">    3135 </span><span class="lineCov">    1860090 :         if (pin-&gt;net-&gt;driver_pin) {</span></a>
<a name="3136"><span class="lineNum">    3136 </span><span class="lineCov">    1476640 :             ref_string = pin-&gt;net-&gt;driver_pin-&gt;node-&gt;name;</span></a>
<a name="3137"><span class="lineNum">    3137 </span>            : </a>
<a name="3138"><span class="lineNum">    3138 </span><span class="lineCov"> 3668260000 :             for (j = i - 1; j &gt;= 0; j--) {</span></a>
<a name="3139"><span class="lineNum">    3139 </span><span class="lineCov"> 3666780000 :                 if (list_dependence_pin[j] &amp;&amp; list_dependence_pin[j]-&gt;net-&gt;driver_pin &amp;&amp; list_dependence_type[j] &amp;&amp; list_dependence_type[j] == BLOCKING_STATEMENT &amp;&amp; strcmp(ref_string, assignment-&gt;pins[j]-&gt;node-&gt;name) == 0) {</span></a>
<a name="3140"><span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                     dependence_variable_position = j;</span></a>
<a name="3141"><span class="lineNum">    3141 </span><span class="lineNoCov">          0 :                     ref_string = list_dependence_pin[j]-&gt;net-&gt;driver_pin-&gt;node-&gt;name;</span></a>
<a name="3142"><span class="lineNum">    3142 </span>            :                 }</a>
<a name="3143"><span class="lineNum">    3143 </span>            :             }</a>
<a name="3144"><span class="lineNum">    3144 </span>            : </a>
<a name="3145"><span class="lineNum">    3145 </span><span class="lineCov">    1476640 :             if (dependence_variable_position &gt; -1) {</span></a>
<a name="3146"><span class="lineNum">    3146 </span><span class="lineNoCov">          0 :                 pin-&gt;net = list_dependence_pin[dependence_variable_position]-&gt;net;</span></a>
<a name="3147"><span class="lineNum">    3147 </span>            :             }</a>
<a name="3148"><span class="lineNum">    3148 </span>            :         }</a>
<a name="3149"><span class="lineNum">    3149 </span>            :     }</a>
<a name="3150"><span class="lineNum">    3150 </span><span class="lineCov">      40008 :     vtr::free(list_dependence_pin);</span></a>
<a name="3151"><span class="lineNum">    3151 </span><span class="lineCov">      40008 :     vtr::free(list_dependence_type);</span></a>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineCov">      44379 :     for (i = 0; i &lt; memory_inputs-&gt;count; i++) {</span></a>
<a name="3153"><span class="lineNum">    3153 </span><span class="lineCov">       4371 :         npin_t* pin = memory_inputs-&gt;pins[i];</span></a>
<a name="3154"><span class="lineNum">    3154 </span><span class="lineCov">       4371 :         if (pin-&gt;name) {</span></a>
<a name="3155"><span class="lineNum">    3155 </span><span class="lineCov">       4371 :             implicit_memory* memory = lookup_implicit_memory_input(pin-&gt;name);</span></a>
<a name="3156"><span class="lineNum">    3156 </span>            : </a>
<a name="3157"><span class="lineNum">    3157 </span><span class="lineCov">       4371 :             if (memory) {</span></a>
<a name="3158"><span class="lineNum">    3158 </span><span class="lineCov">       4371 :                 nnode_t* node = memory-&gt;node;</span></a>
<a name="3159"><span class="lineNum">    3159 </span>            : </a>
<a name="3160"><span class="lineNum">    3160 </span><span class="lineCov">     208378 :                 for (j = 0; j &lt; node-&gt;num_input_pins; j++) {</span></a>
<a name="3161"><span class="lineNum">    3161 </span><span class="lineCov">     208378 :                     npin_t* original_pin = node-&gt;input_pins[j];</span></a>
<a name="3162"><span class="lineNum">    3162 </span><span class="lineCov">     208378 :                     if (original_pin-&gt;name &amp;&amp; !strcmp(original_pin-&gt;name, pin-&gt;name)) {</span></a>
<a name="3163"><span class="lineNum">    3163 </span><span class="lineCov">       4371 :                         pin-&gt;mapping = original_pin-&gt;mapping;</span></a>
<a name="3164"><span class="lineNum">    3164 </span><span class="lineCov">       4371 :                         add_input_pin_to_node(node, pin, j);</span></a>
<a name="3165"><span class="lineNum">    3165 </span><span class="lineCov">       4371 :                         break;</span></a>
<a name="3166"><span class="lineNum">    3166 </span>            :                     }</a>
<a name="3167"><span class="lineNum">    3167 </span>            :                 }</a>
<a name="3168"><span class="lineNum">    3168 </span>            : </a>
<a name="3169"><span class="lineNum">    3169 </span><span class="lineCov">       4371 :                 if (!memory-&gt;clock_added) {</span></a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineCov">         83 :                     npin_t* clock_pin = allocate_npin();</span></a>
<a name="3171"><span class="lineNum">    3171 </span><span class="lineCov">         83 :                     add_fanout_pin_to_net(clock_net, clock_pin);</span></a>
<a name="3172"><span class="lineNum">    3172 </span><span class="lineCov">         83 :                     signal_list_t* clock = init_signal_list();</span></a>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineCov">         83 :                     add_pin_to_signal_list(clock, clock_pin);</span></a>
<a name="3174"><span class="lineNum">    3174 </span><span class="lineCov">         83 :                     add_input_port_to_implicit_memory(memory, clock, &quot;clk&quot;);</span></a>
<a name="3175"><span class="lineNum">    3175 </span><span class="lineCov">         83 :                     free_signal_list(clock);</span></a>
<a name="3176"><span class="lineNum">    3176 </span><span class="lineCov">         83 :                     memory-&gt;clock_added = true;</span></a>
<a name="3177"><span class="lineNum">    3177 </span>            :                 }</a>
<a name="3178"><span class="lineNum">    3178 </span>            :             }</a>
<a name="3179"><span class="lineNum">    3179 </span>            :         }</a>
<a name="3180"><span class="lineNum">    3180 </span>            :     }</a>
<a name="3181"><span class="lineNum">    3181 </span><span class="lineCov">      40008 :     free_signal_list(memory_inputs);</span></a>
<a name="3182"><span class="lineNum">    3182 </span>            : </a>
<a name="3183"><span class="lineNum">    3183 </span><span class="lineCov">      40008 :     free_signal_list(assignment);</span></a>
<a name="3184"><span class="lineNum">    3184 </span><span class="lineCov">      40008 : }</span></a>
<a name="3185"><span class="lineNum">    3185 </span>            : </a>
<a name="3186"><span class="lineNum">    3186 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3187"><span class="lineNum">    3187 </span>            :  * (function: terminate_continuous_assignment)</a>
<a name="3188"><span class="lineNum">    3188 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3189"><span class="lineNum">    3189 </span><span class="lineCov">      69813 : void terminate_continuous_assignment(ast_node_t* node, signal_list_t* assignment, char* instance_name_prefix) {</span></a>
<a name="3190"><span class="lineNum">    3190 </span><span class="lineCov">      69813 :     signal_list_t* memory_inputs = init_signal_list();</span></a>
<a name="3191"><span class="lineNum">    3191 </span><span class="lineCov">      69813 :     int i;</span></a>
<a name="3192"><span class="lineNum">    3192 </span><span class="lineCov">    1421160 :     for (i = 0; i &lt; assignment-&gt;count; i++) {</span></a>
<a name="3193"><span class="lineNum">    3193 </span><span class="lineCov">    1351350 :         npin_t* pin = assignment-&gt;pins[i];</span></a>
<a name="3194"><span class="lineNum">    3194 </span><span class="lineCov">    1351350 :         implicit_memory* memory = lookup_implicit_memory_input(pin-&gt;name);</span></a>
<a name="3195"><span class="lineNum">    3195 </span><span class="lineCov">    1351350 :         if (memory) {</span></a>
<a name="3196"><span class="lineNum">    3196 </span><span class="lineCov">         30 :             add_pin_to_signal_list(memory_inputs, pin);</span></a>
<a name="3197"><span class="lineNum">    3197 </span>            :         } else {</a>
<a name="3198"><span class="lineNum">    3198 </span>            :             /* look up the net */</a>
<a name="3199"><span class="lineNum">    3199 </span><span class="lineCov">    1351320 :             long sc_spot = sc_lookup_string(output_nets_sc, pin-&gt;name);</span></a>
<a name="3200"><span class="lineNum">    3200 </span><span class="lineCov">    1351320 :             if (sc_spot == -1) {</span></a>
<a name="3201"><span class="lineNum">    3201 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, node-&gt;line_number, node-&gt;file_number,</span></a>
<a name="3202"><span class="lineNum">    3202 </span>            :                               &quot;Assignment (%s) is missing driver\n&quot;, pin-&gt;name);</a>
<a name="3203"><span class="lineNum">    3203 </span>            :             }</a>
<a name="3204"><span class="lineNum">    3204 </span>            : </a>
<a name="3205"><span class="lineNum">    3205 </span><span class="lineCov">    1351320 :             nnet_t* net = (nnet_t*)output_nets_sc-&gt;data[sc_spot];</span></a>
<a name="3206"><span class="lineNum">    3206 </span>            : </a>
<a name="3207"><span class="lineNum">    3207 </span><span class="lineCov">    1351320 :             if (net-&gt;name == NULL)</span></a>
<a name="3208"><span class="lineNum">    3208 </span><span class="lineCov">     270679 :                 net-&gt;name = pin-&gt;name;</span></a>
<a name="3209"><span class="lineNum">    3209 </span>            : </a>
<a name="3210"><span class="lineNum">    3210 </span><span class="lineCov">    1351320 :             nnode_t* buf_node = allocate_nnode();</span></a>
<a name="3211"><span class="lineNum">    3211 </span><span class="lineCov">    1351320 :             buf_node-&gt;type = BUF_NODE;</span></a>
<a name="3212"><span class="lineNum">    3212 </span>            :             /* create the unique name for this gate */</a>
<a name="3213"><span class="lineNum">    3213 </span><span class="lineCov">    1351320 :             buf_node-&gt;name = node_name(buf_node, instance_name_prefix);</span></a>
<a name="3214"><span class="lineNum">    3214 </span>            : </a>
<a name="3215"><span class="lineNum">    3215 </span><span class="lineCov">    1351320 :             buf_node-&gt;related_ast_node = node;</span></a>
<a name="3216"><span class="lineNum">    3216 </span>            :             /* allocate the pins needed */</a>
<a name="3217"><span class="lineNum">    3217 </span><span class="lineCov">    1351320 :             allocate_more_input_pins(buf_node, 1);</span></a>
<a name="3218"><span class="lineNum">    3218 </span><span class="lineCov">    1351320 :             add_input_port_information(buf_node, 1);</span></a>
<a name="3219"><span class="lineNum">    3219 </span><span class="lineCov">    1351320 :             allocate_more_output_pins(buf_node, 1);</span></a>
<a name="3220"><span class="lineNum">    3220 </span><span class="lineCov">    1351320 :             add_output_port_information(buf_node, 1);</span></a>
<a name="3221"><span class="lineNum">    3221 </span>            : </a>
<a name="3222"><span class="lineNum">    3222 </span><span class="lineCov">    1351320 :             npin_t* buf_input_pin = pin;</span></a>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineCov">    1351320 :             add_input_pin_to_node(buf_node, buf_input_pin, 0);</span></a>
<a name="3224"><span class="lineNum">    3224 </span>            : </a>
<a name="3225"><span class="lineNum">    3225 </span>            :             /* finally hookup the output pin of the buffer to the orginal driver net */</a>
<a name="3226"><span class="lineNum">    3226 </span><span class="lineCov">    1351320 :             npin_t* buf_output_pin = allocate_npin();</span></a>
<a name="3227"><span class="lineNum">    3227 </span><span class="lineCov">    1351320 :             add_output_pin_to_node(buf_node, buf_output_pin, 0);</span></a>
<a name="3228"><span class="lineNum">    3228 </span>            : </a>
<a name="3229"><span class="lineNum">    3229 </span><span class="lineCov">    1351320 :             if (net-&gt;driver_pin != NULL) {</span></a>
<a name="3230"><span class="lineNum">    3230 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, node-&gt;line_number, node-&gt;file_number,</span></a>
<a name="3231"><span class="lineNum">    3231 </span>            :                               &quot;You've defined this driver %s twice. \n &quot;</a>
<a name="3232"><span class="lineNum">    3232 </span>            :                               &quot;\tNote that Odin II does not currently support combinational a = ? overiding for if and case blocks.\n&quot;,</a>
<a name="3233"><span class="lineNum">    3233 </span>            :                               pin-&gt;name);</a>
<a name="3234"><span class="lineNum">    3234 </span>            :             }</a>
<a name="3235"><span class="lineNum">    3235 </span><span class="lineCov">    1351320 :             add_driver_pin_to_net(net, buf_output_pin);</span></a>
<a name="3236"><span class="lineNum">    3236 </span>            :         }</a>
<a name="3237"><span class="lineNum">    3237 </span>            :     }</a>
<a name="3238"><span class="lineNum">    3238 </span>            : </a>
<a name="3239"><span class="lineNum">    3239 </span><span class="lineCov">      69843 :     for (i = 0; i &lt; memory_inputs-&gt;count; i++) {</span></a>
<a name="3240"><span class="lineNum">    3240 </span><span class="lineCov">         30 :         npin_t* pin = memory_inputs-&gt;pins[i];</span></a>
<a name="3241"><span class="lineNum">    3241 </span><span class="lineCov">         30 :         if (pin-&gt;name) {</span></a>
<a name="3242"><span class="lineNum">    3242 </span><span class="lineCov">         30 :             implicit_memory* memory = lookup_implicit_memory_input(pin-&gt;name);</span></a>
<a name="3243"><span class="lineNum">    3243 </span><span class="lineCov">         30 :             if (memory) {</span></a>
<a name="3244"><span class="lineNum">    3244 </span><span class="lineCov">         30 :                 nnode_t* node2 = memory-&gt;node;</span></a>
<a name="3245"><span class="lineNum">    3245 </span>            : </a>
<a name="3246"><span class="lineNum">    3246 </span><span class="lineCov">         30 :                 int j;</span></a>
<a name="3247"><span class="lineNum">    3247 </span><span class="lineCov">        330 :                 for (j = 0; j &lt; node2-&gt;num_input_pins; j++) {</span></a>
<a name="3248"><span class="lineNum">    3248 </span><span class="lineCov">        330 :                     npin_t* original_pin = node2-&gt;input_pins[j];</span></a>
<a name="3249"><span class="lineNum">    3249 </span><span class="lineCov">        330 :                     if (original_pin-&gt;name &amp;&amp; !strcmp(original_pin-&gt;name, pin-&gt;name)) {</span></a>
<a name="3250"><span class="lineNum">    3250 </span><span class="lineCov">         30 :                         pin-&gt;mapping = original_pin-&gt;mapping;</span></a>
<a name="3251"><span class="lineNum">    3251 </span><span class="lineCov">         30 :                         add_input_pin_to_node(node2, pin, j);</span></a>
<a name="3252"><span class="lineNum">    3252 </span><span class="lineCov">         30 :                         break;</span></a>
<a name="3253"><span class="lineNum">    3253 </span>            :                     }</a>
<a name="3254"><span class="lineNum">    3254 </span>            :                 }</a>
<a name="3255"><span class="lineNum">    3255 </span>            :             }</a>
<a name="3256"><span class="lineNum">    3256 </span>            :         }</a>
<a name="3257"><span class="lineNum">    3257 </span>            :     }</a>
<a name="3258"><span class="lineNum">    3258 </span><span class="lineCov">      69813 :     free_signal_list(memory_inputs);</span></a>
<a name="3259"><span class="lineNum">    3259 </span>            : </a>
<a name="3260"><span class="lineNum">    3260 </span><span class="lineCov">      69813 :     free_signal_list(assignment);</span></a>
<a name="3261"><span class="lineNum">    3261 </span><span class="lineCov">      69813 : }</span></a>
<a name="3262"><span class="lineNum">    3262 </span>            : </a>
<a name="3263"><span class="lineNum">    3263 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3264"><span class="lineNum">    3264 </span>            :  * (function: alias_output_assign_pins_to_inputs)</a>
<a name="3265"><span class="lineNum">    3265 </span>            :  *      Makes the names of the pins in the input list have the name of the output assignment</a>
<a name="3266"><span class="lineNum">    3266 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3267"><span class="lineNum">    3267 </span><span class="lineCov">     336767 : int alias_output_assign_pins_to_inputs(char_list_t* output_list, signal_list_t* input_list, ast_node_t* node) {</span></a>
<a name="3268"><span class="lineNum">    3268 </span><span class="lineCov">    7032840 :     for (int i = 0; i &lt; output_list-&gt;num_strings; i++) {</span></a>
<a name="3269"><span class="lineNum">    3269 </span><span class="lineCov">    6696070 :         if (i &gt;= input_list-&gt;count) {</span></a>
<a name="3270"><span class="lineNum">    3270 </span><span class="lineCov">      11805 :             if (global_args.all_warnings)</span></a>
<a name="3271"><span class="lineNum">    3271 </span><span class="lineNoCov">          0 :                 warning_message(NETLIST, node-&gt;line_number, node-&gt;file_number,</span></a>
<a name="3272"><span class="lineNum">    3272 </span>            :                                 &quot;More nets to drive than drivers, padding with ZEROs for driver %s\n&quot;, output_list-&gt;strings[i]);</a>
<a name="3273"><span class="lineNum">    3273 </span>            : </a>
<a name="3274"><span class="lineNum">    3274 </span><span class="lineCov">      11805 :             add_pin_to_signal_list(input_list, get_zero_pin(verilog_netlist));</span></a>
<a name="3275"><span class="lineNum">    3275 </span>            :         }</a>
<a name="3276"><span class="lineNum">    3276 </span>            : </a>
<a name="3277"><span class="lineNum">    3277 </span><span class="lineCov">    6696070 :         if (input_list-&gt;pins[i]-&gt;name)</span></a>
<a name="3278"><span class="lineNum">    3278 </span><span class="lineCov">    4122810 :             vtr::free(input_list-&gt;pins[i]-&gt;name);</span></a>
<a name="3279"><span class="lineNum">    3279 </span>            : </a>
<a name="3280"><span class="lineNum">    3280 </span><span class="lineCov">    6696070 :         input_list-&gt;pins[i]-&gt;name = output_list-&gt;strings[i];</span></a>
<a name="3281"><span class="lineNum">    3281 </span><span class="lineCov">    6696070 :         free_nnode(input_list-&gt;pins[i]-&gt;node);</span></a>
<a name="3282"><span class="lineNum">    3282 </span><span class="lineCov">    6696070 :         input_list-&gt;pins[i]-&gt;node = allocate_nnode();</span></a>
<a name="3283"><span class="lineNum">    3283 </span><span class="lineCov">    6696070 :         input_list-&gt;pins[i]-&gt;node-&gt;related_ast_node = node;</span></a>
<a name="3284"><span class="lineNum">    3284 </span>            :     }</a>
<a name="3285"><span class="lineNum">    3285 </span>            : </a>
<a name="3286"><span class="lineNum">    3286 </span><span class="lineCov">     336767 :     if (global_args.all_warnings &amp;&amp; output_list-&gt;num_strings &lt; input_list-&gt;count)</span></a>
<a name="3287"><span class="lineNum">    3287 </span><span class="lineNoCov">          0 :         warning_message(NETLIST, node-&gt;line_number, node-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="3288"><span class="lineNum">    3288 </span>            :                         &quot;Alias: More driver pins than nets to drive: sometimes using decimal numbers causes this problem\n&quot;);</a>
<a name="3289"><span class="lineNum">    3289 </span>            : </a>
<a name="3290"><span class="lineNum">    3290 </span><span class="lineCov">     336767 :     return output_list-&gt;num_strings;</span></a>
<a name="3291"><span class="lineNum">    3291 </span>            : }</a>
<a name="3292"><span class="lineNum">    3292 </span>            : </a>
<a name="3293"><span class="lineNum">    3293 </span>            : /*--------------------------------------------------------------------------</a>
<a name="3294"><span class="lineNum">    3294 </span>            :  * (function: create_gate)</a>
<a name="3295"><span class="lineNum">    3295 </span>            :  *      This function creates a gate node in the netlist and hooks up the inputs</a>
<a name="3296"><span class="lineNum">    3296 </span>            :  *      and outputs.</a>
<a name="3297"><span class="lineNum">    3297 </span>            :  *------------------------------------------------------------------------*/</a>
<a name="3298"><span class="lineNum">    3298 </span><span class="lineCov">        154 : signal_list_t* create_gate(ast_node_t* gate, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3299"><span class="lineNum">    3299 </span><span class="lineCov">        154 :     signal_list_t* out_1 = NULL;</span></a>
<a name="3300"><span class="lineNum">    3300 </span>            : </a>
<a name="3301"><span class="lineNum">    3301 </span><span class="lineCov">        308 :     for (long j = 0; j &lt; gate-&gt;children[0]-&gt;num_children; j++) {</span></a>
<a name="3302"><span class="lineNum">    3302 </span>            :         /* free the previous list since it was not the last itteration */</a>
<a name="3303"><span class="lineNum">    3303 </span><span class="lineCov">        154 :         if (out_1 != NULL) {</span></a>
<a name="3304"><span class="lineNum">    3304 </span><span class="lineNoCov">          0 :             free_signal_list(out_1);</span></a>
<a name="3305"><span class="lineNum">    3305 </span><span class="lineNoCov">          0 :             out_1 = NULL;</span></a>
<a name="3306"><span class="lineNum">    3306 </span>            :         }</a>
<a name="3307"><span class="lineNum">    3307 </span>            : </a>
<a name="3308"><span class="lineNum">    3308 </span><span class="lineCov">        154 :         ast_node_t* gate_instance = gate-&gt;children[0]-&gt;children[j];</span></a>
<a name="3309"><span class="lineNum">    3309 </span>            : </a>
<a name="3310"><span class="lineNum">    3310 </span><span class="lineCov">        154 :         if (gate_instance-&gt;children[3] == NULL) {</span></a>
<a name="3311"><span class="lineNum">    3311 </span>            :             /* IF one input gate */</a>
<a name="3312"><span class="lineNum">    3312 </span>            : </a>
<a name="3313"><span class="lineNum">    3313 </span>            :             /* process the signal for the input gate */</a>
<a name="3314"><span class="lineNum">    3314 </span><span class="lineCov">         32 :             signal_list_t* in_1 = netlist_expand_ast_of_module(&amp;(gate_instance-&gt;children[2]), instance_name_prefix, local_ref);</span></a>
<a name="3315"><span class="lineNum">    3315 </span>            :             /* process the signal for the input ga$te */</a>
<a name="3316"><span class="lineNum">    3316 </span><span class="lineCov">         32 :             out_1 = create_output_pin(gate_instance-&gt;children[1], instance_name_prefix, local_ref);</span></a>
<a name="3317"><span class="lineNum">    3317 </span>            : </a>
<a name="3318"><span class="lineNum">    3318 </span><span class="lineCov">         32 :             oassert(in_1 != NULL);</span></a>
<a name="3319"><span class="lineNum">    3319 </span><span class="lineCov">         32 :             oassert(out_1 != NULL);</span></a>
<a name="3320"><span class="lineNum">    3320 </span>            : </a>
<a name="3321"><span class="lineNum">    3321 </span>            :             /* create the node */</a>
<a name="3322"><span class="lineNum">    3322 </span><span class="lineCov">         32 :             nnode_t* gate_node = allocate_nnode();</span></a>
<a name="3323"><span class="lineNum">    3323 </span>            :             /* store all the relevant info */</a>
<a name="3324"><span class="lineNum">    3324 </span><span class="lineCov">         32 :             gate_node-&gt;related_ast_node = gate;</span></a>
<a name="3325"><span class="lineNum">    3325 </span><span class="lineCov">         32 :             gate_node-&gt;type = gate-&gt;types.operation.op;</span></a>
<a name="3326"><span class="lineNum">    3326 </span><span class="lineCov">         32 :             oassert(gate_node-&gt;type &gt; 0);</span></a>
<a name="3327"><span class="lineNum">    3327 </span><span class="lineCov">         32 :             gate_node-&gt;name = node_name(gate_node, instance_name_prefix);</span></a>
<a name="3328"><span class="lineNum">    3328 </span>            :             /* allocate the pins needed */</a>
<a name="3329"><span class="lineNum">    3329 </span><span class="lineCov">         32 :             allocate_more_input_pins(gate_node, 1);</span></a>
<a name="3330"><span class="lineNum">    3330 </span><span class="lineCov">         32 :             add_input_port_information(gate_node, 1);</span></a>
<a name="3331"><span class="lineNum">    3331 </span><span class="lineCov">         32 :             allocate_more_output_pins(gate_node, 1);</span></a>
<a name="3332"><span class="lineNum">    3332 </span><span class="lineCov">         32 :             add_output_port_information(gate_node, 1);</span></a>
<a name="3333"><span class="lineNum">    3333 </span>            : </a>
<a name="3334"><span class="lineNum">    3334 </span>            :             /* hookup the input pins */</a>
<a name="3335"><span class="lineNum">    3335 </span><span class="lineCov">         32 :             hookup_input_pins_from_signal_list(gate_node, 0, in_1, 0, 1, verilog_netlist);</span></a>
<a name="3336"><span class="lineNum">    3336 </span>            :             /* hookup the output pins */</a>
<a name="3337"><span class="lineNum">    3337 </span><span class="lineCov">         32 :             hookup_output_pins_from_signal_list(gate_node, 0, out_1, 0, 1);</span></a>
<a name="3338"><span class="lineNum">    3338 </span>            : </a>
<a name="3339"><span class="lineNum">    3339 </span><span class="lineCov">         32 :             free_signal_list(in_1);</span></a>
<a name="3340"><span class="lineNum">    3340 </span>            :         } else {</a>
<a name="3341"><span class="lineNum">    3341 </span>            :             /* ELSE 2 input gate */</a>
<a name="3342"><span class="lineNum">    3342 </span>            : </a>
<a name="3343"><span class="lineNum">    3343 </span>            :             /* process the signal for the input gate */</a>
<a name="3344"><span class="lineNum">    3344 </span>            : </a>
<a name="3345"><span class="lineNum">    3345 </span><span class="lineCov">        122 :             signal_list_t** in = (signal_list_t**)vtr::calloc(gate_instance-&gt;num_children - 2, sizeof(signal_list_t*));</span></a>
<a name="3346"><span class="lineNum">    3346 </span><span class="lineCov">        366 :             for (long i = 0; i &lt; gate_instance-&gt;num_children - 2; i++) {</span></a>
<a name="3347"><span class="lineNum">    3347 </span><span class="lineCov">        244 :                 in[i] = netlist_expand_ast_of_module(&amp;(gate_instance-&gt;children[i + 2]), instance_name_prefix, local_ref);</span></a>
<a name="3348"><span class="lineNum">    3348 </span>            :             }</a>
<a name="3349"><span class="lineNum">    3349 </span>            : </a>
<a name="3350"><span class="lineNum">    3350 </span>            :             /* process the signal for the input gate */</a>
<a name="3351"><span class="lineNum">    3351 </span><span class="lineCov">        122 :             out_1 = create_output_pin(gate_instance-&gt;children[1], instance_name_prefix, local_ref);</span></a>
<a name="3352"><span class="lineNum">    3352 </span>            : </a>
<a name="3353"><span class="lineNum">    3353 </span><span class="lineCov">        366 :             for (long i = 0; i &lt; gate_instance-&gt;num_children - 2; i++) {</span></a>
<a name="3354"><span class="lineNum">    3354 </span><span class="lineCov">        244 :                 oassert((in[i] != NULL));</span></a>
<a name="3355"><span class="lineNum">    3355 </span>            :             }</a>
<a name="3356"><span class="lineNum">    3356 </span>            : </a>
<a name="3357"><span class="lineNum">    3357 </span><span class="lineCov">        122 :             oassert((out_1 != NULL));</span></a>
<a name="3358"><span class="lineNum">    3358 </span>            : </a>
<a name="3359"><span class="lineNum">    3359 </span>            :             /* create the node */</a>
<a name="3360"><span class="lineNum">    3360 </span><span class="lineCov">        122 :             nnode_t* gate_node = allocate_nnode();</span></a>
<a name="3361"><span class="lineNum">    3361 </span>            :             /* store all the relevant info */</a>
<a name="3362"><span class="lineNum">    3362 </span><span class="lineCov">        122 :             gate_node-&gt;related_ast_node = gate;</span></a>
<a name="3363"><span class="lineNum">    3363 </span><span class="lineCov">        122 :             gate_node-&gt;type = gate-&gt;types.operation.op;</span></a>
<a name="3364"><span class="lineNum">    3364 </span>            : </a>
<a name="3365"><span class="lineNum">    3365 </span><span class="lineCov">        122 :             oassert(gate_node-&gt;type &gt; 0);</span></a>
<a name="3366"><span class="lineNum">    3366 </span>            : </a>
<a name="3367"><span class="lineNum">    3367 </span><span class="lineCov">        122 :             gate_node-&gt;name = node_name(gate_node, instance_name_prefix);</span></a>
<a name="3368"><span class="lineNum">    3368 </span>            : </a>
<a name="3369"><span class="lineNum">    3369 </span>            :             /* allocate the needed pins */</a>
<a name="3370"><span class="lineNum">    3370 </span><span class="lineCov">        122 :             allocate_more_input_pins(gate_node, gate_instance-&gt;num_children - 2);</span></a>
<a name="3371"><span class="lineNum">    3371 </span><span class="lineCov">        366 :             for (long i = 0; i &lt; gate_instance-&gt;num_children - 2; i++) {</span></a>
<a name="3372"><span class="lineNum">    3372 </span><span class="lineCov">        244 :                 add_input_port_information(gate_node, 1);</span></a>
<a name="3373"><span class="lineNum">    3373 </span>            :             }</a>
<a name="3374"><span class="lineNum">    3374 </span>            : </a>
<a name="3375"><span class="lineNum">    3375 </span><span class="lineCov">        122 :             allocate_more_output_pins(gate_node, 1);</span></a>
<a name="3376"><span class="lineNum">    3376 </span><span class="lineCov">        122 :             add_output_port_information(gate_node, 1);</span></a>
<a name="3377"><span class="lineNum">    3377 </span>            : </a>
<a name="3378"><span class="lineNum">    3378 </span>            :             /* hookup the input pins */</a>
<a name="3379"><span class="lineNum">    3379 </span><span class="lineCov">        366 :             for (long i = 0; i &lt; gate_instance-&gt;num_children - 2; i++) {</span></a>
<a name="3380"><span class="lineNum">    3380 </span><span class="lineCov">        244 :                 hookup_input_pins_from_signal_list(gate_node, i, in[i], 0, 1, verilog_netlist);</span></a>
<a name="3381"><span class="lineNum">    3381 </span>            :             }</a>
<a name="3382"><span class="lineNum">    3382 </span>            : </a>
<a name="3383"><span class="lineNum">    3383 </span>            :             /* hookup the output pins */</a>
<a name="3384"><span class="lineNum">    3384 </span><span class="lineCov">        122 :             hookup_output_pins_from_signal_list(gate_node, 0, out_1, 0, 1);</span></a>
<a name="3385"><span class="lineNum">    3385 </span>            : </a>
<a name="3386"><span class="lineNum">    3386 </span><span class="lineCov">        366 :             for (long i = 0; i &lt; gate_instance-&gt;num_children - 2; i++) {</span></a>
<a name="3387"><span class="lineNum">    3387 </span><span class="lineCov">        244 :                 free_signal_list(in[i]);</span></a>
<a name="3388"><span class="lineNum">    3388 </span>            :             }</a>
<a name="3389"><span class="lineNum">    3389 </span><span class="lineCov">        122 :             vtr::free(in);</span></a>
<a name="3390"><span class="lineNum">    3390 </span>            :         }</a>
<a name="3391"><span class="lineNum">    3391 </span>            :     }</a>
<a name="3392"><span class="lineNum">    3392 </span>            : </a>
<a name="3393"><span class="lineNum">    3393 </span><span class="lineCov">        154 :     return out_1;</span></a>
<a name="3394"><span class="lineNum">    3394 </span>            : }</a>
<a name="3395"><span class="lineNum">    3395 </span>            : </a>
<a name="3396"><span class="lineNum">    3396 </span>            : /*----------------------------------------------------------------------------</a>
<a name="3397"><span class="lineNum">    3397 </span>            :  * (function: create_operation_node)</a>
<a name="3398"><span class="lineNum">    3398 </span>            :  *--------------------------------------------------------------------------*/</a>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineCov">     315119 : signal_list_t* create_operation_node(ast_node_t* op, signal_list_t** input_lists, int list_size, char* instance_name_prefix) {</span></a>
<a name="3400"><span class="lineNum">    3400 </span><span class="lineCov">     315119 :     long i;</span></a>
<a name="3401"><span class="lineNum">    3401 </span><span class="lineCov">     315119 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="3402"><span class="lineNum">    3402 </span><span class="lineCov">     315119 :     nnode_t* operation_node;</span></a>
<a name="3403"><span class="lineNum">    3403 </span><span class="lineCov">     315119 :     long max_input_port_width = -1;</span></a>
<a name="3404"><span class="lineNum">    3404 </span><span class="lineCov">     315119 :     long output_port_width = -1;</span></a>
<a name="3405"><span class="lineNum">    3405 </span><span class="lineCov">     315119 :     long input_port_width = -1;</span></a>
<a name="3406"><span class="lineNum">    3406 </span><span class="lineCov">     315119 :     long current_idx;</span></a>
<a name="3407"><span class="lineNum">    3407 </span>            : </a>
<a name="3408"><span class="lineNum">    3408 </span>            :     /* create the node */</a>
<a name="3409"><span class="lineNum">    3409 </span><span class="lineCov">     315119 :     operation_node = allocate_nnode();</span></a>
<a name="3410"><span class="lineNum">    3410 </span>            :     /* store all the relevant info */</a>
<a name="3411"><span class="lineNum">    3411 </span><span class="lineCov">     315119 :     operation_node-&gt;related_ast_node = op;</span></a>
<a name="3412"><span class="lineNum">    3412 </span><span class="lineCov">     315119 :     operation_node-&gt;type = op-&gt;types.operation.op;</span></a>
<a name="3413"><span class="lineNum">    3413 </span><span class="lineCov">     315119 :     operation_node-&gt;name = node_name(operation_node, instance_name_prefix);</span></a>
<a name="3414"><span class="lineNum">    3414 </span>            : </a>
<a name="3415"><span class="lineNum">    3415 </span><span class="lineCov">     315119 :     current_idx = 0;</span></a>
<a name="3416"><span class="lineNum">    3416 </span>            : </a>
<a name="3417"><span class="lineNum">    3417 </span>            :     /* analyse the inputs */</a>
<a name="3418"><span class="lineNum">    3418 </span><span class="lineCov">     919582 :     for (i = 0; i &lt; list_size; i++) {</span></a>
<a name="3419"><span class="lineNum">    3419 </span><span class="lineCov">     604463 :         if (max_input_port_width &lt; input_lists[i]-&gt;count) {</span></a>
<a name="3420"><span class="lineNum">    3420 </span>            :             max_input_port_width = input_lists[i]-&gt;count;</a>
<a name="3421"><span class="lineNum">    3421 </span>            :         }</a>
<a name="3422"><span class="lineNum">    3422 </span>            :     }</a>
<a name="3423"><span class="lineNum">    3423 </span>            : </a>
<a name="3424"><span class="lineNum">    3424 </span><span class="lineCov">     315119 :     switch (operation_node-&gt;type) {</span></a>
<a name="3425"><span class="lineNum">    3425 </span>            :         case BITWISE_NOT: // ~</a>
<a name="3426"><span class="lineNum">    3426 </span>            :             /* only one input port */</a>
<a name="3427"><span class="lineNum">    3427 </span>            :             output_port_width = max_input_port_width;</a>
<a name="3428"><span class="lineNum">    3428 </span>            :             input_port_width = output_port_width;</a>
<a name="3429"><span class="lineNum">    3429 </span>            :             break;</a>
<a name="3430"><span class="lineNum">    3430 </span>            :         case BUF_NODE:</a>
<a name="3431"><span class="lineNum">    3431 </span>            :             output_port_width = max_input_port_width;</a>
<a name="3432"><span class="lineNum">    3432 </span>            :             input_port_width = output_port_width;</a>
<a name="3433"><span class="lineNum">    3433 </span>            :             break;</a>
<a name="3434"><span class="lineNum">    3434 </span><span class="lineCov">      19455 :         case ADD: // +</span></a>
<a name="3435"><span class="lineNum">    3435 </span>            :             /* add the largest bit width + the other input padded with 0's */</a>
<a name="3436"><span class="lineNum">    3436 </span><span class="lineCov">      19455 :             return_list-&gt;is_adder = true;</span></a>
<a name="3437"><span class="lineNum">    3437 </span><span class="lineCov">      19455 :             output_port_width = max_input_port_width + 1;</span></a>
<a name="3438"><span class="lineNum">    3438 </span><span class="lineCov">      19455 :             input_port_width = max_input_port_width;</span></a>
<a name="3439"><span class="lineNum">    3439 </span>            : </a>
<a name="3440"><span class="lineNum">    3440 </span><span class="lineCov">      19455 :             add_list = insert_in_vptr_list(add_list, operation_node);</span></a>
<a name="3441"><span class="lineNum">    3441 </span><span class="lineCov">      19455 :             break;</span></a>
<a name="3442"><span class="lineNum">    3442 </span><span class="lineCov">      15899 :         case MINUS: // -</span></a>
<a name="3443"><span class="lineNum">    3443 </span>            :             /* subtract the largest bit width + the other input padded with 0's ... concern for 2's comp */</a>
<a name="3444"><span class="lineNum">    3444 </span><span class="lineCov">      15899 :             output_port_width = max_input_port_width;</span></a>
<a name="3445"><span class="lineNum">    3445 </span><span class="lineCov">      15899 :             input_port_width = output_port_width;</span></a>
<a name="3446"><span class="lineNum">    3446 </span><span class="lineCov">      15899 :             sub_list = insert_in_vptr_list(sub_list, operation_node);</span></a>
<a name="3447"><span class="lineNum">    3447 </span>            : </a>
<a name="3448"><span class="lineNum">    3448 </span><span class="lineCov">      15899 :             break;</span></a>
<a name="3449"><span class="lineNum">    3449 </span><span class="lineCov">       5951 :         case MULTIPLY: // *</span></a>
<a name="3450"><span class="lineNum">    3450 </span>            :             /* pad the smaller one with 0's */</a>
<a name="3451"><span class="lineNum">    3451 </span><span class="lineCov">       5951 :             output_port_width = input_lists[0]-&gt;count + input_lists[1]-&gt;count;</span></a>
<a name="3452"><span class="lineNum">    3452 </span><span class="lineCov">       5951 :             input_port_width = -2;</span></a>
<a name="3453"><span class="lineNum">    3453 </span>            : </a>
<a name="3454"><span class="lineNum">    3454 </span>            :             /* Record multiply nodes for netlist optimization */</a>
<a name="3455"><span class="lineNum">    3455 </span><span class="lineCov">       5951 :             mult_list = insert_in_vptr_list(mult_list, operation_node);</span></a>
<a name="3456"><span class="lineNum">    3456 </span><span class="lineCov">       5951 :             break;</span></a>
<a name="3457"><span class="lineNum">    3457 </span><span class="lineCov">      91092 :         case BITWISE_AND:  // &amp;</span></a>
<a name="3458"><span class="lineNum">    3458 </span><span class="lineCov">      91092 :         case BITWISE_OR:   // |</span></a>
<a name="3459"><span class="lineNum">    3459 </span><span class="lineCov">      91092 :         case BITWISE_NAND: // ~&amp;</span></a>
<a name="3460"><span class="lineNum">    3460 </span><span class="lineCov">      91092 :         case BITWISE_NOR:  // ~|</span></a>
<a name="3461"><span class="lineNum">    3461 </span><span class="lineCov">      91092 :         case BITWISE_XNOR: // ~^</span></a>
<a name="3462"><span class="lineNum">    3462 </span><span class="lineCov">      91092 :         case BITWISE_XOR:  // ^</span></a>
<a name="3463"><span class="lineNum">    3463 </span>            :             /* we'll padd the other inputs with 0, do it for the largest and throw a warning */</a>
<a name="3464"><span class="lineNum">    3464 </span><span class="lineCov">      91092 :             if (list_size == 2) {</span></a>
<a name="3465"><span class="lineNum">    3465 </span>            :                 output_port_width = max_input_port_width;</a>
<a name="3466"><span class="lineNum">    3466 </span>            :                 input_port_width = output_port_width;</a>
<a name="3467"><span class="lineNum">    3467 </span>            :             } else {</a>
<a name="3468"><span class="lineNum">    3468 </span><span class="lineCov">       5386 :                 oassert(list_size == 1);</span></a>
<a name="3469"><span class="lineNum">    3469 </span>            :                 /* Logical reduction - same as a logic function */</a>
<a name="3470"><span class="lineNum">    3470 </span><span class="lineCov">       5386 :                 output_port_width = 1;</span></a>
<a name="3471"><span class="lineNum">    3471 </span><span class="lineCov">       5386 :                 input_port_width = max_input_port_width;</span></a>
<a name="3472"><span class="lineNum">    3472 </span>            :             }</a>
<a name="3473"><span class="lineNum">    3473 </span>            :             break;</a>
<a name="3474"><span class="lineNum">    3474 </span><span class="lineCov">      23024 :         case SR:  // &gt;&gt;</span></a>
<a name="3475"><span class="lineNum">    3475 </span><span class="lineCov">      23024 :         case ASR: // &gt;&gt;&gt;</span></a>
<a name="3476"><span class="lineNum">    3476 </span>            :             /* Shifts doesn't matter about port size, but second input needs to be a number */</a>
<a name="3477"><span class="lineNum">    3477 </span><span class="lineCov">      23024 :             output_port_width = input_lists[0]-&gt;count;</span></a>
<a name="3478"><span class="lineNum">    3478 </span><span class="lineCov">      23024 :             input_port_width = input_lists[0]-&gt;count;</span></a>
<a name="3479"><span class="lineNum">    3479 </span><span class="lineCov">      23024 :             break;</span></a>
<a name="3480"><span class="lineNum">    3480 </span><span class="lineCov">      15582 :         case SL: // &lt;&lt;</span></a>
<a name="3481"><span class="lineNum">    3481 </span>            :             /* Shifts doesn't matter about port size, but second input needs to be a number */</a>
<a name="3482"><span class="lineNum">    3482 </span>            :             //output_port_width = input_lists[0]-&gt;count + (shift_left_value_with_overflow_check(0x1, input_lists[1]-&gt;count)-1);</a>
<a name="3483"><span class="lineNum">    3483 </span><span class="lineCov">      15582 :             output_port_width = input_lists[0]-&gt;count + (shift_left_value_with_overflow_check(0x1, log2(op-&gt;children[1]-&gt;types.vnumber-&gt;get_value())));</span></a>
<a name="3484"><span class="lineNum">    3484 </span><span class="lineCov">      15582 :             input_port_width = output_port_width;</span></a>
<a name="3485"><span class="lineNum">    3485 </span><span class="lineCov">      15582 :             break;</span></a>
<a name="3486"><span class="lineNum">    3486 </span><span class="lineCov">      15216 :         case LOGICAL_NOT: // !</span></a>
<a name="3487"><span class="lineNum">    3487 </span><span class="lineCov">      15216 :         case LOGICAL_OR:  // ||</span></a>
<a name="3488"><span class="lineNum">    3488 </span><span class="lineCov">      15216 :         case LOGICAL_AND: // &amp;&amp;</span></a>
<a name="3489"><span class="lineNum">    3489 </span>            :             /* only one input port */</a>
<a name="3490"><span class="lineNum">    3490 </span><span class="lineCov">      15216 :             output_port_width = 1;</span></a>
<a name="3491"><span class="lineNum">    3491 </span><span class="lineCov">      15216 :             input_port_width = max_input_port_width;</span></a>
<a name="3492"><span class="lineNum">    3492 </span><span class="lineCov">      15216 :             break;</span></a>
<a name="3493"><span class="lineNum">    3493 </span><span class="lineCov">     117673 :         case LT:            // &lt;</span></a>
<a name="3494"><span class="lineNum">    3494 </span><span class="lineCov">     117673 :         case GT:            // &gt;</span></a>
<a name="3495"><span class="lineNum">    3495 </span><span class="lineCov">     117673 :         case LOGICAL_EQUAL: // ==</span></a>
<a name="3496"><span class="lineNum">    3496 </span><span class="lineCov">     117673 :         case NOT_EQUAL:     // !=</span></a>
<a name="3497"><span class="lineNum">    3497 </span><span class="lineCov">     117673 :         case LTE:           // &lt;=</span></a>
<a name="3498"><span class="lineNum">    3498 </span><span class="lineCov">     117673 :         case GTE:           // &gt;=</span></a>
<a name="3499"><span class="lineNum">    3499 </span><span class="lineCov">     117673 :         {</span></a>
<a name="3500"><span class="lineNum">    3500 </span><span class="lineCov">     117673 :             if (input_lists[0]-&gt;count != input_lists[1]-&gt;count) {</span></a>
<a name="3501"><span class="lineNum">    3501 </span><span class="lineCov">      31791 :                 int index_of_smallest;</span></a>
<a name="3502"><span class="lineNum">    3502 </span>            : </a>
<a name="3503"><span class="lineNum">    3503 </span>            :                 /*if (op-&gt;num_children != 0 &amp;&amp; op-&gt;children[0]-&gt;type == NUMBERS &amp;&amp; op-&gt;children[1]-&gt;type == NUMBERS)</a>
<a name="3504"><span class="lineNum">    3504 </span>            :                  * {</a>
<a name="3505"><span class="lineNum">    3505 </span>            :                  * if (input_lists[0]-&gt;count &lt; input_lists[1]-&gt;count)</a>
<a name="3506"><span class="lineNum">    3506 </span>            :                  * index_of_smallest = 0;</a>
<a name="3507"><span class="lineNum">    3507 </span>            :                  * else</a>
<a name="3508"><span class="lineNum">    3508 </span>            :                  * index_of_smallest = 1;</a>
<a name="3509"><span class="lineNum">    3509 </span>            :                  * }</a>
<a name="3510"><span class="lineNum">    3510 </span>            :                  *</a>
<a name="3511"><span class="lineNum">    3511 </span>            :                  * else*/</a>
<a name="3512"><span class="lineNum">    3512 </span><span class="lineCov">      31791 :                 index_of_smallest = find_smallest_non_numerical(op, input_lists, 2);</span></a>
<a name="3513"><span class="lineNum">    3513 </span>            : </a>
<a name="3514"><span class="lineNum">    3514 </span><span class="lineCov">      31791 :                 input_port_width = input_lists[index_of_smallest]-&gt;count;</span></a>
<a name="3515"><span class="lineNum">    3515 </span>            : </a>
<a name="3516"><span class="lineNum">    3516 </span>            :                 /* pad the input lists */</a>
<a name="3517"><span class="lineNum">    3517 </span><span class="lineCov">      31791 :                 pad_with_zeros(op, input_lists[0], input_port_width, instance_name_prefix);</span></a>
<a name="3518"><span class="lineNum">    3518 </span><span class="lineCov">      31791 :                 pad_with_zeros(op, input_lists[1], input_port_width, instance_name_prefix);</span></a>
<a name="3519"><span class="lineNum">    3519 </span>            :             } else {</a>
<a name="3520"><span class="lineNum">    3520 </span>            :                 input_port_width = input_lists[0]-&gt;count;</a>
<a name="3521"><span class="lineNum">    3521 </span>            :             }</a>
<a name="3522"><span class="lineNum">    3522 </span>            :             output_port_width = 1;</a>
<a name="3523"><span class="lineNum">    3523 </span>            :             break;</a>
<a name="3524"><span class="lineNum">    3524 </span>            :         }</a>
<a name="3525"><span class="lineNum">    3525 </span><span class="lineNoCov">          0 :         case DIVIDE: // /</span></a>
<a name="3526"><span class="lineNum">    3526 </span><span class="lineNoCov">          0 :             error_message(NETLIST, op-&gt;line_number, op-&gt;file_number, &quot;%s&quot;, &quot;Divide operation not supported by Odin\n&quot;);</span></a>
<a name="3527"><span class="lineNum">    3527 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="3528"><span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         case MODULO: // %</span></a>
<a name="3529"><span class="lineNum">    3529 </span><span class="lineNoCov">          0 :             error_message(NETLIST, op-&gt;line_number, op-&gt;file_number, &quot;%s&quot;, &quot;Modulo operation not supported by Odin\n&quot;);</span></a>
<a name="3530"><span class="lineNum">    3530 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="3531"><span class="lineNum">    3531 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="3532"><span class="lineNum">    3532 </span><span class="lineNoCov">          0 :             error_message(NETLIST, op-&gt;line_number, op-&gt;file_number, &quot;%s&quot;, &quot;Operation not supported by Odin\n&quot;);</span></a>
<a name="3533"><span class="lineNum">    3533 </span><span class="lineNoCov">          0 :             break;</span></a>
<a name="3534"><span class="lineNum">    3534 </span>            :     }</a>
<a name="3535"><span class="lineNum">    3535 </span>            : </a>
<a name="3536"><span class="lineNum">    3536 </span><span class="lineCov">     315119 :     oassert(input_port_width != -1);</span></a>
<a name="3537"><span class="lineNum">    3537 </span><span class="lineCov">     315119 :     oassert(output_port_width != -1);</span></a>
<a name="3538"><span class="lineNum">    3538 </span>            : </a>
<a name="3539"><span class="lineNum">    3539 </span><span class="lineCov">     919582 :     for (i = 0; i &lt; list_size; i++) {</span></a>
<a name="3540"><span class="lineNum">    3540 </span><span class="lineCov">     604463 :         if ((operation_node-&gt;type == SR) || (operation_node-&gt;type == SL) || (operation_node-&gt;type == ASR)) {</span></a>
<a name="3541"><span class="lineNum">    3541 </span>            :             /* Need to check that 2nd operand is constant */</a>
<a name="3542"><span class="lineNum">    3542 </span><span class="lineCov">      77212 :             ast_node_t* second = op-&gt;children[1];</span></a>
<a name="3543"><span class="lineNum">    3543 </span><span class="lineCov">      77212 :             if (second-&gt;type != NUMBERS)</span></a>
<a name="3544"><span class="lineNum">    3544 </span><span class="lineNoCov">          0 :                 error_message(NETLIST, op-&gt;line_number, op-&gt;file_number, &quot;%s&quot;, &quot;Odin only supports constant shifts at present\n&quot;);</span></a>
<a name="3545"><span class="lineNum">    3545 </span><span class="lineCov">      77212 :             oassert(second-&gt;type == NUMBERS);</span></a>
<a name="3546"><span class="lineNum">    3546 </span>            : </a>
<a name="3547"><span class="lineNum">    3547 </span>            :             /* for shift left or right, it's actually a one port operation. The 2nd port is constant */</a>
<a name="3548"><span class="lineNum">    3548 </span><span class="lineCov">      77212 :             if (i == 0) {</span></a>
<a name="3549"><span class="lineNum">    3549 </span>            :                 /* allocate the pins needed */</a>
<a name="3550"><span class="lineNum">    3550 </span><span class="lineCov">      38606 :                 allocate_more_input_pins(operation_node, input_port_width);</span></a>
<a name="3551"><span class="lineNum">    3551 </span>            :                 /* record this port size */</a>
<a name="3552"><span class="lineNum">    3552 </span><span class="lineCov">      38606 :                 add_input_port_information(operation_node, input_port_width);</span></a>
<a name="3553"><span class="lineNum">    3553 </span>            :                 /* hookup the input pins */</a>
<a name="3554"><span class="lineNum">    3554 </span><span class="lineCov">      38606 :                 hookup_input_pins_from_signal_list(operation_node, current_idx, input_lists[i], 0, input_port_width, verilog_netlist);</span></a>
<a name="3555"><span class="lineNum">    3555 </span>            :             }</a>
<a name="3556"><span class="lineNum">    3556 </span><span class="lineCov">     527251 :         } else if (input_port_width != -2) {</span></a>
<a name="3557"><span class="lineNum">    3557 </span>            :             /* IF taking port widths based on preset */</a>
<a name="3558"><span class="lineNum">    3558 </span>            :             /* allocate the pins needed */</a>
<a name="3559"><span class="lineNum">    3559 </span><span class="lineCov">     515349 :             allocate_more_input_pins(operation_node, input_port_width);</span></a>
<a name="3560"><span class="lineNum">    3560 </span>            :             /* record this port size */</a>
<a name="3561"><span class="lineNum">    3561 </span><span class="lineCov">     515349 :             add_input_port_information(operation_node, input_port_width);</span></a>
<a name="3562"><span class="lineNum">    3562 </span>            : </a>
<a name="3563"><span class="lineNum">    3563 </span>            :             /* hookup the input pins = will do padding of zeros for smaller port */</a>
<a name="3564"><span class="lineNum">    3564 </span><span class="lineCov">     515349 :             hookup_input_pins_from_signal_list(operation_node, current_idx, input_lists[i], 0, input_port_width, verilog_netlist);</span></a>
<a name="3565"><span class="lineNum">    3565 </span><span class="lineCov">     515349 :             current_idx += input_port_width;</span></a>
<a name="3566"><span class="lineNum">    3566 </span>            :         } else {</a>
<a name="3567"><span class="lineNum">    3567 </span>            :             /* ELSE if taking the port widths as they are */</a>
<a name="3568"><span class="lineNum">    3568 </span>            :             /* allocate the pins needed */</a>
<a name="3569"><span class="lineNum">    3569 </span><span class="lineCov">      11902 :             allocate_more_input_pins(operation_node, input_lists[i]-&gt;count);</span></a>
<a name="3570"><span class="lineNum">    3570 </span>            :             /* record this port size */</a>
<a name="3571"><span class="lineNum">    3571 </span><span class="lineCov">      11902 :             add_input_port_information(operation_node, input_lists[i]-&gt;count);</span></a>
<a name="3572"><span class="lineNum">    3572 </span>            : </a>
<a name="3573"><span class="lineNum">    3573 </span>            :             /* hookup the input pins */</a>
<a name="3574"><span class="lineNum">    3574 </span><span class="lineCov">      11902 :             hookup_input_pins_from_signal_list(operation_node, current_idx, input_lists[i], 0, input_lists[i]-&gt;count, verilog_netlist);</span></a>
<a name="3575"><span class="lineNum">    3575 </span>            : </a>
<a name="3576"><span class="lineNum">    3576 </span><span class="lineCov">      11902 :             current_idx += input_lists[i]-&gt;count;</span></a>
<a name="3577"><span class="lineNum">    3577 </span>            :         }</a>
<a name="3578"><span class="lineNum">    3578 </span>            :     }</a>
<a name="3579"><span class="lineNum">    3579 </span>            :     /* allocate the pins for the ouput port */</a>
<a name="3580"><span class="lineNum">    3580 </span><span class="lineCov">     315119 :     allocate_more_output_pins(operation_node, output_port_width);</span></a>
<a name="3581"><span class="lineNum">    3581 </span><span class="lineCov">     315119 :     add_output_port_information(operation_node, output_port_width);</span></a>
<a name="3582"><span class="lineNum">    3582 </span>            : </a>
<a name="3583"><span class="lineNum">    3583 </span>            :     /* make the inplicit output list and hook up the outputs */</a>
<a name="3584"><span class="lineNum">    3584 </span><span class="lineCov">    3459930 :     for (i = 0; i &lt; output_port_width; i++) {</span></a>
<a name="3585"><span class="lineNum">    3585 </span><span class="lineCov">    3144810 :         npin_t* new_pin1;</span></a>
<a name="3586"><span class="lineNum">    3586 </span><span class="lineCov">    3144810 :         npin_t* new_pin2;</span></a>
<a name="3587"><span class="lineNum">    3587 </span><span class="lineCov">    3144810 :         nnet_t* new_net;</span></a>
<a name="3588"><span class="lineNum">    3588 </span><span class="lineCov">    3144810 :         new_pin1 = allocate_npin();</span></a>
<a name="3589"><span class="lineNum">    3589 </span><span class="lineCov">    3144810 :         new_pin2 = allocate_npin();</span></a>
<a name="3590"><span class="lineNum">    3590 </span><span class="lineCov">    3144810 :         new_net = allocate_nnet();</span></a>
<a name="3591"><span class="lineNum">    3591 </span><span class="lineCov">    3144810 :         new_net-&gt;name = vtr::strdup(operation_node-&gt;name);</span></a>
<a name="3592"><span class="lineNum">    3592 </span>            :         /* hook the output pin into the node */</a>
<a name="3593"><span class="lineNum">    3593 </span><span class="lineCov">    3144810 :         add_output_pin_to_node(operation_node, new_pin1, i);</span></a>
<a name="3594"><span class="lineNum">    3594 </span>            :         /* hook up new pin 1 into the new net */</a>
<a name="3595"><span class="lineNum">    3595 </span><span class="lineCov">    3144810 :         add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="3596"><span class="lineNum">    3596 </span>            :         /* hook up the new pin 2 to this new net */</a>
<a name="3597"><span class="lineNum">    3597 </span><span class="lineCov">    3144810 :         add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="3598"><span class="lineNum">    3598 </span>            : </a>
<a name="3599"><span class="lineNum">    3599 </span>            :         /* add the new_pin 2 to the list of outputs */</a>
<a name="3600"><span class="lineNum">    3600 </span><span class="lineCov">    3144810 :         add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="3601"><span class="lineNum">    3601 </span>            :     }</a>
<a name="3602"><span class="lineNum">    3602 </span>            : </a>
<a name="3603"><span class="lineNum">    3603 </span><span class="lineCov">     919582 :     for (i = 0; i &lt; list_size; i++) {</span></a>
<a name="3604"><span class="lineNum">    3604 </span><span class="lineCov">     604463 :         free_signal_list(input_lists[i]);</span></a>
<a name="3605"><span class="lineNum">    3605 </span>            :     }</a>
<a name="3606"><span class="lineNum">    3606 </span>            : </a>
<a name="3607"><span class="lineNum">    3607 </span><span class="lineCov">     315119 :     return return_list;</span></a>
<a name="3608"><span class="lineNum">    3608 </span>            : }</a>
<a name="3609"><span class="lineNum">    3609 </span>            : </a>
<a name="3610"><span class="lineNum">    3610 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3611"><span class="lineNum">    3611 </span>            :  * (function: evaluate_sensitivity_list)</a>
<a name="3612"><span class="lineNum">    3612 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3613"><span class="lineNum">    3613 </span><span class="lineCov">      44619 : signal_list_t* evaluate_sensitivity_list(ast_node_t* delay_control, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3614"><span class="lineNum">    3614 </span><span class="lineCov">      44619 :     long i;</span></a>
<a name="3615"><span class="lineNum">    3615 </span><span class="lineCov">      44619 :     circuit_edge = UNDEFINED_SENSITIVITY;</span></a>
<a name="3616"><span class="lineNum">    3616 </span><span class="lineCov">      44619 :     signal_list_t* return_sig_list = init_signal_list();</span></a>
<a name="3617"><span class="lineNum">    3617 </span>            : </a>
<a name="3618"><span class="lineNum">    3618 </span><span class="lineCov">      44619 :     if (delay_control == NULL) {</span></a>
<a name="3619"><span class="lineNum">    3619 </span>            :         /* Assume always @* */</a>
<a name="3620"><span class="lineNum">    3620 </span><span class="lineCov">        124 :         circuit_edge = ASYNCHRONOUS_SENSITIVITY;</span></a>
<a name="3621"><span class="lineNum">    3621 </span>            :     } else {</a>
<a name="3622"><span class="lineNum">    3622 </span><span class="lineCov">      44495 :         oassert(delay_control-&gt;type == DELAY_CONTROL);</span></a>
<a name="3623"><span class="lineNum">    3623 </span>            : </a>
<a name="3624"><span class="lineNum">    3624 </span><span class="lineCov">     103606 :         for (i = 0; i &lt; delay_control-&gt;num_children; i++) {</span></a>
<a name="3625"><span class="lineNum">    3625 </span>            :             /* gather edge sensitivity */</a>
<a name="3626"><span class="lineNum">    3626 </span><span class="lineCov">      59111 :             edge_type_e child_sensitivity = UNDEFINED_SENSITIVITY;</span></a>
<a name="3627"><span class="lineNum">    3627 </span><span class="lineCov">      59111 :             switch (delay_control-&gt;children[i]-&gt;type) {</span></a>
<a name="3628"><span class="lineNum">    3628 </span>            :                 case NEGEDGE:</a>
<a name="3629"><span class="lineNum">    3629 </span>            :                     child_sensitivity = FALLING_EDGE_SENSITIVITY;</a>
<a name="3630"><span class="lineNum">    3630 </span>            :                     break;</a>
<a name="3631"><span class="lineNum">    3631 </span><span class="lineCov">      40090 :                 case POSEDGE:</span></a>
<a name="3632"><span class="lineNum">    3632 </span><span class="lineCov">      40090 :                     child_sensitivity = RISING_EDGE_SENSITIVITY;</span></a>
<a name="3633"><span class="lineNum">    3633 </span><span class="lineCov">      40090 :                     break;</span></a>
<a name="3634"><span class="lineNum">    3634 </span><span class="lineCov">      18852 :                 default:</span></a>
<a name="3635"><span class="lineNum">    3635 </span><span class="lineCov">      18852 :                     child_sensitivity = ASYNCHRONOUS_SENSITIVITY;</span></a>
<a name="3636"><span class="lineNum">    3636 </span><span class="lineCov">      18852 :                     break;</span></a>
<a name="3637"><span class="lineNum">    3637 </span>            :             }</a>
<a name="3638"><span class="lineNum">    3638 </span>            : </a>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineCov">      59111 :             if (circuit_edge == UNDEFINED_SENSITIVITY)</span></a>
<a name="3640"><span class="lineNum">    3640 </span><span class="lineCov">      44495 :                 circuit_edge = child_sensitivity;</span></a>
<a name="3641"><span class="lineNum">    3641 </span>            : </a>
<a name="3642"><span class="lineNum">    3642 </span><span class="lineCov">      59111 :             if (circuit_edge != child_sensitivity) {</span></a>
<a name="3643"><span class="lineNum">    3643 </span><span class="lineCov">        151 :                 if (circuit_edge == ASYNCHRONOUS_SENSITIVITY || child_sensitivity == ASYNCHRONOUS_SENSITIVITY) {</span></a>
<a name="3644"><span class="lineNum">    3644 </span><span class="lineNoCov">          0 :                     error_message(NETLIST, delay_control-&gt;line_number, delay_control-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="3645"><span class="lineNum">    3645 </span>            :                                   &quot;Sensitivity list switches between edge sensitive to asynchronous.  You can't define something like always @(posedge clock or a).\n&quot;);</a>
<a name="3646"><span class="lineNum">    3646 </span>            :                 }</a>
<a name="3647"><span class="lineNum">    3647 </span>            :             }</a>
<a name="3648"><span class="lineNum">    3648 </span>            : </a>
<a name="3649"><span class="lineNum">    3649 </span><span class="lineCov">      59111 :             switch (child_sensitivity) {</span></a>
<a name="3650"><span class="lineNum">    3650 </span><span class="lineCov">      40259 :                 case FALLING_EDGE_SENSITIVITY: //falltrhough</span></a>
<a name="3651"><span class="lineNum">    3651 </span><span class="lineCov">      40259 :                 case RISING_EDGE_SENSITIVITY: {</span></a>
<a name="3652"><span class="lineNum">    3652 </span><span class="lineCov">      40259 :                     signal_list_t* temp_list = create_pins(delay_control-&gt;children[i]-&gt;children[0], NULL, instance_name_prefix, local_ref);</span></a>
<a name="3653"><span class="lineNum">    3653 </span><span class="lineCov">      40259 :                     oassert(temp_list-&gt;count == 1);</span></a>
<a name="3654"><span class="lineNum">    3654 </span><span class="lineCov">      40259 :                     temp_list-&gt;pins[0]-&gt;sensitivity = child_sensitivity;</span></a>
<a name="3655"><span class="lineNum">    3655 </span><span class="lineCov">      40259 :                     add_pin_to_signal_list(return_sig_list, temp_list-&gt;pins[0]);</span></a>
<a name="3656"><span class="lineNum">    3656 </span><span class="lineCov">      40259 :                     free_signal_list(temp_list);</span></a>
<a name="3657"><span class="lineNum">    3657 </span><span class="lineCov">      40259 :                     break;</span></a>
<a name="3658"><span class="lineNum">    3658 </span>            :                 }</a>
<a name="3659"><span class="lineNum">    3659 </span>            :                 default: /* nothing to do */</a>
<a name="3660"><span class="lineNum">    3660 </span>            :                     break;</a>
<a name="3661"><span class="lineNum">    3661 </span>            :             }</a>
<a name="3662"><span class="lineNum">    3662 </span>            :         }</a>
<a name="3663"><span class="lineNum">    3663 </span>            :     }</a>
<a name="3664"><span class="lineNum">    3664 </span>            : </a>
<a name="3665"><span class="lineNum">    3665 </span>            :     /* update the analysis type of this block of statements */</a>
<a name="3666"><span class="lineNum">    3666 </span><span class="lineCov">      44619 :     if (circuit_edge == UNDEFINED_SENSITIVITY) {</span></a>
<a name="3667"><span class="lineNum">    3667 </span>            :         // TODO: empty always block will probably appear here</a>
<a name="3668"><span class="lineNum">    3668 </span><span class="lineNoCov">          0 :         error_message(NETLIST, delay_control-&gt;line_number, delay_control-&gt;file_number, &quot;%s&quot;, &quot;Sensitivity list error...looks empty?\n&quot;);</span></a>
<a name="3669"><span class="lineNum">    3669 </span><span class="lineCov">      44619 :     } else if (circuit_edge == ASYNCHRONOUS_SENSITIVITY) {</span></a>
<a name="3670"><span class="lineNum">    3670 </span>            :         /* @(*) or @* is here */</a>
<a name="3671"><span class="lineNum">    3671 </span><span class="lineCov">       4611 :         free_signal_list(return_sig_list);</span></a>
<a name="3672"><span class="lineNum">    3672 </span><span class="lineCov">       4611 :         return_sig_list = NULL;</span></a>
<a name="3673"><span class="lineNum">    3673 </span>            :     }</a>
<a name="3674"><span class="lineNum">    3674 </span>            : </a>
<a name="3675"><span class="lineNum">    3675 </span><span class="lineCov">      44619 :     type_of_circuit = SEQUENTIAL;</span></a>
<a name="3676"><span class="lineNum">    3676 </span>            : </a>
<a name="3677"><span class="lineNum">    3677 </span><span class="lineCov">      44619 :     return return_sig_list;</span></a>
<a name="3678"><span class="lineNum">    3678 </span>            : }</a>
<a name="3679"><span class="lineNum">    3679 </span>            : </a>
<a name="3680"><span class="lineNum">    3680 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3681"><span class="lineNum">    3681 </span>            :  * (function: create_if_for_question)</a>
<a name="3682"><span class="lineNum">    3682 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3683"><span class="lineNum">    3683 </span><span class="lineCov">      30042 : signal_list_t* create_if_for_question(ast_node_t* if_ast, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3684"><span class="lineNum">    3684 </span><span class="lineCov">      30042 :     signal_list_t* return_list;</span></a>
<a name="3685"><span class="lineNum">    3685 </span><span class="lineCov">      30042 :     nnode_t* if_node;</span></a>
<a name="3686"><span class="lineNum">    3686 </span>            : </a>
<a name="3687"><span class="lineNum">    3687 </span>            :     /* create the node */</a>
<a name="3688"><span class="lineNum">    3688 </span><span class="lineCov">      30042 :     if_node = allocate_nnode();</span></a>
<a name="3689"><span class="lineNum">    3689 </span>            :     /* store all the relevant info */</a>
<a name="3690"><span class="lineNum">    3690 </span><span class="lineCov">      30042 :     if_node-&gt;related_ast_node = if_ast;</span></a>
<a name="3691"><span class="lineNum">    3691 </span><span class="lineCov">      30042 :     if_node-&gt;type = MULTI_PORT_MUX; // port 1 = control, port 2+ = mux options</span></a>
<a name="3692"><span class="lineNum">    3692 </span><span class="lineCov">      30042 :     if_node-&gt;name = node_name(if_node, instance_name_prefix);</span></a>
<a name="3693"><span class="lineNum">    3693 </span>            : </a>
<a name="3694"><span class="lineNum">    3694 </span>            :     /* create the control structure for the if node */</a>
<a name="3695"><span class="lineNum">    3695 </span><span class="lineCov">      30042 :     create_if_control_signals(&amp;(if_ast-&gt;children[0]), if_node, instance_name_prefix, local_ref);</span></a>
<a name="3696"><span class="lineNum">    3696 </span>            : </a>
<a name="3697"><span class="lineNum">    3697 </span>            :     /* create the statements and integrate them into the mux */</a>
<a name="3698"><span class="lineNum">    3698 </span><span class="lineCov">      30042 :     return_list = create_if_question_mux_expressions(if_ast, if_node, instance_name_prefix, local_ref);</span></a>
<a name="3699"><span class="lineNum">    3699 </span>            : </a>
<a name="3700"><span class="lineNum">    3700 </span><span class="lineCov">      30042 :     return return_list;</span></a>
<a name="3701"><span class="lineNum">    3701 </span>            : }</a>
<a name="3702"><span class="lineNum">    3702 </span>            : </a>
<a name="3703"><span class="lineNum">    3703 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3704"><span class="lineNum">    3704 </span>            :  * (function:  create_if_question_mux_expressions)</a>
<a name="3705"><span class="lineNum">    3705 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3706"><span class="lineNum">    3706 </span><span class="lineCov">      30042 : signal_list_t* create_if_question_mux_expressions(ast_node_t* if_ast, nnode_t* if_node, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3707"><span class="lineNum">    3707 </span><span class="lineCov">      30042 :     signal_list_t** if_expressions;</span></a>
<a name="3708"><span class="lineNum">    3708 </span><span class="lineCov">      30042 :     signal_list_t* return_list;</span></a>
<a name="3709"><span class="lineNum">    3709 </span><span class="lineCov">      30042 :     int i;</span></a>
<a name="3710"><span class="lineNum">    3710 </span>            : </a>
<a name="3711"><span class="lineNum">    3711 </span>            :     /* make storage for statements and expressions */</a>
<a name="3712"><span class="lineNum">    3712 </span><span class="lineCov">      30042 :     if_expressions = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * 2);</span></a>
<a name="3713"><span class="lineNum">    3713 </span>            : </a>
<a name="3714"><span class="lineNum">    3714 </span>            :     /* now we will process the statements and add to the other ports */</a>
<a name="3715"><span class="lineNum">    3715 </span><span class="lineCov">      90126 :     for (i = 0; i &lt; 2; i++) {</span></a>
<a name="3716"><span class="lineNum">    3716 </span><span class="lineCov">      60084 :         if (if_ast-&gt;children[i + 1] != NULL) // checking to see if expression exists.  +1 since first child is control expression</span></a>
<a name="3717"><span class="lineNum">    3717 </span>            :         {</a>
<a name="3718"><span class="lineNum">    3718 </span>            :             /* IF - this is a normal case item, then process the case match and the details of the statement */</a>
<a name="3719"><span class="lineNum">    3719 </span><span class="lineCov">      60084 :             if_expressions[i] = netlist_expand_ast_of_module(&amp;(if_ast-&gt;children[i + 1]), instance_name_prefix, local_ref);</span></a>
<a name="3720"><span class="lineNum">    3720 </span>            :         } else {</a>
<a name="3721"><span class="lineNum">    3721 </span><span class="lineNoCov">          0 :             error_message(NETLIST, if_ast-&gt;line_number, if_ast-&gt;file_number, &quot;%s&quot;, &quot;No such thing as a a = b ? z;\n&quot;);</span></a>
<a name="3722"><span class="lineNum">    3722 </span>            :         }</a>
<a name="3723"><span class="lineNum">    3723 </span>            :     }</a>
<a name="3724"><span class="lineNum">    3724 </span>            : </a>
<a name="3725"><span class="lineNum">    3725 </span>            :     /* now with all the lists sorted, we do the matching and proper propogation */</a>
<a name="3726"><span class="lineNum">    3726 </span><span class="lineCov">      30042 :     return_list = create_mux_expressions(if_expressions, if_node, 2, instance_name_prefix);</span></a>
<a name="3727"><span class="lineNum">    3727 </span><span class="lineCov">      30042 :     vtr::free(if_expressions);</span></a>
<a name="3728"><span class="lineNum">    3728 </span>            : </a>
<a name="3729"><span class="lineNum">    3729 </span><span class="lineCov">      30042 :     return return_list;</span></a>
<a name="3730"><span class="lineNum">    3730 </span>            : }</a>
<a name="3731"><span class="lineNum">    3731 </span>            : </a>
<a name="3732"><span class="lineNum">    3732 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3733"><span class="lineNum">    3733 </span>            :  * (function: create_if)</a>
<a name="3734"><span class="lineNum">    3734 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3735"><span class="lineNum">    3735 </span><span class="lineCov">      39582 : signal_list_t* create_if(ast_node_t* if_ast, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3736"><span class="lineNum">    3736 </span><span class="lineCov">      39582 :     signal_list_t* return_list;</span></a>
<a name="3737"><span class="lineNum">    3737 </span><span class="lineCov">      39582 :     nnode_t* if_node;</span></a>
<a name="3738"><span class="lineNum">    3738 </span>            : </a>
<a name="3739"><span class="lineNum">    3739 </span>            :     /* create the node */</a>
<a name="3740"><span class="lineNum">    3740 </span><span class="lineCov">      39582 :     if_node = allocate_nnode();</span></a>
<a name="3741"><span class="lineNum">    3741 </span>            :     /* store all the relevant info */</a>
<a name="3742"><span class="lineNum">    3742 </span><span class="lineCov">      39582 :     if_node-&gt;related_ast_node = if_ast;</span></a>
<a name="3743"><span class="lineNum">    3743 </span><span class="lineCov">      39582 :     if_node-&gt;type = MULTI_PORT_MUX; // port 1 = control, port 2+ = mux options</span></a>
<a name="3744"><span class="lineNum">    3744 </span><span class="lineCov">      39582 :     if_node-&gt;name = node_name(if_node, instance_name_prefix);</span></a>
<a name="3745"><span class="lineNum">    3745 </span>            : </a>
<a name="3746"><span class="lineNum">    3746 </span>            :     /* create the control structure for the if node */</a>
<a name="3747"><span class="lineNum">    3747 </span><span class="lineCov">      39582 :     create_if_control_signals(&amp;(if_ast-&gt;children[0]), if_node, instance_name_prefix, local_ref);</span></a>
<a name="3748"><span class="lineNum">    3748 </span>            : </a>
<a name="3749"><span class="lineNum">    3749 </span>            :     /* create the statements and integrate them into the mux */</a>
<a name="3750"><span class="lineNum">    3750 </span><span class="lineCov">      39582 :     return_list = create_if_mux_statements(if_ast, if_node, instance_name_prefix, local_ref);</span></a>
<a name="3751"><span class="lineNum">    3751 </span>            : </a>
<a name="3752"><span class="lineNum">    3752 </span><span class="lineCov">      39582 :     return return_list;</span></a>
<a name="3753"><span class="lineNum">    3753 </span>            : }</a>
<a name="3754"><span class="lineNum">    3754 </span>            : </a>
<a name="3755"><span class="lineNum">    3755 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3756"><span class="lineNum">    3756 </span>            :  * (function:  create_if_control_signals)</a>
<a name="3757"><span class="lineNum">    3757 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3758"><span class="lineNum">    3758 </span><span class="lineCov">      69624 : void create_if_control_signals(ast_node_t** if_expression, nnode_t* if_node, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3759"><span class="lineNum">    3759 </span><span class="lineCov">      69624 :     signal_list_t* if_logic_expression;</span></a>
<a name="3760"><span class="lineNum">    3760 </span><span class="lineCov">      69624 :     signal_list_t* if_logic_expression_final;</span></a>
<a name="3761"><span class="lineNum">    3761 </span><span class="lineCov">      69624 :     nnode_t* not_node;</span></a>
<a name="3762"><span class="lineNum">    3762 </span><span class="lineCov">      69624 :     npin_t* not_pin;</span></a>
<a name="3763"><span class="lineNum">    3763 </span><span class="lineCov">      69624 :     signal_list_t* out_pin_list;</span></a>
<a name="3764"><span class="lineNum">    3764 </span>            : </a>
<a name="3765"><span class="lineNum">    3765 </span>            :     /* reserve the first 2 pins of the mux for the control signals */</a>
<a name="3766"><span class="lineNum">    3766 </span><span class="lineCov">      69624 :     allocate_more_input_pins(if_node, 2);</span></a>
<a name="3767"><span class="lineNum">    3767 </span>            :     /* record this port size */</a>
<a name="3768"><span class="lineNum">    3768 </span><span class="lineCov">      69624 :     add_input_port_information(if_node, 2);</span></a>
<a name="3769"><span class="lineNum">    3769 </span>            : </a>
<a name="3770"><span class="lineNum">    3770 </span>            :     /* get the logic */</a>
<a name="3771"><span class="lineNum">    3771 </span><span class="lineCov">      69624 :     if_logic_expression = netlist_expand_ast_of_module(if_expression, instance_name_prefix, local_ref);</span></a>
<a name="3772"><span class="lineNum">    3772 </span><span class="lineCov">      69624 :     oassert(if_logic_expression != NULL);</span></a>
<a name="3773"><span class="lineNum">    3773 </span>            : </a>
<a name="3774"><span class="lineNum">    3774 </span><span class="lineCov">      69624 :     if (if_logic_expression-&gt;count != 1) {</span></a>
<a name="3775"><span class="lineNum">    3775 </span><span class="lineCov">         45 :         nnode_t* or_gate;</span></a>
<a name="3776"><span class="lineNum">    3776 </span><span class="lineCov">         45 :         signal_list_t* default_expression;</span></a>
<a name="3777"><span class="lineNum">    3777 </span>            : </a>
<a name="3778"><span class="lineNum">    3778 </span><span class="lineCov">         45 :         or_gate = make_1port_logic_gate_with_inputs(LOGICAL_OR, if_logic_expression-&gt;count, if_logic_expression, if_node, -1);</span></a>
<a name="3779"><span class="lineNum">    3779 </span><span class="lineCov">         45 :         default_expression = make_output_pins_for_existing_node(or_gate, 1);</span></a>
<a name="3780"><span class="lineNum">    3780 </span>            : </a>
<a name="3781"><span class="lineNum">    3781 </span>            :         /* copy that output pin to be put into the default */</a>
<a name="3782"><span class="lineNum">    3782 </span><span class="lineCov">         45 :         add_input_pin_to_node(if_node, default_expression-&gt;pins[0], 0);</span></a>
<a name="3783"><span class="lineNum">    3783 </span>            : </a>
<a name="3784"><span class="lineNum">    3784 </span><span class="lineCov">         45 :         if_logic_expression_final = default_expression;</span></a>
<a name="3785"><span class="lineNum">    3785 </span><span class="lineCov">         45 :         free_signal_list(if_logic_expression);</span></a>
<a name="3786"><span class="lineNum">    3786 </span>            :     } else {</a>
<a name="3787"><span class="lineNum">    3787 </span>            :         /* hookup this pin to the spot in the if_node */</a>
<a name="3788"><span class="lineNum">    3788 </span><span class="lineCov">      69579 :         add_input_pin_to_node(if_node, if_logic_expression-&gt;pins[0], 0);</span></a>
<a name="3789"><span class="lineNum">    3789 </span><span class="lineCov">      69579 :         if_logic_expression_final = if_logic_expression;</span></a>
<a name="3790"><span class="lineNum">    3790 </span>            :     }</a>
<a name="3791"><span class="lineNum">    3791 </span>            : </a>
<a name="3792"><span class="lineNum">    3792 </span>            :     /* hookup pin again to not gate and then to other spot */</a>
<a name="3793"><span class="lineNum">    3793 </span><span class="lineCov">      69624 :     not_pin = copy_input_npin(if_logic_expression_final-&gt;pins[0]);</span></a>
<a name="3794"><span class="lineNum">    3794 </span>            : </a>
<a name="3795"><span class="lineNum">    3795 </span>            :     /* make a NOT gate that collects all the other signals and if they're all off */</a>
<a name="3796"><span class="lineNum">    3796 </span><span class="lineCov">      69624 :     not_node = make_not_gate_with_input(not_pin, if_node, -1);</span></a>
<a name="3797"><span class="lineNum">    3797 </span>            : </a>
<a name="3798"><span class="lineNum">    3798 </span>            :     /* get the output pin of the not gate .... also adds a net inbetween and the linking output pin to node and net */</a>
<a name="3799"><span class="lineNum">    3799 </span><span class="lineCov">      69624 :     out_pin_list = make_output_pins_for_existing_node(not_node, 1);</span></a>
<a name="3800"><span class="lineNum">    3800 </span><span class="lineCov">      69624 :     oassert(out_pin_list-&gt;count == 1);</span></a>
<a name="3801"><span class="lineNum">    3801 </span>            : </a>
<a name="3802"><span class="lineNum">    3802 </span>            :     // Mark the else condition for the simulator.</a>
<a name="3803"><span class="lineNum">    3803 </span><span class="lineCov">      69624 :     out_pin_list-&gt;pins[0]-&gt;is_default = true;</span></a>
<a name="3804"><span class="lineNum">    3804 </span>            : </a>
<a name="3805"><span class="lineNum">    3805 </span>            :     /* copy that output pin to be put into the default */</a>
<a name="3806"><span class="lineNum">    3806 </span><span class="lineCov">      69624 :     add_input_pin_to_node(if_node, out_pin_list-&gt;pins[0], 1);</span></a>
<a name="3807"><span class="lineNum">    3807 </span>            : </a>
<a name="3808"><span class="lineNum">    3808 </span><span class="lineCov">      69624 :     free_signal_list(out_pin_list);</span></a>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineCov">      69624 :     free_signal_list(if_logic_expression_final);</span></a>
<a name="3810"><span class="lineNum">    3810 </span><span class="lineCov">      69624 : }</span></a>
<a name="3811"><span class="lineNum">    3811 </span>            : </a>
<a name="3812"><span class="lineNum">    3812 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3813"><span class="lineNum">    3813 </span>            :  * (function:  create_if_mux_statements)</a>
<a name="3814"><span class="lineNum">    3814 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3815"><span class="lineNum">    3815 </span><span class="lineCov">      39582 : signal_list_t* create_if_mux_statements(ast_node_t* if_ast, nnode_t* if_node, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3816"><span class="lineNum">    3816 </span><span class="lineCov">      39582 :     signal_list_t** if_statements;</span></a>
<a name="3817"><span class="lineNum">    3817 </span><span class="lineCov">      39582 :     signal_list_t* return_list;</span></a>
<a name="3818"><span class="lineNum">    3818 </span><span class="lineCov">      39582 :     int i, j;</span></a>
<a name="3819"><span class="lineNum">    3819 </span>            : </a>
<a name="3820"><span class="lineNum">    3820 </span>            :     /* make storage for statements and expressions */</a>
<a name="3821"><span class="lineNum">    3821 </span><span class="lineCov">      39582 :     if_statements = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * 2);</span></a>
<a name="3822"><span class="lineNum">    3822 </span>            : </a>
<a name="3823"><span class="lineNum">    3823 </span>            :     /* now we will process the statements and add to the other ports */</a>
<a name="3824"><span class="lineNum">    3824 </span><span class="lineCov">     118746 :     for (i = 0; i &lt; 2; i++) {</span></a>
<a name="3825"><span class="lineNum">    3825 </span><span class="lineCov">      79164 :         if (if_ast-&gt;children[i + 1] != NULL) // checking to see if statement exists.  +1 since first child is control expression</span></a>
<a name="3826"><span class="lineNum">    3826 </span>            :         {</a>
<a name="3827"><span class="lineNum">    3827 </span>            :             /* IF - this is a normal case item, then process the case match and the details of the statement */</a>
<a name="3828"><span class="lineNum">    3828 </span><span class="lineCov">      67740 :             if_statements[i] = netlist_expand_ast_of_module(&amp;(if_ast-&gt;children[i + 1]), instance_name_prefix, local_ref);</span></a>
<a name="3829"><span class="lineNum">    3829 </span><span class="lineCov">      67740 :             sort_signal_list_alphabetically(if_statements[i]);</span></a>
<a name="3830"><span class="lineNum">    3830 </span>            : </a>
<a name="3831"><span class="lineNum">    3831 </span>            :             /* free unused nnodes */</a>
<a name="3832"><span class="lineNum">    3832 </span><span class="lineCov">    3440970 :             for (j = 0; j &lt; if_statements[i]-&gt;count; j++) {</span></a>
<a name="3833"><span class="lineNum">    3833 </span><span class="lineCov">    3373230 :                 nnode_t* temp_node = if_statements[i]-&gt;pins[j]-&gt;node;</span></a>
<a name="3834"><span class="lineNum">    3834 </span><span class="lineCov">    3373230 :                 if (temp_node != NULL &amp;&amp; temp_node-&gt;related_ast_node-&gt;type == NON_BLOCKING_STATEMENT) {</span></a>
<a name="3835"><span class="lineNum">    3835 </span><span class="lineCov">    1677560 :                     if_statements[i]-&gt;pins[j]-&gt;node = free_nnode(temp_node);</span></a>
<a name="3836"><span class="lineNum">    3836 </span>            :                 }</a>
<a name="3837"><span class="lineNum">    3837 </span>            :             }</a>
<a name="3838"><span class="lineNum">    3838 </span>            :         } else {</a>
<a name="3839"><span class="lineNum">    3839 </span>            :             /* ELSE - there is no if/else and we need to make a place holder since it means there will be implied signals */</a>
<a name="3840"><span class="lineNum">    3840 </span><span class="lineCov">      11424 :             if_statements[i] = init_signal_list();</span></a>
<a name="3841"><span class="lineNum">    3841 </span>            :         }</a>
<a name="3842"><span class="lineNum">    3842 </span>            :     }</a>
<a name="3843"><span class="lineNum">    3843 </span>            : </a>
<a name="3844"><span class="lineNum">    3844 </span>            :     /* now with all the lists sorted, we do the matching and proper propagation */</a>
<a name="3845"><span class="lineNum">    3845 </span><span class="lineCov">      39582 :     return_list = create_mux_statements(if_statements, if_node, 2, instance_name_prefix, local_ref);</span></a>
<a name="3846"><span class="lineNum">    3846 </span><span class="lineCov">      39582 :     vtr::free(if_statements);</span></a>
<a name="3847"><span class="lineNum">    3847 </span>            : </a>
<a name="3848"><span class="lineNum">    3848 </span><span class="lineCov">      39582 :     return return_list;</span></a>
<a name="3849"><span class="lineNum">    3849 </span>            : }</a>
<a name="3850"><span class="lineNum">    3850 </span>            : </a>
<a name="3851"><span class="lineNum">    3851 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3852"><span class="lineNum">    3852 </span>            :  * (function: create_case)</a>
<a name="3853"><span class="lineNum">    3853 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3854"><span class="lineNum">    3854 </span><span class="lineCov">       3981 : signal_list_t* create_case(ast_node_t* case_ast, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3855"><span class="lineNum">    3855 </span><span class="lineCov">       3981 :     signal_list_t* return_list;</span></a>
<a name="3856"><span class="lineNum">    3856 </span><span class="lineCov">       3981 :     nnode_t* case_node;</span></a>
<a name="3857"><span class="lineNum">    3857 </span><span class="lineCov">       3981 :     ast_node_t* case_list_of_items;</span></a>
<a name="3858"><span class="lineNum">    3858 </span>            : </a>
<a name="3859"><span class="lineNum">    3859 </span>            :     /* create the node */</a>
<a name="3860"><span class="lineNum">    3860 </span><span class="lineCov">       3981 :     case_node = allocate_nnode();</span></a>
<a name="3861"><span class="lineNum">    3861 </span>            :     /* store all the relevant info */</a>
<a name="3862"><span class="lineNum">    3862 </span><span class="lineCov">       3981 :     case_node-&gt;related_ast_node = case_ast;</span></a>
<a name="3863"><span class="lineNum">    3863 </span><span class="lineCov">       3981 :     case_node-&gt;type = MULTI_PORT_MUX; // port 1 = control, port 2+ = mux options</span></a>
<a name="3864"><span class="lineNum">    3864 </span><span class="lineCov">       3981 :     case_node-&gt;name = node_name(case_node, instance_name_prefix);</span></a>
<a name="3865"><span class="lineNum">    3865 </span>            : </a>
<a name="3866"><span class="lineNum">    3866 </span>            :     /* point to the case list */</a>
<a name="3867"><span class="lineNum">    3867 </span><span class="lineCov">       3981 :     case_list_of_items = case_ast-&gt;children[1];</span></a>
<a name="3868"><span class="lineNum">    3868 </span>            : </a>
<a name="3869"><span class="lineNum">    3869 </span>            :     /* create all the control structures for the case mux ... each bit will turn on one of the paths ... one hot mux */</a>
<a name="3870"><span class="lineNum">    3870 </span><span class="lineCov">       3981 :     create_case_control_signals(case_list_of_items, &amp;(case_ast-&gt;children[0]), case_node, instance_name_prefix, local_ref);</span></a>
<a name="3871"><span class="lineNum">    3871 </span>            : </a>
<a name="3872"><span class="lineNum">    3872 </span>            :     /* create the statements and integrate them into the mux */</a>
<a name="3873"><span class="lineNum">    3873 </span><span class="lineCov">       3981 :     return_list = create_case_mux_statements(case_list_of_items, case_node, instance_name_prefix, local_ref);</span></a>
<a name="3874"><span class="lineNum">    3874 </span>            : </a>
<a name="3875"><span class="lineNum">    3875 </span><span class="lineCov">       3981 :     return return_list;</span></a>
<a name="3876"><span class="lineNum">    3876 </span>            : }</a>
<a name="3877"><span class="lineNum">    3877 </span>            : </a>
<a name="3878"><span class="lineNum">    3878 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3879"><span class="lineNum">    3879 </span>            :  * (function:  create_case_control_signals)</a>
<a name="3880"><span class="lineNum">    3880 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3881"><span class="lineNum">    3881 </span><span class="lineCov">       3981 : void create_case_control_signals(ast_node_t* case_list_of_items, ast_node_t** compare_against, nnode_t* case_node, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3882"><span class="lineNum">    3882 </span><span class="lineCov">       3981 :     long i;</span></a>
<a name="3883"><span class="lineNum">    3883 </span><span class="lineCov">       3981 :     signal_list_t* other_expressions_pin_list = init_signal_list();</span></a>
<a name="3884"><span class="lineNum">    3884 </span>            : </a>
<a name="3885"><span class="lineNum">    3885 </span>            :     /* reserve the first X pins of the mux for the control signals where X is the number of items */</a>
<a name="3886"><span class="lineNum">    3886 </span><span class="lineCov">       3981 :     allocate_more_input_pins(case_node, case_list_of_items-&gt;num_children);</span></a>
<a name="3887"><span class="lineNum">    3887 </span>            :     /* record this port size */</a>
<a name="3888"><span class="lineNum">    3888 </span><span class="lineCov">       3981 :     add_input_port_information(case_node, case_list_of_items-&gt;num_children);</span></a>
<a name="3889"><span class="lineNum">    3889 </span>            : </a>
<a name="3890"><span class="lineNum">    3890 </span>            :     /* now go through each of the case items and build the comparison expressions */</a>
<a name="3891"><span class="lineNum">    3891 </span><span class="lineCov">      81636 :     for (i = 0; i &lt; case_list_of_items-&gt;num_children; i++) {</span></a>
<a name="3892"><span class="lineNum">    3892 </span><span class="lineCov">      77655 :         if (case_list_of_items-&gt;children[i]-&gt;type == CASE_ITEM) {</span></a>
<a name="3893"><span class="lineNum">    3893 </span>            :             /* IF - this is a normal case item, then process the case match and the details of the statement */</a>
<a name="3894"><span class="lineNum">    3894 </span><span class="lineCov">      75121 :             signal_list_t* case_compare_expression;</span></a>
<a name="3895"><span class="lineNum">    3895 </span><span class="lineCov">      75121 :             signal_list_t** case_compares = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * 2);</span></a>
<a name="3896"><span class="lineNum">    3896 </span><span class="lineCov">      75121 :             ast_node_t* logical_equal = create_node_w_type(BINARY_OPERATION, -1, -1);</span></a>
<a name="3897"><span class="lineNum">    3897 </span><span class="lineCov">      75121 :             logical_equal-&gt;types.operation.op = LOGICAL_EQUAL;</span></a>
<a name="3898"><span class="lineNum">    3898 </span>            : </a>
<a name="3899"><span class="lineNum">    3899 </span>            :             /* get the signals to compare against */</a>
<a name="3900"><span class="lineNum">    3900 </span><span class="lineCov">      75121 :             case_compares[0] = netlist_expand_ast_of_module(compare_against, instance_name_prefix, local_ref);</span></a>
<a name="3901"><span class="lineNum">    3901 </span><span class="lineCov">      75121 :             case_compares[1] = netlist_expand_ast_of_module(&amp;(case_list_of_items-&gt;children[i]-&gt;children[0]), instance_name_prefix, local_ref);</span></a>
<a name="3902"><span class="lineNum">    3902 </span>            : </a>
<a name="3903"><span class="lineNum">    3903 </span>            :             /* make a LOGIC_EQUAL gate that collects all the other signals and if they're all off */</a>
<a name="3904"><span class="lineNum">    3904 </span><span class="lineCov">      75121 :             case_compare_expression = create_operation_node(logical_equal, case_compares, 2, instance_name_prefix);</span></a>
<a name="3905"><span class="lineNum">    3905 </span><span class="lineCov">      75121 :             oassert(case_compare_expression-&gt;count == 1);</span></a>
<a name="3906"><span class="lineNum">    3906 </span>            : </a>
<a name="3907"><span class="lineNum">    3907 </span>            :             /* hookup this pin to the spot in the case_node */</a>
<a name="3908"><span class="lineNum">    3908 </span><span class="lineCov">      75121 :             add_input_pin_to_node(case_node, case_compare_expression-&gt;pins[0], i);</span></a>
<a name="3909"><span class="lineNum">    3909 </span>            : </a>
<a name="3910"><span class="lineNum">    3910 </span>            :             /* copy that output pin to be put into the default */</a>
<a name="3911"><span class="lineNum">    3911 </span><span class="lineCov">      75121 :             add_pin_to_signal_list(other_expressions_pin_list, copy_input_npin(case_compare_expression-&gt;pins[0]));</span></a>
<a name="3912"><span class="lineNum">    3912 </span>            : </a>
<a name="3913"><span class="lineNum">    3913 </span>            :             /* clean up */</a>
<a name="3914"><span class="lineNum">    3914 </span><span class="lineCov">      75121 :             free_signal_list(case_compare_expression);</span></a>
<a name="3915"><span class="lineNum">    3915 </span>            : </a>
<a name="3916"><span class="lineNum">    3916 </span><span class="lineCov">      75121 :             vtr::free(case_compares);</span></a>
<a name="3917"><span class="lineNum">    3917 </span><span class="lineCov">       2534 :         } else if (case_list_of_items-&gt;children[i]-&gt;type == CASE_DEFAULT) {</span></a>
<a name="3918"><span class="lineNum">    3918 </span>            :             /* take all the other pins from the case expressions and intstall in the condition */</a>
<a name="3919"><span class="lineNum">    3919 </span><span class="lineCov">       2534 :             nnode_t* default_node;</span></a>
<a name="3920"><span class="lineNum">    3920 </span><span class="lineCov">       2534 :             signal_list_t* default_expression;</span></a>
<a name="3921"><span class="lineNum">    3921 </span>            : </a>
<a name="3922"><span class="lineNum">    3922 </span><span class="lineCov">       2534 :             oassert(i == case_list_of_items-&gt;num_children - 1); // has to be at the end</span></a>
<a name="3923"><span class="lineNum">    3923 </span>            : </a>
<a name="3924"><span class="lineNum">    3924 </span>            :             /* make a NOR gate that collects all the other signals and if they're all off */</a>
<a name="3925"><span class="lineNum">    3925 </span><span class="lineCov">       2534 :             default_node = make_1port_logic_gate_with_inputs(LOGICAL_NOR, case_list_of_items-&gt;num_children - 1, other_expressions_pin_list, case_node, -1);</span></a>
<a name="3926"><span class="lineNum">    3926 </span><span class="lineCov">       2534 :             default_expression = make_output_pins_for_existing_node(default_node, 1);</span></a>
<a name="3927"><span class="lineNum">    3927 </span>            : </a>
<a name="3928"><span class="lineNum">    3928 </span>            :             // Mark the &quot;default&quot; case for simulation.</a>
<a name="3929"><span class="lineNum">    3929 </span><span class="lineCov">       2534 :             default_expression-&gt;pins[0]-&gt;is_default = true;</span></a>
<a name="3930"><span class="lineNum">    3930 </span>            : </a>
<a name="3931"><span class="lineNum">    3931 </span>            :             /* copy that output pin to be put into the default */</a>
<a name="3932"><span class="lineNum">    3932 </span><span class="lineCov">       2534 :             add_input_pin_to_node(case_node, default_expression-&gt;pins[0], i);</span></a>
<a name="3933"><span class="lineNum">    3933 </span>            : </a>
<a name="3934"><span class="lineNum">    3934 </span><span class="lineCov">       2534 :             free_signal_list(default_expression);</span></a>
<a name="3935"><span class="lineNum">    3935 </span>            :         } else {</a>
<a name="3936"><span class="lineNum">    3936 </span><span class="lineNoCov">          0 :             oassert(false);</span></a>
<a name="3937"><span class="lineNum">    3937 </span>            :         }</a>
<a name="3938"><span class="lineNum">    3938 </span>            :     }</a>
<a name="3939"><span class="lineNum">    3939 </span>            : </a>
<a name="3940"><span class="lineNum">    3940 </span><span class="lineCov">       3981 :     free_signal_list(other_expressions_pin_list);</span></a>
<a name="3941"><span class="lineNum">    3941 </span><span class="lineCov">       3981 : }</span></a>
<a name="3942"><span class="lineNum">    3942 </span>            : </a>
<a name="3943"><span class="lineNum">    3943 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3944"><span class="lineNum">    3944 </span>            :  * (function:  create_case_mux_statements)</a>
<a name="3945"><span class="lineNum">    3945 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3946"><span class="lineNum">    3946 </span><span class="lineCov">       3981 : signal_list_t* create_case_mux_statements(ast_node_t* case_list_of_items, nnode_t* case_node, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3947"><span class="lineNum">    3947 </span><span class="lineCov">       3981 :     signal_list_t** case_statement;</span></a>
<a name="3948"><span class="lineNum">    3948 </span><span class="lineCov">       3981 :     signal_list_t* return_list;</span></a>
<a name="3949"><span class="lineNum">    3949 </span><span class="lineCov">       3981 :     long i, j;</span></a>
<a name="3950"><span class="lineNum">    3950 </span>            : </a>
<a name="3951"><span class="lineNum">    3951 </span>            :     /* make storage for statements and expressions */</a>
<a name="3952"><span class="lineNum">    3952 </span><span class="lineCov">       3981 :     case_statement = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * (case_list_of_items-&gt;num_children));</span></a>
<a name="3953"><span class="lineNum">    3953 </span>            : </a>
<a name="3954"><span class="lineNum">    3954 </span>            :     /* now we will process the statements and add to the other ports */</a>
<a name="3955"><span class="lineNum">    3955 </span><span class="lineCov">      81636 :     for (i = 0; i &lt; case_list_of_items-&gt;num_children; i++) {</span></a>
<a name="3956"><span class="lineNum">    3956 </span><span class="lineCov">      77655 :         if (case_list_of_items-&gt;children[i]-&gt;type == CASE_ITEM) {</span></a>
<a name="3957"><span class="lineNum">    3957 </span>            :             /* IF - this is a normal case item, then process the case match and the details of the statement */</a>
<a name="3958"><span class="lineNum">    3958 </span><span class="lineCov">      75121 :             case_statement[i] = netlist_expand_ast_of_module(&amp;(case_list_of_items-&gt;children[i]-&gt;children[1]), instance_name_prefix, local_ref);</span></a>
<a name="3959"><span class="lineNum">    3959 </span><span class="lineCov">      75121 :             sort_signal_list_alphabetically(case_statement[i]);</span></a>
<a name="3960"><span class="lineNum">    3960 </span>            : </a>
<a name="3961"><span class="lineNum">    3961 </span>            :             /* free unused nnodes */</a>
<a name="3962"><span class="lineNum">    3962 </span><span class="lineCov">    2398610 :             for (j = 0; j &lt; case_statement[i]-&gt;count; j++) {</span></a>
<a name="3963"><span class="lineNum">    3963 </span><span class="lineCov">    2323490 :                 nnode_t* temp_node = case_statement[i]-&gt;pins[j]-&gt;node;</span></a>
<a name="3964"><span class="lineNum">    3964 </span><span class="lineCov">    2323490 :                 if (temp_node != NULL &amp;&amp; temp_node-&gt;related_ast_node-&gt;type == NON_BLOCKING_STATEMENT) {</span></a>
<a name="3965"><span class="lineNum">    3965 </span><span class="lineCov">     497587 :                     case_statement[i]-&gt;pins[j]-&gt;node = free_nnode(temp_node);</span></a>
<a name="3966"><span class="lineNum">    3966 </span>            :                 }</a>
<a name="3967"><span class="lineNum">    3967 </span>            :             }</a>
<a name="3968"><span class="lineNum">    3968 </span><span class="lineCov">       2534 :         } else if (case_list_of_items-&gt;children[i]-&gt;type == CASE_DEFAULT) {</span></a>
<a name="3969"><span class="lineNum">    3969 </span><span class="lineCov">       2534 :             oassert(i == case_list_of_items-&gt;num_children - 1); // has to be at the end</span></a>
<a name="3970"><span class="lineNum">    3970 </span><span class="lineCov">       2534 :             case_statement[i] = netlist_expand_ast_of_module(&amp;(case_list_of_items-&gt;children[i]-&gt;children[0]), instance_name_prefix, local_ref);</span></a>
<a name="3971"><span class="lineNum">    3971 </span><span class="lineCov">       2534 :             sort_signal_list_alphabetically(case_statement[i]);</span></a>
<a name="3972"><span class="lineNum">    3972 </span>            : </a>
<a name="3973"><span class="lineNum">    3973 </span>            :             /* free unused nnodes */</a>
<a name="3974"><span class="lineNum">    3974 </span><span class="lineCov">      66650 :             for (j = 0; j &lt; case_statement[i]-&gt;count; j++) {</span></a>
<a name="3975"><span class="lineNum">    3975 </span><span class="lineCov">      64116 :                 nnode_t* temp_node = case_statement[i]-&gt;pins[j]-&gt;node;</span></a>
<a name="3976"><span class="lineNum">    3976 </span><span class="lineCov">      64116 :                 if (temp_node != NULL &amp;&amp; temp_node-&gt;related_ast_node-&gt;type == NON_BLOCKING_STATEMENT) {</span></a>
<a name="3977"><span class="lineNum">    3977 </span><span class="lineCov">       7416 :                     case_statement[i]-&gt;pins[j]-&gt;node = free_nnode(temp_node);</span></a>
<a name="3978"><span class="lineNum">    3978 </span>            :                 }</a>
<a name="3979"><span class="lineNum">    3979 </span>            :             }</a>
<a name="3980"><span class="lineNum">    3980 </span>            :         } else {</a>
<a name="3981"><span class="lineNum">    3981 </span><span class="lineNoCov">          0 :             oassert(false);</span></a>
<a name="3982"><span class="lineNum">    3982 </span>            :         }</a>
<a name="3983"><span class="lineNum">    3983 </span>            :     }</a>
<a name="3984"><span class="lineNum">    3984 </span>            : </a>
<a name="3985"><span class="lineNum">    3985 </span>            :     /* now with all the lists sorted, we do the matching and proper propogation */</a>
<a name="3986"><span class="lineNum">    3986 </span><span class="lineCov">       3981 :     return_list = create_mux_statements(case_statement, case_node, case_list_of_items-&gt;num_children, instance_name_prefix, local_ref);</span></a>
<a name="3987"><span class="lineNum">    3987 </span><span class="lineCov">       3981 :     vtr::free(case_statement);</span></a>
<a name="3988"><span class="lineNum">    3988 </span>            : </a>
<a name="3989"><span class="lineNum">    3989 </span><span class="lineCov">       3981 :     return return_list;</span></a>
<a name="3990"><span class="lineNum">    3990 </span>            : }</a>
<a name="3991"><span class="lineNum">    3991 </span>            : </a>
<a name="3992"><span class="lineNum">    3992 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="3993"><span class="lineNum">    3993 </span>            :  * (function:  create_mux_statements)</a>
<a name="3994"><span class="lineNum">    3994 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="3995"><span class="lineNum">    3995 </span><span class="lineCov">      43563 : signal_list_t* create_mux_statements(signal_list_t** statement_lists, nnode_t* mux_node, int num_statement_lists, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="3996"><span class="lineNum">    3996 </span><span class="lineCov">      43563 :     int i, j;</span></a>
<a name="3997"><span class="lineNum">    3997 </span><span class="lineCov">      43563 :     signal_list_t* combined_lists;</span></a>
<a name="3998"><span class="lineNum">    3998 </span><span class="lineCov">      43563 :     int* per_case_statement_idx;</span></a>
<a name="3999"><span class="lineNum">    3999 </span><span class="lineCov">      43563 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="4000"><span class="lineNum">    4000 </span><span class="lineCov">      43563 :     int in_index = 1;</span></a>
<a name="4001"><span class="lineNum">    4001 </span><span class="lineCov">      43563 :     int out_index = 0;</span></a>
<a name="4002"><span class="lineNum">    4002 </span>            : </a>
<a name="4003"><span class="lineNum">    4003 </span>            :     /* allocate and initialize indexes */</a>
<a name="4004"><span class="lineNum">    4004 </span><span class="lineCov">      43563 :     per_case_statement_idx = (int*)vtr::calloc(sizeof(int), num_statement_lists);</span></a>
<a name="4005"><span class="lineNum">    4005 </span>            : </a>
<a name="4006"><span class="lineNum">    4006 </span>            :     /* make the uber list and sort it */</a>
<a name="4007"><span class="lineNum">    4007 </span><span class="lineCov">      43563 :     combined_lists = combine_lists_without_freeing_originals(statement_lists, num_statement_lists);</span></a>
<a name="4008"><span class="lineNum">    4008 </span><span class="lineCov">      43563 :     sort_signal_list_alphabetically(combined_lists);</span></a>
<a name="4009"><span class="lineNum">    4009 </span>            : </a>
<a name="4010"><span class="lineNum">    4010 </span><span class="lineCov">    2315270 :     for (i = 0; i &lt; combined_lists-&gt;count; i++) {</span></a>
<a name="4011"><span class="lineNum">    4011 </span><span class="lineCov">    2271710 :         int i_skip = 0; // iskip is the number of statemnts that do have this signal so we can skip in the combine list</span></a>
<a name="4012"><span class="lineNum">    4012 </span><span class="lineCov">    2271710 :         npin_t* new_pin1;</span></a>
<a name="4013"><span class="lineNum">    4013 </span><span class="lineCov">    2271710 :         npin_t* new_pin2;</span></a>
<a name="4014"><span class="lineNum">    4014 </span><span class="lineCov">    2271710 :         nnet_t* new_net;</span></a>
<a name="4015"><span class="lineNum">    4015 </span><span class="lineCov">    2271710 :         new_pin1 = allocate_npin();</span></a>
<a name="4016"><span class="lineNum">    4016 </span><span class="lineCov">    2271710 :         new_pin2 = allocate_npin();</span></a>
<a name="4017"><span class="lineNum">    4017 </span><span class="lineCov">    2271710 :         new_net = allocate_nnet();</span></a>
<a name="4018"><span class="lineNum">    4018 </span>            : </a>
<a name="4019"><span class="lineNum">    4019 </span>            :         /* allocate a port the width of all the signals ... one MUX */</a>
<a name="4020"><span class="lineNum">    4020 </span><span class="lineCov">    2271710 :         allocate_more_input_pins(mux_node, num_statement_lists);</span></a>
<a name="4021"><span class="lineNum">    4021 </span>            :         /* record the port size */</a>
<a name="4022"><span class="lineNum">    4022 </span><span class="lineCov">    2271710 :         add_input_port_information(mux_node, num_statement_lists);</span></a>
<a name="4023"><span class="lineNum">    4023 </span>            : </a>
<a name="4024"><span class="lineNum">    4024 </span>            :         /* allocate the pins for the ouput port and pass out that pin for higher statements */</a>
<a name="4025"><span class="lineNum">    4025 </span><span class="lineCov">    2271710 :         allocate_more_output_pins(mux_node, 1);</span></a>
<a name="4026"><span class="lineNum">    4026 </span><span class="lineCov">    2271710 :         add_output_pin_to_node(mux_node, new_pin1, out_index);</span></a>
<a name="4027"><span class="lineNum">    4027 </span>            :         /* hook up new pin 1 into the new net */</a>
<a name="4028"><span class="lineNum">    4028 </span><span class="lineCov">    2271710 :         add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="4029"><span class="lineNum">    4029 </span>            :         /* hook up the new pin 2 to this new net */</a>
<a name="4030"><span class="lineNum">    4030 </span><span class="lineCov">    2271710 :         add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="4031"><span class="lineNum">    4031 </span>            :         /* name it with this name */</a>
<a name="4032"><span class="lineNum">    4032 </span><span class="lineCov">    2271710 :         new_pin2-&gt;name = combined_lists-&gt;pins[i]-&gt;name;</span></a>
<a name="4033"><span class="lineNum">    4033 </span>            :         /* add this pin to the return list */</a>
<a name="4034"><span class="lineNum">    4034 </span><span class="lineCov">    2271710 :         add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="4035"><span class="lineNum">    4035 </span>            : </a>
<a name="4036"><span class="lineNum">    4036 </span>            :         /* going through each of the statement lists looking for common ones and building implied ones if they're not there */</a>
<a name="4037"><span class="lineNum">    4037 </span><span class="lineCov">    9439390 :         for (j = 0; j &lt; num_statement_lists; j++) {</span></a>
<a name="4038"><span class="lineNum">    4038 </span><span class="lineCov">    7167690 :             int pin_index = in_index * num_statement_lists + j;</span></a>
<a name="4039"><span class="lineNum">    4039 </span>            : </a>
<a name="4040"><span class="lineNum">    4040 </span>            :             /* check if the current element for this case statement is defined */</a>
<a name="4041"><span class="lineNum">    4041 </span><span class="lineCov">    7167690 :             if (</span></a>
<a name="4042"><span class="lineNum">    4042 </span><span class="lineCov">    7167690 :                 (per_case_statement_idx[j] &lt; (statement_lists[j] ? statement_lists[j]-&gt;count : 0))</span></a>
<a name="4043"><span class="lineNum">    4043 </span><span class="lineCov">    6228800 :                 &amp;&amp; (statement_lists[j] ? (strcmp(combined_lists-&gt;pins[i]-&gt;name, statement_lists[j]-&gt;pins[per_case_statement_idx[j]]-&gt;name) == 0) : 0)) {</span></a>
<a name="4044"><span class="lineNum">    4044 </span>            :                 /* If they match then we have a signal with this name and we can attach the pin */</a>
<a name="4045"><span class="lineNum">    4045 </span><span class="lineCov">    5760830 :                 add_input_pin_to_node(mux_node, statement_lists[j]-&gt;pins[per_case_statement_idx[j]], pin_index);</span></a>
<a name="4046"><span class="lineNum">    4046 </span>            : </a>
<a name="4047"><span class="lineNum">    4047 </span><span class="lineCov">    5760830 :                 per_case_statement_idx[j]++; // increment the local index</span></a>
<a name="4048"><span class="lineNum">    4048 </span><span class="lineCov">    5760830 :                 i_skip++;                    // it's a match so the combo list will have atleast +1 entries the same</span></a>
<a name="4049"><span class="lineNum">    4049 </span>            :             } else {</a>
<a name="4050"><span class="lineNum">    4050 </span>            :                 /* Don't match, so this signal is an IMPLIED SIGNAL !!! */</a>
<a name="4051"><span class="lineNum">    4051 </span><span class="lineCov">    1406850 :                 npin_t* pin = combined_lists-&gt;pins[i];</span></a>
<a name="4052"><span class="lineNum">    4052 </span>            : </a>
<a name="4053"><span class="lineNum">    4053 </span><span class="lineCov">    1406850 :                 switch (circuit_edge) {</span></a>
<a name="4054"><span class="lineNum">    4054 </span><span class="lineCov">    1296610 :                     case RISING_EDGE_SENSITIVITY: //fallthrough</span></a>
<a name="4055"><span class="lineNum">    4055 </span><span class="lineCov">    1296610 :                     case FALLING_EDGE_SENSITIVITY: {</span></a>
<a name="4056"><span class="lineNum">    4056 </span>            :                         /* implied signal for mux */</a>
<a name="4057"><span class="lineNum">    4057 </span><span class="lineCov">    1296610 :                         if (lookup_implicit_memory_input(pin-&gt;name)) {</span></a>
<a name="4058"><span class="lineNum">    4058 </span>            :                             // If the mux feeds an implicit memory, imply zero.</a>
<a name="4059"><span class="lineNum">    4059 </span><span class="lineCov">       3048 :                             add_input_pin_to_node(mux_node, get_zero_pin(verilog_netlist), pin_index);</span></a>
<a name="4060"><span class="lineNum">    4060 </span>            :                         } else {</a>
<a name="4061"><span class="lineNum">    4061 </span>            :                             /* lookup this driver name */</a>
<a name="4062"><span class="lineNum">    4062 </span><span class="lineCov">    1293570 :                             signal_list_t* this_pin_list = create_pins(NULL, pin-&gt;name, instance_name_prefix, local_ref);</span></a>
<a name="4063"><span class="lineNum">    4063 </span><span class="lineCov">    1293570 :                             oassert(this_pin_list-&gt;count == 1);</span></a>
<a name="4064"><span class="lineNum">    4064 </span>            :                             //add_a_input_pin_to_node_spot_idx(mux_node, get_zero_pin(verilog_netlist), pin_index);</a>
<a name="4065"><span class="lineNum">    4065 </span><span class="lineCov">    1293570 :                             add_input_pin_to_node(mux_node, this_pin_list-&gt;pins[0], pin_index);</span></a>
<a name="4066"><span class="lineNum">    4066 </span>            :                             /* clean up */</a>
<a name="4067"><span class="lineNum">    4067 </span><span class="lineCov">    1293570 :                             free_signal_list(this_pin_list);</span></a>
<a name="4068"><span class="lineNum">    4068 </span>            :                         }</a>
<a name="4069"><span class="lineNum">    4069 </span>            :                         break;</a>
<a name="4070"><span class="lineNum">    4070 </span>            :                     }</a>
<a name="4071"><span class="lineNum">    4071 </span><span class="lineCov">     110240 :                     case ASYNCHRONOUS_SENSITIVITY: {</span></a>
<a name="4072"><span class="lineNum">    4072 </span>            :                         /* DON'T CARE - so hookup zero */</a>
<a name="4073"><span class="lineNum">    4073 </span><span class="lineCov">     110240 :                         add_input_pin_to_node(mux_node, get_zero_pin(verilog_netlist), pin_index);</span></a>
<a name="4074"><span class="lineNum">    4074 </span>            :                         // Allows the simulator to be aware of the implied nature of this signal.</a>
<a name="4075"><span class="lineNum">    4075 </span><span class="lineCov">     110240 :                         mux_node-&gt;input_pins[pin_index]-&gt;is_implied = true;</span></a>
<a name="4076"><span class="lineNum">    4076 </span><span class="lineCov">     110240 :                         break;</span></a>
<a name="4077"><span class="lineNum">    4077 </span>            :                     }</a>
<a name="4078"><span class="lineNum">    4078 </span><span class="lineNoCov">          0 :                     default: {</span></a>
<a name="4079"><span class="lineNum">    4079 </span><span class="lineNoCov">          0 :                         oassert(false &amp;&amp; &quot;No circuit sensitivity for mux !!&quot;);</span></a>
<a name="4080"><span class="lineNum">    4080 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="4081"><span class="lineNum">    4081 </span>            :                     }</a>
<a name="4082"><span class="lineNum">    4082 </span>            :                 }</a>
<a name="4083"><span class="lineNum">    4083 </span>            :             }</a>
<a name="4084"><span class="lineNum">    4084 </span>            :         }</a>
<a name="4085"><span class="lineNum">    4085 </span>            : </a>
<a name="4086"><span class="lineNum">    4086 </span><span class="lineCov">    2271710 :         i += i_skip - 1; // for every match move index i forward except this one wihich is handled by for i++</span></a>
<a name="4087"><span class="lineNum">    4087 </span><span class="lineCov">    2271710 :         in_index++;</span></a>
<a name="4088"><span class="lineNum">    4088 </span><span class="lineCov">    2271710 :         out_index++;</span></a>
<a name="4089"><span class="lineNum">    4089 </span>            :     }</a>
<a name="4090"><span class="lineNum">    4090 </span>            : </a>
<a name="4091"><span class="lineNum">    4091 </span>            :     /* clean up */</a>
<a name="4092"><span class="lineNum">    4092 </span><span class="lineCov">     200382 :     for (i = 0; i &lt; num_statement_lists; i++) {</span></a>
<a name="4093"><span class="lineNum">    4093 </span><span class="lineCov">     156819 :         free_signal_list(statement_lists[i]);</span></a>
<a name="4094"><span class="lineNum">    4094 </span>            :     }</a>
<a name="4095"><span class="lineNum">    4095 </span><span class="lineCov">      43563 :     free_signal_list(combined_lists);</span></a>
<a name="4096"><span class="lineNum">    4096 </span><span class="lineCov">      43563 :     vtr::free(per_case_statement_idx);</span></a>
<a name="4097"><span class="lineNum">    4097 </span>            : </a>
<a name="4098"><span class="lineNum">    4098 </span><span class="lineCov">      43563 :     return return_list;</span></a>
<a name="4099"><span class="lineNum">    4099 </span>            : }</a>
<a name="4100"><span class="lineNum">    4100 </span>            : </a>
<a name="4101"><span class="lineNum">    4101 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="4102"><span class="lineNum">    4102 </span>            :  * (function:  create_mux_expressions)</a>
<a name="4103"><span class="lineNum">    4103 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="4104"><span class="lineNum">    4104 </span><span class="lineCov">      30042 : signal_list_t* create_mux_expressions(signal_list_t** expression_lists, nnode_t* mux_node, int num_expression_lists, char* /*instance_name_prefix*/) {</span></a>
<a name="4105"><span class="lineNum">    4105 </span><span class="lineCov">      30042 :     int i, j;</span></a>
<a name="4106"><span class="lineNum">    4106 </span><span class="lineCov">      30042 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="4107"><span class="lineNum">    4107 </span><span class="lineCov">      30042 :     int max_index = -1;</span></a>
<a name="4108"><span class="lineNum">    4108 </span>            : </a>
<a name="4109"><span class="lineNum">    4109 </span>            :     /* find the biggest element */</a>
<a name="4110"><span class="lineNum">    4110 </span><span class="lineCov">      90126 :     for (i = 0; i &lt; num_expression_lists; i++) {</span></a>
<a name="4111"><span class="lineNum">    4111 </span><span class="lineCov">      60084 :         if (max_index &lt; expression_lists[i]-&gt;count) {</span></a>
<a name="4112"><span class="lineNum">    4112 </span><span class="lineCov">      30411 :             max_index = expression_lists[i]-&gt;count;</span></a>
<a name="4113"><span class="lineNum">    4113 </span>            :         }</a>
<a name="4114"><span class="lineNum">    4114 </span>            :     }</a>
<a name="4115"><span class="lineNum">    4115 </span>            : </a>
<a name="4116"><span class="lineNum">    4116 </span><span class="lineCov">     699796 :     for (i = 0; i &lt; max_index; i++) {</span></a>
<a name="4117"><span class="lineNum">    4117 </span><span class="lineCov">     669754 :         npin_t* new_pin1;</span></a>
<a name="4118"><span class="lineNum">    4118 </span><span class="lineCov">     669754 :         npin_t* new_pin2;</span></a>
<a name="4119"><span class="lineNum">    4119 </span><span class="lineCov">     669754 :         nnet_t* new_net;</span></a>
<a name="4120"><span class="lineNum">    4120 </span><span class="lineCov">     669754 :         new_pin1 = allocate_npin();</span></a>
<a name="4121"><span class="lineNum">    4121 </span><span class="lineCov">     669754 :         new_pin2 = allocate_npin();</span></a>
<a name="4122"><span class="lineNum">    4122 </span><span class="lineCov">     669754 :         new_net = allocate_nnet();</span></a>
<a name="4123"><span class="lineNum">    4123 </span>            : </a>
<a name="4124"><span class="lineNum">    4124 </span>            :         /* allocate a port the width of all the signals ... one MUX */</a>
<a name="4125"><span class="lineNum">    4125 </span><span class="lineCov">     669754 :         allocate_more_input_pins(mux_node, num_expression_lists);</span></a>
<a name="4126"><span class="lineNum">    4126 </span>            :         /* record the port information */</a>
<a name="4127"><span class="lineNum">    4127 </span><span class="lineCov">     669754 :         add_input_port_information(mux_node, num_expression_lists);</span></a>
<a name="4128"><span class="lineNum">    4128 </span>            : </a>
<a name="4129"><span class="lineNum">    4129 </span>            :         /* allocate the pins for the ouput port and pass out that pin for higher statements */</a>
<a name="4130"><span class="lineNum">    4130 </span><span class="lineCov">     669754 :         allocate_more_output_pins(mux_node, 1);</span></a>
<a name="4131"><span class="lineNum">    4131 </span><span class="lineCov">     669754 :         add_output_pin_to_node(mux_node, new_pin1, i);</span></a>
<a name="4132"><span class="lineNum">    4132 </span>            :         /* hook up new pin 1 into the new net */</a>
<a name="4133"><span class="lineNum">    4133 </span><span class="lineCov">     669754 :         add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="4134"><span class="lineNum">    4134 </span>            :         /* hook up the new pin 2 to this new net */</a>
<a name="4135"><span class="lineNum">    4135 </span><span class="lineCov">     669754 :         add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="4136"><span class="lineNum">    4136 </span>            :         /* name it with this name */</a>
<a name="4137"><span class="lineNum">    4137 </span><span class="lineCov">     669754 :         new_pin2-&gt;name = NULL;</span></a>
<a name="4138"><span class="lineNum">    4138 </span>            :         /* add this pin to the return list */</a>
<a name="4139"><span class="lineNum">    4139 </span><span class="lineCov">     669754 :         add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="4140"><span class="lineNum">    4140 </span>            : </a>
<a name="4141"><span class="lineNum">    4141 </span>            :         /* going through each of the statement lists looking for common ones and building implied ones if they're not there */</a>
<a name="4142"><span class="lineNum">    4142 </span><span class="lineCov">    2009260 :         for (j = 0; j &lt; num_expression_lists; j++) {</span></a>
<a name="4143"><span class="lineNum">    4143 </span><span class="lineCov">    1339510 :             int pin_index = (i + 1) * num_expression_lists + j;</span></a>
<a name="4144"><span class="lineNum">    4144 </span>            : </a>
<a name="4145"><span class="lineNum">    4145 </span>            :             /* check if the current element for this case statement is defined */</a>
<a name="4146"><span class="lineNum">    4146 </span><span class="lineCov">    1339510 :             if (i &lt; expression_lists[j]-&gt;count) {</span></a>
<a name="4147"><span class="lineNum">    4147 </span>            :                 /* If there is a signal */</a>
<a name="4148"><span class="lineNum">    4148 </span><span class="lineCov">    1303580 :                 add_input_pin_to_node(mux_node, expression_lists[j]-&gt;pins[i], pin_index);</span></a>
<a name="4149"><span class="lineNum">    4149 </span>            : </a>
<a name="4150"><span class="lineNum">    4150 </span>            :             } else {</a>
<a name="4151"><span class="lineNum">    4151 </span>            :                 /* Don't match, so this signal is an IMPLIED SIGNAL !!! */</a>
<a name="4152"><span class="lineNum">    4152 </span>            :                 /* implied signal for mux */</a>
<a name="4153"><span class="lineNum">    4153 </span>            :                 /* DON'T CARE - so hookup zero */</a>
<a name="4154"><span class="lineNum">    4154 </span><span class="lineCov">      35931 :                 add_input_pin_to_node(mux_node, get_zero_pin(verilog_netlist), pin_index);</span></a>
<a name="4155"><span class="lineNum">    4155 </span>            :             }</a>
<a name="4156"><span class="lineNum">    4156 </span>            :         }</a>
<a name="4157"><span class="lineNum">    4157 </span>            :     }</a>
<a name="4158"><span class="lineNum">    4158 </span>            : </a>
<a name="4159"><span class="lineNum">    4159 </span>            :     /* clean up */</a>
<a name="4160"><span class="lineNum">    4160 </span><span class="lineCov">      90126 :     for (i = 0; i &lt; num_expression_lists; i++) {</span></a>
<a name="4161"><span class="lineNum">    4161 </span><span class="lineCov">      60084 :         free_signal_list(expression_lists[i]);</span></a>
<a name="4162"><span class="lineNum">    4162 </span>            :     }</a>
<a name="4163"><span class="lineNum">    4163 </span>            : </a>
<a name="4164"><span class="lineNum">    4164 </span><span class="lineCov">      30042 :     return return_list;</span></a>
<a name="4165"><span class="lineNum">    4165 </span>            : }</a>
<a name="4166"><span class="lineNum">    4166 </span>            : </a>
<a name="4167"><span class="lineNum">    4167 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="4168"><span class="lineNum">    4168 </span>            :  * (function:  pad_compares_to_smallest_non_numerical_implementation)</a>
<a name="4169"><span class="lineNum">    4169 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="4170"><span class="lineNum">    4170 </span><span class="lineCov">      31791 : int find_smallest_non_numerical(ast_node_t* node, signal_list_t** input_list, int num_input_lists) {</span></a>
<a name="4171"><span class="lineNum">    4171 </span><span class="lineCov">      31791 :     int i;</span></a>
<a name="4172"><span class="lineNum">    4172 </span><span class="lineCov">      31791 :     int smallest;</span></a>
<a name="4173"><span class="lineNum">    4173 </span><span class="lineCov">      31791 :     int smallest_idx;</span></a>
<a name="4174"><span class="lineNum">    4174 </span><span class="lineCov">      31791 :     short* tested = (short*)vtr::calloc(sizeof(short), num_input_lists);</span></a>
<a name="4175"><span class="lineNum">    4175 </span><span class="lineCov">      31791 :     short found_non_numerical = false;</span></a>
<a name="4176"><span class="lineNum">    4176 </span>            : </a>
<a name="4177"><span class="lineNum">    4177 </span><span class="lineCov">      65679 :     while (found_non_numerical == false) {</span></a>
<a name="4178"><span class="lineNum">    4178 </span>            :         smallest_idx = -1;</a>
<a name="4179"><span class="lineNum">    4179 </span>            :         smallest = -1;</a>
<a name="4180"><span class="lineNum">    4180 </span>            : </a>
<a name="4181"><span class="lineNum">    4181 </span>            :         /* find the smallest width, now verify that it's not a number */</a>
<a name="4182"><span class="lineNum">    4182 </span><span class="lineCov">     101664 :         for (i = 0; i &lt; num_input_lists; i++) {</span></a>
<a name="4183"><span class="lineNum">    4183 </span><span class="lineCov">      67776 :             if (tested[i] == 1) {</span></a>
<a name="4184"><span class="lineNum">    4184 </span>            :                 /* skip the ones we've already tried */</a>
<a name="4185"><span class="lineNum">    4185 </span><span class="lineCov">       2097 :                 continue;</span></a>
<a name="4186"><span class="lineNum">    4186 </span>            :             }</a>
<a name="4187"><span class="lineNum">    4187 </span><span class="lineCov">      65679 :             if ((smallest == -1) || (smallest &gt;= input_list[i]-&gt;count)) {</span></a>
<a name="4188"><span class="lineNum">    4188 </span><span class="lineCov">      36876 :                 smallest = input_list[i]-&gt;count;</span></a>
<a name="4189"><span class="lineNum">    4189 </span><span class="lineCov">      36876 :                 smallest_idx = i;</span></a>
<a name="4190"><span class="lineNum">    4190 </span>            :             }</a>
<a name="4191"><span class="lineNum">    4191 </span>            :         }</a>
<a name="4192"><span class="lineNum">    4192 </span>            : </a>
<a name="4193"><span class="lineNum">    4193 </span><span class="lineCov">      33888 :         if (smallest_idx == -1) {</span></a>
<a name="4194"><span class="lineNum">    4194 </span><span class="lineNoCov">          0 :             error_message(NETLIST, node-&gt;line_number, node-&gt;file_number, &quot;%s&quot;, &quot;all numbers in padding non numericals\n&quot;);</span></a>
<a name="4195"><span class="lineNum">    4195 </span>            :         } else {</a>
<a name="4196"><span class="lineNum">    4196 </span>            :             /* mark that we're evaluating this input */</a>
<a name="4197"><span class="lineNum">    4197 </span><span class="lineCov">      33888 :             tested[smallest_idx] = true;</span></a>
<a name="4198"><span class="lineNum">    4198 </span>            : </a>
<a name="4199"><span class="lineNum">    4199 </span>            :             /* check if the smallest is not a number */</a>
<a name="4200"><span class="lineNum">    4200 </span><span class="lineCov">      52267 :             for (i = 0; i &lt; input_list[smallest_idx]-&gt;count; i++) {</span></a>
<a name="4201"><span class="lineNum">    4201 </span><span class="lineCov">      48920 :                 found_non_numerical = !(</span></a>
<a name="4202"><span class="lineNum">    4202 </span><span class="lineCov">      50170 :                     input_list[smallest_idx]-&gt;pins[i]-&gt;name</span></a>
<a name="4203"><span class="lineNum">    4203 </span><span class="lineCov">      48920 :                     &amp;&amp; (strstr(input_list[smallest_idx]-&gt;pins[i]-&gt;name, ONE_VCC_CNS)</span></a>
<a name="4204"><span class="lineNum">    4204 </span><span class="lineCov">      45780 :                         || strstr(input_list[smallest_idx]-&gt;pins[i]-&gt;name, ZERO_GND_ZERO)));</span></a>
<a name="4205"><span class="lineNum">    4205 </span>            :                 /* Not a number so this is the smallest */</a>
<a name="4206"><span class="lineNum">    4206 </span><span class="lineCov">      18379 :                 if (found_non_numerical)</span></a>
<a name="4207"><span class="lineNum">    4207 </span>            :                     break;</a>
<a name="4208"><span class="lineNum">    4208 </span>            :             }</a>
<a name="4209"><span class="lineNum">    4209 </span>            :         }</a>
<a name="4210"><span class="lineNum">    4210 </span>            :     }</a>
<a name="4211"><span class="lineNum">    4211 </span>            : </a>
<a name="4212"><span class="lineNum">    4212 </span><span class="lineCov">      31791 :     vtr::free(tested);</span></a>
<a name="4213"><span class="lineNum">    4213 </span>            : </a>
<a name="4214"><span class="lineNum">    4214 </span><span class="lineCov">      31791 :     return smallest_idx;</span></a>
<a name="4215"><span class="lineNum">    4215 </span>            : }</a>
<a name="4216"><span class="lineNum">    4216 </span>            : </a>
<a name="4217"><span class="lineNum">    4217 </span>            : /*---------------------------------------------------------------------------------------------</a>
<a name="4218"><span class="lineNum">    4218 </span>            :  * (function: pad_with_zeros)</a>
<a name="4219"><span class="lineNum">    4219 </span>            :  *-------------------------------------------------------------------------------------------*/</a>
<a name="4220"><span class="lineNum">    4220 </span><span class="lineCov">      63582 : void pad_with_zeros(ast_node_t* node, signal_list_t* list, int pad_size, char* /*instance_name_prefix*/) {</span></a>
<a name="4221"><span class="lineNum">    4221 </span><span class="lineCov">      63582 :     int i;</span></a>
<a name="4222"><span class="lineNum">    4222 </span>            : </a>
<a name="4223"><span class="lineNum">    4223 </span><span class="lineCov">      63582 :     if (pad_size &gt; list-&gt;count) {</span></a>
<a name="4224"><span class="lineNum">    4224 </span><span class="lineCov">      21907 :         for (i = list-&gt;count; i &lt; pad_size; i++) {</span></a>
<a name="4225"><span class="lineNum">    4225 </span><span class="lineCov">      19810 :             if (global_args.all_warnings)</span></a>
<a name="4226"><span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                 warning_message(NETLIST, node-&gt;line_number, node-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="4227"><span class="lineNum">    4227 </span>            :                                 &quot;Padding an input port with 0 for operation (likely compare)\n&quot;);</a>
<a name="4228"><span class="lineNum">    4228 </span><span class="lineCov">      19810 :             add_pin_to_signal_list(list, get_zero_pin(verilog_netlist));</span></a>
<a name="4229"><span class="lineNum">    4229 </span>            :         }</a>
<a name="4230"><span class="lineNum">    4230 </span><span class="lineCov">      61485 :     } else if (pad_size &lt; list-&gt;count) {</span></a>
<a name="4231"><span class="lineNum">    4231 </span><span class="lineCov">      29694 :         if (global_args.all_warnings)</span></a>
<a name="4232"><span class="lineNum">    4232 </span><span class="lineNoCov">          0 :             warning_message(NETLIST, node-&gt;line_number, node-&gt;file_number, &quot;%s&quot;,</span></a>
<a name="4233"><span class="lineNum">    4233 </span>            :                             &quot;More driver pins than nets to drive.  This means that for this operation you are losing some of the most significant bits\n&quot;);</a>
<a name="4234"><span class="lineNum">    4234 </span>            :     }</a>
<a name="4235"><span class="lineNum">    4235 </span><span class="lineCov">      63582 : }</span></a>
<a name="4236"><span class="lineNum">    4236 </span>            : </a>
<a name="4237"><span class="lineNum">    4237 </span>            : /*--------------------------------------------------------------------------</a>
<a name="4238"><span class="lineNum">    4238 </span>            :  * (function: create_dual_port_ram_block)</a>
<a name="4239"><span class="lineNum">    4239 </span>            :  *      This function creates a dual port ram block node in the netlist</a>
<a name="4240"><span class="lineNum">    4240 </span>            :  *      and hooks up the inputs and outputs.</a>
<a name="4241"><span class="lineNum">    4241 </span>            :  *------------------------------------------------------------------------*/</a>
<a name="4242"><span class="lineNum">    4242 </span><span class="lineCov">        270 : signal_list_t* create_dual_port_ram_block(ast_node_t* block, char* instance_name_prefix, t_model* hb_model, sc_hierarchy* local_ref) {</span></a>
<a name="4243"><span class="lineNum">    4243 </span><span class="lineCov">        270 :     if (!hb_model || !is_ast_dp_ram(block))</span></a>
<a name="4244"><span class="lineNum">    4244 </span><span class="lineNoCov">          0 :         error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;%s&quot;, &quot;Error in creating dual port ram\n&quot;);</span></a>
<a name="4245"><span class="lineNum">    4245 </span>            : </a>
<a name="4246"><span class="lineNum">    4246 </span><span class="lineCov">        270 :     block-&gt;type = RAM;</span></a>
<a name="4247"><span class="lineNum">    4247 </span>            : </a>
<a name="4248"><span class="lineNum">    4248 </span><span class="lineCov">        270 :     ast_node_t* block_instance = block-&gt;children[1];</span></a>
<a name="4249"><span class="lineNum">    4249 </span><span class="lineCov">        270 :     ast_node_t* block_list = block_instance-&gt;children[1];</span></a>
<a name="4250"><span class="lineNum">    4250 </span><span class="lineCov">        270 :     ast_node_t* block_connect;</span></a>
<a name="4251"><span class="lineNum">    4251 </span>            : </a>
<a name="4252"><span class="lineNum">    4252 </span>            :     /* create the node */</a>
<a name="4253"><span class="lineNum">    4253 </span><span class="lineCov">        270 :     nnode_t* block_node = allocate_nnode();</span></a>
<a name="4254"><span class="lineNum">    4254 </span>            :     /* store all of the relevant info */</a>
<a name="4255"><span class="lineNum">    4255 </span><span class="lineCov">        270 :     block_node-&gt;related_ast_node = block;</span></a>
<a name="4256"><span class="lineNum">    4256 </span><span class="lineCov">        270 :     block_node-&gt;type = HARD_IP;</span></a>
<a name="4257"><span class="lineNum">    4257 </span><span class="lineCov">        270 :     block_node-&gt;name = hard_node_name(block_node, instance_name_prefix, block-&gt;children[0]-&gt;types.identifier, block_instance-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4258"><span class="lineNum">    4258 </span>            : </a>
<a name="4259"><span class="lineNum">    4259 </span>            :     /* Declare the hard block as used for the blif generation */</a>
<a name="4260"><span class="lineNum">    4260 </span><span class="lineCov">        270 :     hb_model-&gt;used = 1;</span></a>
<a name="4261"><span class="lineNum">    4261 </span>            : </a>
<a name="4262"><span class="lineNum">    4262 </span>            :     /* Need to do a sanity check to make sure ports line up */</a>
<a name="4263"><span class="lineNum">    4263 </span><span class="lineCov">        270 :     t_model_ports* hb_ports;</span></a>
<a name="4264"><span class="lineNum">    4264 </span><span class="lineCov">        270 :     long i;</span></a>
<a name="4265"><span class="lineNum">    4265 </span><span class="lineCov">       2700 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4266"><span class="lineNum">    4266 </span><span class="lineCov">       2430 :         block_connect = block_list-&gt;children[i];</span></a>
<a name="4267"><span class="lineNum">    4267 </span><span class="lineCov">       2430 :         char* ip_name = block_connect-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4268"><span class="lineNum">    4268 </span><span class="lineCov">       2430 :         hb_ports = hb_model-&gt;inputs;</span></a>
<a name="4269"><span class="lineNum">    4269 </span>            : </a>
<a name="4270"><span class="lineNum">    4270 </span><span class="lineCov">      11880 :         while (hb_ports &amp;&amp; strcmp(hb_ports-&gt;name, ip_name))</span></a>
<a name="4271"><span class="lineNum">    4271 </span><span class="lineCov">       9450 :             hb_ports = hb_ports-&gt;next;</span></a>
<a name="4272"><span class="lineNum">    4272 </span>            : </a>
<a name="4273"><span class="lineNum">    4273 </span><span class="lineCov">       2430 :         if (!hb_ports) {</span></a>
<a name="4274"><span class="lineNum">    4274 </span><span class="lineCov">        540 :             hb_ports = hb_model-&gt;outputs;</span></a>
<a name="4275"><span class="lineNum">    4275 </span><span class="lineCov">        810 :             while ((hb_ports != NULL) &amp;&amp; (strcmp(hb_ports-&gt;name, ip_name) != 0))</span></a>
<a name="4276"><span class="lineNum">    4276 </span><span class="lineCov">        270 :                 hb_ports = hb_ports-&gt;next;</span></a>
<a name="4277"><span class="lineNum">    4277 </span>            :         }</a>
<a name="4278"><span class="lineNum">    4278 </span>            : </a>
<a name="4279"><span class="lineNum">    4279 </span><span class="lineCov">       2430 :         if (!hb_ports)</span></a>
<a name="4280"><span class="lineNum">    4280 </span><span class="lineNoCov">          0 :             error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;Non-existant port %s in hard block %s\n&quot;, ip_name, block-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4281"><span class="lineNum">    4281 </span>            : </a>
<a name="4282"><span class="lineNum">    4282 </span>            :         /* Link the signal to the port definition */</a>
<a name="4283"><span class="lineNum">    4283 </span><span class="lineCov">       2430 :         block_connect-&gt;children[1]-&gt;hb_port = (void*)hb_ports;</span></a>
<a name="4284"><span class="lineNum">    4284 </span>            :     }</a>
<a name="4285"><span class="lineNum">    4285 </span>            : </a>
<a name="4286"><span class="lineNum">    4286 </span><span class="lineCov">        270 :     signal_list_t** in_list = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * block_list-&gt;num_children);</span></a>
<a name="4287"><span class="lineNum">    4287 </span><span class="lineCov">        270 :     int out_port_size1 = 0;</span></a>
<a name="4288"><span class="lineNum">    4288 </span><span class="lineCov">        270 :     int out_port_size2 = 0;</span></a>
<a name="4289"><span class="lineNum">    4289 </span><span class="lineCov">        270 :     int current_idx = 0;</span></a>
<a name="4290"><span class="lineNum">    4290 </span><span class="lineCov">       2700 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4291"><span class="lineNum">    4291 </span><span class="lineCov">       2430 :         int port_size;</span></a>
<a name="4292"><span class="lineNum">    4292 </span><span class="lineCov">       2430 :         ast_node_t* block_port_connect;</span></a>
<a name="4293"><span class="lineNum">    4293 </span>            : </a>
<a name="4294"><span class="lineNum">    4294 </span><span class="lineCov">       2430 :         in_list[i] = NULL;</span></a>
<a name="4295"><span class="lineNum">    4295 </span><span class="lineCov">       2430 :         block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4296"><span class="lineNum">    4296 </span><span class="lineCov">       2430 :         block_port_connect = block_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="4297"><span class="lineNum">    4297 </span><span class="lineCov">       2430 :         hb_ports = (t_model_ports*)block_list-&gt;children[i]-&gt;children[1]-&gt;hb_port;</span></a>
<a name="4298"><span class="lineNum">    4298 </span><span class="lineCov">       2430 :         char* ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4299"><span class="lineNum">    4299 </span>            : </a>
<a name="4300"><span class="lineNum">    4300 </span><span class="lineCov">       2430 :         if (hb_ports-&gt;dir == IN_PORT) {</span></a>
<a name="4301"><span class="lineNum">    4301 </span>            :             /* Create the pins for port if needed */</a>
<a name="4302"><span class="lineNum">    4302 </span><span class="lineCov">       1890 :             in_list[i] = create_pins(block_port_connect, NULL, instance_name_prefix, local_ref);</span></a>
<a name="4303"><span class="lineNum">    4303 </span><span class="lineCov">       1890 :             port_size = in_list[i]-&gt;count;</span></a>
<a name="4304"><span class="lineNum">    4304 </span><span class="lineCov">       1890 :             if (strcmp(hb_ports-&gt;name, &quot;data1&quot;) == 0)</span></a>
<a name="4305"><span class="lineNum">    4305 </span><span class="lineCov">        270 :                 out_port_size1 = port_size;</span></a>
<a name="4306"><span class="lineNum">    4306 </span><span class="lineCov">       1890 :             if (strcmp(hb_ports-&gt;name, &quot;data2&quot;) == 0)</span></a>
<a name="4307"><span class="lineNum">    4307 </span><span class="lineCov">        270 :                 out_port_size2 = port_size;</span></a>
<a name="4308"><span class="lineNum">    4308 </span>            : </a>
<a name="4309"><span class="lineNum">    4309 </span><span class="lineCov">       1890 :             int j;</span></a>
<a name="4310"><span class="lineNum">    4310 </span><span class="lineCov">      98814 :             for (j = 0; j &lt; port_size; j++)</span></a>
<a name="4311"><span class="lineNum">    4311 </span><span class="lineCov">      96924 :                 in_list[i]-&gt;pins[j]-&gt;mapping = ip_name;</span></a>
<a name="4312"><span class="lineNum">    4312 </span>            : </a>
<a name="4313"><span class="lineNum">    4313 </span>            :             /* allocate the pins needed */</a>
<a name="4314"><span class="lineNum">    4314 </span><span class="lineCov">       1890 :             allocate_more_input_pins(block_node, port_size);</span></a>
<a name="4315"><span class="lineNum">    4315 </span>            :             /* record this port size */</a>
<a name="4316"><span class="lineNum">    4316 </span><span class="lineCov">       1890 :             add_input_port_information(block_node, port_size);</span></a>
<a name="4317"><span class="lineNum">    4317 </span>            : </a>
<a name="4318"><span class="lineNum">    4318 </span>            :             /* hookup the input pins */</a>
<a name="4319"><span class="lineNum">    4319 </span><span class="lineCov">       1890 :             hookup_hb_input_pins_from_signal_list(block_node, current_idx, in_list[i], 0, port_size, verilog_netlist);</span></a>
<a name="4320"><span class="lineNum">    4320 </span>            : </a>
<a name="4321"><span class="lineNum">    4321 </span>            :             /* Name any grounded ports in the block mapping */</a>
<a name="4322"><span class="lineNum">    4322 </span><span class="lineCov">       1890 :             for (j = port_size; j &lt; port_size; j++)</span></a>
<a name="4323"><span class="lineNum">    4323 </span>            :                 block_node-&gt;input_pins[current_idx + j]-&gt;mapping = vtr::strdup(ip_name);</a>
<a name="4324"><span class="lineNum">    4324 </span><span class="lineCov">       1890 :             current_idx += port_size;</span></a>
<a name="4325"><span class="lineNum">    4325 </span>            :         }</a>
<a name="4326"><span class="lineNum">    4326 </span>            :     }</a>
<a name="4327"><span class="lineNum">    4327 </span>            : </a>
<a name="4328"><span class="lineNum">    4328 </span><span class="lineCov">        270 :     if (out_port_size2 != 0)</span></a>
<a name="4329"><span class="lineNum">    4329 </span><span class="lineCov">        270 :         oassert(out_port_size2 == out_port_size1);</span></a>
<a name="4330"><span class="lineNum">    4330 </span>            : </a>
<a name="4331"><span class="lineNum">    4331 </span><span class="lineCov">        270 :     int current_out_idx = 0;</span></a>
<a name="4332"><span class="lineNum">    4332 </span><span class="lineCov">        270 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="4333"><span class="lineNum">    4333 </span><span class="lineCov">       2700 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4334"><span class="lineNum">    4334 </span><span class="lineCov">       2430 :         block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4335"><span class="lineNum">    4335 </span><span class="lineCov">       2430 :         hb_ports = (t_model_ports*)block_list-&gt;children[i]-&gt;children[1]-&gt;hb_port;</span></a>
<a name="4336"><span class="lineNum">    4336 </span><span class="lineCov">       2430 :         char* ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4337"><span class="lineNum">    4337 </span>            : </a>
<a name="4338"><span class="lineNum">    4338 </span><span class="lineCov">       2430 :         int out_port_size;</span></a>
<a name="4339"><span class="lineNum">    4339 </span><span class="lineCov">       2430 :         if (strcmp(hb_ports-&gt;name, &quot;out1&quot;) == 0)</span></a>
<a name="4340"><span class="lineNum">    4340 </span>            :             out_port_size = out_port_size1;</a>
<a name="4341"><span class="lineNum">    4341 </span>            :         else</a>
<a name="4342"><span class="lineNum">    4342 </span><span class="lineCov">       2160 :             out_port_size = out_port_size2;</span></a>
<a name="4343"><span class="lineNum">    4343 </span>            : </a>
<a name="4344"><span class="lineNum">    4344 </span><span class="lineCov">       2430 :         if (hb_ports-&gt;dir != IN_PORT) {</span></a>
<a name="4345"><span class="lineNum">    4345 </span><span class="lineCov">        540 :             allocate_more_output_pins(block_node, out_port_size);</span></a>
<a name="4346"><span class="lineNum">    4346 </span><span class="lineCov">        540 :             add_output_port_information(block_node, out_port_size);</span></a>
<a name="4347"><span class="lineNum">    4347 </span>            : </a>
<a name="4348"><span class="lineNum">    4348 </span><span class="lineCov">       1080 :             char* alias_name = make_full_ref_name(</span></a>
<a name="4349"><span class="lineNum">    4349 </span>            :                 instance_name_prefix,</a>
<a name="4350"><span class="lineNum">    4350 </span><span class="lineCov">        540 :                 block-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4351"><span class="lineNum">    4351 </span><span class="lineCov">        540 :                 block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4352"><span class="lineNum">    4352 </span>            :                 ip_name, -1);</a>
<a name="4353"><span class="lineNum">    4353 </span>            : </a>
<a name="4354"><span class="lineNum">    4354 </span><span class="lineCov">        540 :             t_memory_port_sizes* ps = (t_memory_port_sizes*)vtr::calloc(1, sizeof(t_memory_port_sizes));</span></a>
<a name="4355"><span class="lineNum">    4355 </span><span class="lineCov">        540 :             ps-&gt;size = out_port_size;</span></a>
<a name="4356"><span class="lineNum">    4356 </span><span class="lineCov">        540 :             ps-&gt;name = alias_name;</span></a>
<a name="4357"><span class="lineNum">    4357 </span><span class="lineCov">        540 :             memory_port_size_list = insert_in_vptr_list(memory_port_size_list, ps);</span></a>
<a name="4358"><span class="lineNum">    4358 </span>            : </a>
<a name="4359"><span class="lineNum">    4359 </span>            :             /* make the implicit output list and hook up the outputs */</a>
<a name="4360"><span class="lineNum">    4360 </span><span class="lineCov">        540 :             int j;</span></a>
<a name="4361"><span class="lineNum">    4361 </span><span class="lineCov">      90810 :             for (j = 0; j &lt; out_port_size; j++) {</span></a>
<a name="4362"><span class="lineNum">    4362 </span><span class="lineCov">      90270 :                 char* pin_name = make_full_ref_name(</span></a>
<a name="4363"><span class="lineNum">    4363 </span>            :                     instance_name_prefix,</a>
<a name="4364"><span class="lineNum">    4364 </span><span class="lineCov">      90270 :                     block-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4365"><span class="lineNum">    4365 </span><span class="lineCov">      90270 :                     block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4366"><span class="lineNum">    4366 </span>            :                     ip_name,</a>
<a name="4367"><span class="lineNum">    4367 </span>            :                     (out_port_size &gt; 1) ? j : -1);</a>
<a name="4368"><span class="lineNum">    4368 </span>            : </a>
<a name="4369"><span class="lineNum">    4369 </span><span class="lineCov">      90270 :                 npin_t* new_pin1 = allocate_npin();</span></a>
<a name="4370"><span class="lineNum">    4370 </span><span class="lineCov">      90270 :                 new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, -1);</span></a>
<a name="4371"><span class="lineNum">    4371 </span><span class="lineCov">      90270 :                 new_pin1-&gt;name = pin_name;</span></a>
<a name="4372"><span class="lineNum">    4372 </span><span class="lineCov">      90270 :                 npin_t* new_pin2 = allocate_npin();</span></a>
<a name="4373"><span class="lineNum">    4373 </span><span class="lineCov">      90270 :                 nnet_t* new_net = allocate_nnet();</span></a>
<a name="4374"><span class="lineNum">    4374 </span><span class="lineCov">      90270 :                 new_net-&gt;name = hb_ports-&gt;name;</span></a>
<a name="4375"><span class="lineNum">    4375 </span>            :                 /* hook the output pin into the node */</a>
<a name="4376"><span class="lineNum">    4376 </span><span class="lineCov">      90270 :                 add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="4377"><span class="lineNum">    4377 </span>            :                 /* hook up new pin 1 into the new net */</a>
<a name="4378"><span class="lineNum">    4378 </span><span class="lineCov">      90270 :                 add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="4379"><span class="lineNum">    4379 </span>            :                 /* hook up the new pin 2 to this new net */</a>
<a name="4380"><span class="lineNum">    4380 </span><span class="lineCov">      90270 :                 add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="4381"><span class="lineNum">    4381 </span>            : </a>
<a name="4382"><span class="lineNum">    4382 </span>            :                 /* add the new_pin 2 to the list of outputs */</a>
<a name="4383"><span class="lineNum">    4383 </span><span class="lineCov">      90270 :                 add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="4384"><span class="lineNum">    4384 </span>            : </a>
<a name="4385"><span class="lineNum">    4385 </span>            :                 /* add the net to the list of inputs */</a>
<a name="4386"><span class="lineNum">    4386 </span><span class="lineCov">      90270 :                 long sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="4387"><span class="lineNum">    4387 </span><span class="lineCov">      90270 :                 input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="4388"><span class="lineNum">    4388 </span>            :             }</a>
<a name="4389"><span class="lineNum">    4389 </span><span class="lineCov">        540 :             current_out_idx += j;</span></a>
<a name="4390"><span class="lineNum">    4390 </span>            :         }</a>
<a name="4391"><span class="lineNum">    4391 </span>            :     }</a>
<a name="4392"><span class="lineNum">    4392 </span>            : </a>
<a name="4393"><span class="lineNum">    4393 </span><span class="lineCov">       2700 :     for (i = 0; i &lt; block_list-&gt;num_children; i++)</span></a>
<a name="4394"><span class="lineNum">    4394 </span><span class="lineCov">       2430 :         free_signal_list(in_list[i]);</span></a>
<a name="4395"><span class="lineNum">    4395 </span><span class="lineCov">        270 :     vtr::free(in_list);</span></a>
<a name="4396"><span class="lineNum">    4396 </span>            : </a>
<a name="4397"><span class="lineNum">    4397 </span><span class="lineCov">        270 :     dp_memory_list = insert_in_vptr_list(dp_memory_list, block_node);</span></a>
<a name="4398"><span class="lineNum">    4398 </span><span class="lineCov">        270 :     block_node-&gt;type = MEMORY;</span></a>
<a name="4399"><span class="lineNum">    4399 </span>            : </a>
<a name="4400"><span class="lineNum">    4400 </span><span class="lineCov">        270 :     return return_list;</span></a>
<a name="4401"><span class="lineNum">    4401 </span>            : }</a>
<a name="4402"><span class="lineNum">    4402 </span>            : </a>
<a name="4403"><span class="lineNum">    4403 </span>            : /*--------------------------------------------------------------------------</a>
<a name="4404"><span class="lineNum">    4404 </span>            :  * (function: create_single_port_ram_block)</a>
<a name="4405"><span class="lineNum">    4405 </span>            :  *      This function creates a single port ram block node in the netlist</a>
<a name="4406"><span class="lineNum">    4406 </span>            :  *      and hooks up the inputs and outputs.</a>
<a name="4407"><span class="lineNum">    4407 </span>            :  *------------------------------------------------------------------------*/</a>
<a name="4408"><span class="lineNum">    4408 </span><span class="lineCov">        100 : signal_list_t* create_single_port_ram_block(ast_node_t* block, char* instance_name_prefix, t_model* hb_model, sc_hierarchy* local_ref) {</span></a>
<a name="4409"><span class="lineNum">    4409 </span><span class="lineCov">        100 :     if (!hb_model || !is_ast_sp_ram(block))</span></a>
<a name="4410"><span class="lineNum">    4410 </span><span class="lineNoCov">          0 :         error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;%s&quot;, &quot;Error in creating single port ram\n&quot;);</span></a>
<a name="4411"><span class="lineNum">    4411 </span>            : </a>
<a name="4412"><span class="lineNum">    4412 </span>            :     // EDDIE: Uses new enum in ids: RAM (opposed to MEMORY from operation_t previously)</a>
<a name="4413"><span class="lineNum">    4413 </span><span class="lineCov">        100 :     block-&gt;type = RAM;</span></a>
<a name="4414"><span class="lineNum">    4414 </span><span class="lineCov">        100 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="4415"><span class="lineNum">    4415 </span><span class="lineCov">        100 :     int current_idx = 0;</span></a>
<a name="4416"><span class="lineNum">    4416 </span>            : </a>
<a name="4417"><span class="lineNum">    4417 </span>            :     /* create the node */</a>
<a name="4418"><span class="lineNum">    4418 </span><span class="lineCov">        100 :     nnode_t* block_node = allocate_nnode();</span></a>
<a name="4419"><span class="lineNum">    4419 </span>            :     /* store all of the relevant info */</a>
<a name="4420"><span class="lineNum">    4420 </span><span class="lineCov">        100 :     block_node-&gt;related_ast_node = block;</span></a>
<a name="4421"><span class="lineNum">    4421 </span><span class="lineCov">        100 :     block_node-&gt;type = HARD_IP;</span></a>
<a name="4422"><span class="lineNum">    4422 </span><span class="lineCov">        100 :     ast_node_t* block_instance = block-&gt;children[1];</span></a>
<a name="4423"><span class="lineNum">    4423 </span><span class="lineCov">        100 :     ast_node_t* block_list = block_instance-&gt;children[1];</span></a>
<a name="4424"><span class="lineNum">    4424 </span><span class="lineCov">        200 :     block_node-&gt;name = hard_node_name(block_node,</span></a>
<a name="4425"><span class="lineNum">    4425 </span>            :                                       instance_name_prefix,</a>
<a name="4426"><span class="lineNum">    4426 </span><span class="lineCov">        100 :                                       block-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4427"><span class="lineNum">    4427 </span><span class="lineCov">        100 :                                       block_instance-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4428"><span class="lineNum">    4428 </span>            : </a>
<a name="4429"><span class="lineNum">    4429 </span>            :     /* Declare the hard block as used for the blif generation */</a>
<a name="4430"><span class="lineNum">    4430 </span><span class="lineCov">        100 :     hb_model-&gt;used = 1;</span></a>
<a name="4431"><span class="lineNum">    4431 </span>            : </a>
<a name="4432"><span class="lineNum">    4432 </span>            :     /* Need to do a sanity check to make sure ports line up */</a>
<a name="4433"><span class="lineNum">    4433 </span><span class="lineCov">        100 :     ast_node_t* block_connect;</span></a>
<a name="4434"><span class="lineNum">    4434 </span><span class="lineCov">        100 :     char* ip_name = NULL;</span></a>
<a name="4435"><span class="lineNum">    4435 </span><span class="lineCov">        100 :     long i;</span></a>
<a name="4436"><span class="lineNum">    4436 </span><span class="lineCov">        100 :     t_model_ports* hb_ports;</span></a>
<a name="4437"><span class="lineNum">    4437 </span><span class="lineCov">        600 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4438"><span class="lineNum">    4438 </span><span class="lineCov">        500 :         block_connect = block_list-&gt;children[i];</span></a>
<a name="4439"><span class="lineNum">    4439 </span><span class="lineCov">        500 :         ip_name = block_connect-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4440"><span class="lineNum">    4440 </span><span class="lineCov">        500 :         hb_ports = hb_model-&gt;inputs;</span></a>
<a name="4441"><span class="lineNum">    4441 </span>            : </a>
<a name="4442"><span class="lineNum">    4442 </span><span class="lineCov">       1500 :         while (hb_ports &amp;&amp; strcmp(hb_ports-&gt;name, ip_name))</span></a>
<a name="4443"><span class="lineNum">    4443 </span><span class="lineCov">       1000 :             hb_ports = hb_ports-&gt;next;</span></a>
<a name="4444"><span class="lineNum">    4444 </span>            : </a>
<a name="4445"><span class="lineNum">    4445 </span><span class="lineCov">        500 :         if (!hb_ports) {</span></a>
<a name="4446"><span class="lineNum">    4446 </span><span class="lineCov">        100 :             hb_ports = hb_model-&gt;outputs;</span></a>
<a name="4447"><span class="lineNum">    4447 </span><span class="lineCov">        100 :             while (hb_ports &amp;&amp; strcmp(hb_ports-&gt;name, ip_name))</span></a>
<a name="4448"><span class="lineNum">    4448 </span><span class="lineNoCov">          0 :                 hb_ports = hb_ports-&gt;next;</span></a>
<a name="4449"><span class="lineNum">    4449 </span>            :         }</a>
<a name="4450"><span class="lineNum">    4450 </span>            : </a>
<a name="4451"><span class="lineNum">    4451 </span><span class="lineCov">        500 :         if (!hb_ports)</span></a>
<a name="4452"><span class="lineNum">    4452 </span><span class="lineNoCov">          0 :             error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;Non-existant port %s in hard block %s\n&quot;, ip_name, block-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4453"><span class="lineNum">    4453 </span>            : </a>
<a name="4454"><span class="lineNum">    4454 </span>            :         /* Link the signal to the port definition */</a>
<a name="4455"><span class="lineNum">    4455 </span><span class="lineCov">        500 :         block_connect-&gt;children[1]-&gt;hb_port = (void*)hb_ports;</span></a>
<a name="4456"><span class="lineNum">    4456 </span>            :     }</a>
<a name="4457"><span class="lineNum">    4457 </span>            : </a>
<a name="4458"><span class="lineNum">    4458 </span>            :     /* Need to make sure ALL ports are defined */</a>
<a name="4459"><span class="lineNum">    4459 </span><span class="lineCov">        100 :     hb_ports = hb_model-&gt;inputs;</span></a>
<a name="4460"><span class="lineNum">    4460 </span><span class="lineCov">        100 :     i = 0;</span></a>
<a name="4461"><span class="lineNum">    4461 </span><span class="lineCov">        500 :     while (hb_ports) {</span></a>
<a name="4462"><span class="lineNum">    4462 </span><span class="lineCov">        400 :         i++;</span></a>
<a name="4463"><span class="lineNum">    4463 </span><span class="lineCov">        400 :         hb_ports = hb_ports-&gt;next;</span></a>
<a name="4464"><span class="lineNum">    4464 </span>            :     }</a>
<a name="4465"><span class="lineNum">    4465 </span>            : </a>
<a name="4466"><span class="lineNum">    4466 </span><span class="lineCov">        100 :     hb_ports = hb_model-&gt;outputs;</span></a>
<a name="4467"><span class="lineNum">    4467 </span><span class="lineCov">        200 :     while (hb_ports) {</span></a>
<a name="4468"><span class="lineNum">    4468 </span><span class="lineCov">        100 :         i++;</span></a>
<a name="4469"><span class="lineNum">    4469 </span><span class="lineCov">        100 :         hb_ports = hb_ports-&gt;next;</span></a>
<a name="4470"><span class="lineNum">    4470 </span>            :     }</a>
<a name="4471"><span class="lineNum">    4471 </span>            : </a>
<a name="4472"><span class="lineNum">    4472 </span><span class="lineCov">        100 :     if (i != block_list-&gt;num_children)</span></a>
<a name="4473"><span class="lineNum">    4473 </span><span class="lineNoCov">          0 :         error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;Not all ports defined in hard block %s\n&quot;, ip_name);</span></a>
<a name="4474"><span class="lineNum">    4474 </span>            : </a>
<a name="4475"><span class="lineNum">    4475 </span><span class="lineCov">        100 :     signal_list_t** in_list = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * block_list-&gt;num_children);</span></a>
<a name="4476"><span class="lineNum">    4476 </span><span class="lineCov">        100 :     int out_port_size = 0;</span></a>
<a name="4477"><span class="lineNum">    4477 </span><span class="lineCov">        600 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4478"><span class="lineNum">    4478 </span><span class="lineCov">        500 :         int port_size;</span></a>
<a name="4479"><span class="lineNum">    4479 </span><span class="lineCov">        500 :         ast_node_t* block_port_connect;</span></a>
<a name="4480"><span class="lineNum">    4480 </span>            : </a>
<a name="4481"><span class="lineNum">    4481 </span><span class="lineCov">        500 :         in_list[i] = NULL;</span></a>
<a name="4482"><span class="lineNum">    4482 </span><span class="lineCov">        500 :         block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4483"><span class="lineNum">    4483 </span><span class="lineCov">        500 :         block_port_connect = block_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="4484"><span class="lineNum">    4484 </span><span class="lineCov">        500 :         hb_ports = (t_model_ports*)block_list-&gt;children[i]-&gt;children[1]-&gt;hb_port;</span></a>
<a name="4485"><span class="lineNum">    4485 </span><span class="lineCov">        500 :         ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4486"><span class="lineNum">    4486 </span>            : </a>
<a name="4487"><span class="lineNum">    4487 </span><span class="lineCov">        500 :         if (hb_ports-&gt;dir == IN_PORT) {</span></a>
<a name="4488"><span class="lineNum">    4488 </span>            :             /* Create the pins for port if needed */</a>
<a name="4489"><span class="lineNum">    4489 </span><span class="lineCov">        400 :             in_list[i] = create_pins(block_port_connect, NULL, instance_name_prefix, local_ref);</span></a>
<a name="4490"><span class="lineNum">    4490 </span><span class="lineCov">        400 :             port_size = in_list[i]-&gt;count;</span></a>
<a name="4491"><span class="lineNum">    4491 </span><span class="lineCov">        400 :             if (strcmp(hb_ports-&gt;name, &quot;data&quot;) == 0)</span></a>
<a name="4492"><span class="lineNum">    4492 </span><span class="lineCov">        100 :                 out_port_size = port_size;</span></a>
<a name="4493"><span class="lineNum">    4493 </span>            : </a>
<a name="4494"><span class="lineNum">    4494 </span><span class="lineCov">        400 :             int j;</span></a>
<a name="4495"><span class="lineNum">    4495 </span><span class="lineCov">       3445 :             for (j = 0; j &lt; port_size; j++)</span></a>
<a name="4496"><span class="lineNum">    4496 </span><span class="lineCov">       3045 :                 in_list[i]-&gt;pins[j]-&gt;mapping = ip_name;</span></a>
<a name="4497"><span class="lineNum">    4497 </span>            : </a>
<a name="4498"><span class="lineNum">    4498 </span>            :             /* allocate the pins needed */</a>
<a name="4499"><span class="lineNum">    4499 </span><span class="lineCov">        400 :             allocate_more_input_pins(block_node, port_size);</span></a>
<a name="4500"><span class="lineNum">    4500 </span>            :             /* record this port size */</a>
<a name="4501"><span class="lineNum">    4501 </span><span class="lineCov">        400 :             add_input_port_information(block_node, port_size);</span></a>
<a name="4502"><span class="lineNum">    4502 </span>            : </a>
<a name="4503"><span class="lineNum">    4503 </span>            :             /* hookup the input pins */</a>
<a name="4504"><span class="lineNum">    4504 </span><span class="lineCov">        400 :             hookup_hb_input_pins_from_signal_list(block_node, current_idx, in_list[i], 0, port_size, verilog_netlist);</span></a>
<a name="4505"><span class="lineNum">    4505 </span>            : </a>
<a name="4506"><span class="lineNum">    4506 </span>            :             /* Name any grounded ports in the block mapping */</a>
<a name="4507"><span class="lineNum">    4507 </span><span class="lineCov">        400 :             for (j = port_size; j &lt; port_size; j++)</span></a>
<a name="4508"><span class="lineNum">    4508 </span>            :                 block_node-&gt;input_pins[current_idx + j]-&gt;mapping = vtr::strdup(ip_name);</a>
<a name="4509"><span class="lineNum">    4509 </span><span class="lineCov">        400 :             current_idx += port_size;</span></a>
<a name="4510"><span class="lineNum">    4510 </span>            :         }</a>
<a name="4511"><span class="lineNum">    4511 </span>            :     }</a>
<a name="4512"><span class="lineNum">    4512 </span>            : </a>
<a name="4513"><span class="lineNum">    4513 </span>            :     int current_out_idx = 0;</a>
<a name="4514"><span class="lineNum">    4514 </span><span class="lineCov">        600 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4515"><span class="lineNum">    4515 </span><span class="lineCov">        500 :         block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4516"><span class="lineNum">    4516 </span><span class="lineCov">        500 :         hb_ports = (t_model_ports*)block_list-&gt;children[i]-&gt;children[1]-&gt;hb_port;</span></a>
<a name="4517"><span class="lineNum">    4517 </span><span class="lineCov">        500 :         ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4518"><span class="lineNum">    4518 </span>            : </a>
<a name="4519"><span class="lineNum">    4519 </span><span class="lineCov">        500 :         if (hb_ports-&gt;dir != IN_PORT) {</span></a>
<a name="4520"><span class="lineNum">    4520 </span><span class="lineCov">        100 :             allocate_more_output_pins(block_node, out_port_size);</span></a>
<a name="4521"><span class="lineNum">    4521 </span><span class="lineCov">        100 :             add_output_port_information(block_node, out_port_size);</span></a>
<a name="4522"><span class="lineNum">    4522 </span>            : </a>
<a name="4523"><span class="lineNum">    4523 </span><span class="lineCov">        200 :             char* alias_name = make_full_ref_name(</span></a>
<a name="4524"><span class="lineNum">    4524 </span>            :                 instance_name_prefix,</a>
<a name="4525"><span class="lineNum">    4525 </span><span class="lineCov">        100 :                 block-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4526"><span class="lineNum">    4526 </span><span class="lineCov">        100 :                 block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4527"><span class="lineNum">    4527 </span>            :                 ip_name, -1);</a>
<a name="4528"><span class="lineNum">    4528 </span><span class="lineCov">        100 :             t_memory_port_sizes* ps = (t_memory_port_sizes*)vtr::calloc(1, sizeof(t_memory_port_sizes));</span></a>
<a name="4529"><span class="lineNum">    4529 </span><span class="lineCov">        100 :             ps-&gt;size = out_port_size;</span></a>
<a name="4530"><span class="lineNum">    4530 </span><span class="lineCov">        100 :             ps-&gt;name = alias_name;</span></a>
<a name="4531"><span class="lineNum">    4531 </span><span class="lineCov">        100 :             memory_port_size_list = insert_in_vptr_list(memory_port_size_list, ps);</span></a>
<a name="4532"><span class="lineNum">    4532 </span>            : </a>
<a name="4533"><span class="lineNum">    4533 </span>            :             /* make the implicit output list and hook up the outputs */</a>
<a name="4534"><span class="lineNum">    4534 </span><span class="lineCov">        100 :             int j;</span></a>
<a name="4535"><span class="lineNum">    4535 </span><span class="lineCov">       1654 :             for (j = 0; j &lt; out_port_size; j++) {</span></a>
<a name="4536"><span class="lineNum">    4536 </span><span class="lineCov">       1554 :                 char* pin_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="4537"><span class="lineNum">    4537 </span><span class="lineCov">       1554 :                                                     block-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4538"><span class="lineNum">    4538 </span><span class="lineCov">       1554 :                                                     block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4539"><span class="lineNum">    4539 </span>            :                                                     ip_name,</a>
<a name="4540"><span class="lineNum">    4540 </span>            :                                                     (out_port_size &gt; 1) ? j : -1);</a>
<a name="4541"><span class="lineNum">    4541 </span>            : </a>
<a name="4542"><span class="lineNum">    4542 </span><span class="lineCov">       1554 :                 npin_t* new_pin1 = allocate_npin();</span></a>
<a name="4543"><span class="lineNum">    4543 </span><span class="lineCov">       1554 :                 new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, -1);</span></a>
<a name="4544"><span class="lineNum">    4544 </span><span class="lineCov">       1554 :                 new_pin1-&gt;name = pin_name;</span></a>
<a name="4545"><span class="lineNum">    4545 </span><span class="lineCov">       1554 :                 npin_t* new_pin2 = allocate_npin();</span></a>
<a name="4546"><span class="lineNum">    4546 </span>            : </a>
<a name="4547"><span class="lineNum">    4547 </span><span class="lineCov">       1554 :                 nnet_t* new_net = allocate_nnet();</span></a>
<a name="4548"><span class="lineNum">    4548 </span><span class="lineCov">       1554 :                 new_net-&gt;name = hb_ports-&gt;name;</span></a>
<a name="4549"><span class="lineNum">    4549 </span>            :                 /* hook the output pin into the node */</a>
<a name="4550"><span class="lineNum">    4550 </span><span class="lineCov">       1554 :                 add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="4551"><span class="lineNum">    4551 </span>            :                 /* hook up new pin 1 into the new net */</a>
<a name="4552"><span class="lineNum">    4552 </span><span class="lineCov">       1554 :                 add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="4553"><span class="lineNum">    4553 </span>            :                 /* hook up the new pin 2 to this new net */</a>
<a name="4554"><span class="lineNum">    4554 </span><span class="lineCov">       1554 :                 add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="4555"><span class="lineNum">    4555 </span>            : </a>
<a name="4556"><span class="lineNum">    4556 </span>            :                 /* add the new_pin 2 to the list of outputs */</a>
<a name="4557"><span class="lineNum">    4557 </span><span class="lineCov">       1554 :                 add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="4558"><span class="lineNum">    4558 </span>            : </a>
<a name="4559"><span class="lineNum">    4559 </span>            :                 /* add the net to the list of inputs */</a>
<a name="4560"><span class="lineNum">    4560 </span><span class="lineCov">       1554 :                 long sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="4561"><span class="lineNum">    4561 </span><span class="lineCov">       1554 :                 input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="4562"><span class="lineNum">    4562 </span>            :             }</a>
<a name="4563"><span class="lineNum">    4563 </span><span class="lineCov">        100 :             current_out_idx += j;</span></a>
<a name="4564"><span class="lineNum">    4564 </span>            :         }</a>
<a name="4565"><span class="lineNum">    4565 </span>            :     }</a>
<a name="4566"><span class="lineNum">    4566 </span>            : </a>
<a name="4567"><span class="lineNum">    4567 </span><span class="lineCov">        600 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4568"><span class="lineNum">    4568 </span><span class="lineCov">        500 :         free_signal_list(in_list[i]);</span></a>
<a name="4569"><span class="lineNum">    4569 </span>            :     }</a>
<a name="4570"><span class="lineNum">    4570 </span>            : </a>
<a name="4571"><span class="lineNum">    4571 </span><span class="lineCov">        100 :     vtr::free(in_list);</span></a>
<a name="4572"><span class="lineNum">    4572 </span>            : </a>
<a name="4573"><span class="lineNum">    4573 </span><span class="lineCov">        100 :     sp_memory_list = insert_in_vptr_list(sp_memory_list, block_node);</span></a>
<a name="4574"><span class="lineNum">    4574 </span><span class="lineCov">        100 :     block_node-&gt;type = MEMORY;</span></a>
<a name="4575"><span class="lineNum">    4575 </span><span class="lineCov">        100 :     block-&gt;net_node = block_node;</span></a>
<a name="4576"><span class="lineNum">    4576 </span>            : </a>
<a name="4577"><span class="lineNum">    4577 </span><span class="lineCov">        100 :     return return_list;</span></a>
<a name="4578"><span class="lineNum">    4578 </span>            : }</a>
<a name="4579"><span class="lineNum">    4579 </span>            : </a>
<a name="4580"><span class="lineNum">    4580 </span>            : /*</a>
<a name="4581"><span class="lineNum">    4581 </span>            :  * Creates an architecture independent memory block which will be mapped</a>
<a name="4582"><span class="lineNum">    4582 </span>            :  * to soft logic during the partial map.</a>
<a name="4583"><span class="lineNum">    4583 </span>            :  */</a>
<a name="4584"><span class="lineNum">    4584 </span><span class="lineCov">          9 : signal_list_t* create_soft_single_port_ram_block(ast_node_t* block, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="4585"><span class="lineNum">    4585 </span><span class="lineCov">          9 :     char* identifier = block-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4586"><span class="lineNum">    4586 </span>            : </a>
<a name="4587"><span class="lineNum">    4587 </span><span class="lineCov">          9 :     if (!is_ast_sp_ram(block))</span></a>
<a name="4588"><span class="lineNum">    4588 </span><span class="lineNoCov">          0 :         error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;%s&quot;, &quot;Error in creating soft single port ram\n&quot;);</span></a>
<a name="4589"><span class="lineNum">    4589 </span>            : </a>
<a name="4590"><span class="lineNum">    4590 </span><span class="lineCov">          9 :     block-&gt;type = RAM;</span></a>
<a name="4591"><span class="lineNum">    4591 </span>            : </a>
<a name="4592"><span class="lineNum">    4592 </span>            :     // create the node</a>
<a name="4593"><span class="lineNum">    4593 </span><span class="lineCov">          9 :     nnode_t* block_node = allocate_nnode();</span></a>
<a name="4594"><span class="lineNum">    4594 </span>            :     // store all of the relevant info</a>
<a name="4595"><span class="lineNum">    4595 </span><span class="lineCov">          9 :     block_node-&gt;related_ast_node = block;</span></a>
<a name="4596"><span class="lineNum">    4596 </span><span class="lineCov">          9 :     block_node-&gt;type = HARD_IP;</span></a>
<a name="4597"><span class="lineNum">    4597 </span><span class="lineCov">          9 :     ast_node_t* block_instance = block-&gt;children[1];</span></a>
<a name="4598"><span class="lineNum">    4598 </span><span class="lineCov">          9 :     ast_node_t* block_list = block_instance-&gt;children[1];</span></a>
<a name="4599"><span class="lineNum">    4599 </span><span class="lineCov">         18 :     block_node-&gt;name = hard_node_name(block_node,</span></a>
<a name="4600"><span class="lineNum">    4600 </span>            :                                       instance_name_prefix,</a>
<a name="4601"><span class="lineNum">    4601 </span>            :                                       identifier,</a>
<a name="4602"><span class="lineNum">    4602 </span><span class="lineCov">          9 :                                       block_instance-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4603"><span class="lineNum">    4603 </span>            : </a>
<a name="4604"><span class="lineNum">    4604 </span><span class="lineCov">          9 :     long i;</span></a>
<a name="4605"><span class="lineNum">    4605 </span><span class="lineCov">          9 :     signal_list_t** in_list = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * block_list-&gt;num_children);</span></a>
<a name="4606"><span class="lineNum">    4606 </span><span class="lineCov">          9 :     int out_port_size = 0;</span></a>
<a name="4607"><span class="lineNum">    4607 </span><span class="lineCov">          9 :     int current_idx = 0;</span></a>
<a name="4608"><span class="lineNum">    4608 </span><span class="lineCov">         54 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4609"><span class="lineNum">    4609 </span><span class="lineCov">         45 :         in_list[i] = NULL;</span></a>
<a name="4610"><span class="lineNum">    4610 </span><span class="lineCov">         45 :         ast_node_t* block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4611"><span class="lineNum">    4611 </span><span class="lineCov">         45 :         ast_node_t* block_port_connect = block_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="4612"><span class="lineNum">    4612 </span>            : </a>
<a name="4613"><span class="lineNum">    4613 </span><span class="lineCov">         45 :         char* ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4614"><span class="lineNum">    4614 </span>            : </a>
<a name="4615"><span class="lineNum">    4615 </span><span class="lineCov">         45 :         if (strcmp(ip_name, &quot;out&quot;)) {</span></a>
<a name="4616"><span class="lineNum">    4616 </span>            :             // Create the pins for port if needed</a>
<a name="4617"><span class="lineNum">    4617 </span><span class="lineCov">         36 :             in_list[i] = create_pins(block_port_connect, NULL, instance_name_prefix, local_ref);</span></a>
<a name="4618"><span class="lineNum">    4618 </span><span class="lineCov">         36 :             int port_size = in_list[i]-&gt;count;</span></a>
<a name="4619"><span class="lineNum">    4619 </span><span class="lineCov">         36 :             if (!strcmp(ip_name, &quot;data&quot;))</span></a>
<a name="4620"><span class="lineNum">    4620 </span><span class="lineCov">          9 :                 out_port_size = port_size;</span></a>
<a name="4621"><span class="lineNum">    4621 </span>            : </a>
<a name="4622"><span class="lineNum">    4622 </span><span class="lineCov">         36 :             int j;</span></a>
<a name="4623"><span class="lineNum">    4623 </span><span class="lineCov">        258 :             for (j = 0; j &lt; port_size; j++)</span></a>
<a name="4624"><span class="lineNum">    4624 </span><span class="lineCov">        222 :                 in_list[i]-&gt;pins[j]-&gt;mapping = ip_name;</span></a>
<a name="4625"><span class="lineNum">    4625 </span>            : </a>
<a name="4626"><span class="lineNum">    4626 </span>            :             // allocate the pins needed</a>
<a name="4627"><span class="lineNum">    4627 </span><span class="lineCov">         36 :             allocate_more_input_pins(block_node, port_size);</span></a>
<a name="4628"><span class="lineNum">    4628 </span>            : </a>
<a name="4629"><span class="lineNum">    4629 </span>            :             // record this port size</a>
<a name="4630"><span class="lineNum">    4630 </span><span class="lineCov">         36 :             add_input_port_information(block_node, port_size);</span></a>
<a name="4631"><span class="lineNum">    4631 </span>            : </a>
<a name="4632"><span class="lineNum">    4632 </span>            :             // hookup the input pins</a>
<a name="4633"><span class="lineNum">    4633 </span><span class="lineCov">         36 :             hookup_hb_input_pins_from_signal_list(block_node, current_idx, in_list[i], 0, port_size, verilog_netlist);</span></a>
<a name="4634"><span class="lineNum">    4634 </span>            : </a>
<a name="4635"><span class="lineNum">    4635 </span>            :             // Name any grounded ports in the block mapping</a>
<a name="4636"><span class="lineNum">    4636 </span><span class="lineCov">         36 :             for (j = port_size; j &lt; port_size; j++)</span></a>
<a name="4637"><span class="lineNum">    4637 </span>            :                 block_node-&gt;input_pins[current_idx + j]-&gt;mapping = vtr::strdup(ip_name);</a>
<a name="4638"><span class="lineNum">    4638 </span><span class="lineCov">         36 :             current_idx += port_size;</span></a>
<a name="4639"><span class="lineNum">    4639 </span>            :         }</a>
<a name="4640"><span class="lineNum">    4640 </span>            :     }</a>
<a name="4641"><span class="lineNum">    4641 </span>            : </a>
<a name="4642"><span class="lineNum">    4642 </span><span class="lineCov">          9 :     int current_out_idx = 0;</span></a>
<a name="4643"><span class="lineNum">    4643 </span><span class="lineCov">          9 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="4644"><span class="lineNum">    4644 </span><span class="lineCov">         54 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4645"><span class="lineNum">    4645 </span><span class="lineCov">         45 :         ast_node_t* block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4646"><span class="lineNum">    4646 </span><span class="lineCov">         45 :         char* ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4647"><span class="lineNum">    4647 </span>            : </a>
<a name="4648"><span class="lineNum">    4648 </span><span class="lineCov">         45 :         if (!strcmp(ip_name, &quot;out&quot;)) {</span></a>
<a name="4649"><span class="lineNum">    4649 </span><span class="lineCov">          9 :             allocate_more_output_pins(block_node, out_port_size);</span></a>
<a name="4650"><span class="lineNum">    4650 </span><span class="lineCov">          9 :             add_output_port_information(block_node, out_port_size);</span></a>
<a name="4651"><span class="lineNum">    4651 </span>            : </a>
<a name="4652"><span class="lineNum">    4652 </span><span class="lineCov">         18 :             char* alias_name = make_full_ref_name(</span></a>
<a name="4653"><span class="lineNum">    4653 </span>            :                 instance_name_prefix,</a>
<a name="4654"><span class="lineNum">    4654 </span>            :                 identifier,</a>
<a name="4655"><span class="lineNum">    4655 </span><span class="lineCov">          9 :                 block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4656"><span class="lineNum">    4656 </span><span class="lineCov">          9 :                 block_connect-&gt;types.identifier, -1);</span></a>
<a name="4657"><span class="lineNum">    4657 </span><span class="lineCov">          9 :             t_memory_port_sizes* ps = (t_memory_port_sizes*)vtr::calloc(1, sizeof(t_memory_port_sizes));</span></a>
<a name="4658"><span class="lineNum">    4658 </span><span class="lineCov">          9 :             ps-&gt;size = out_port_size;</span></a>
<a name="4659"><span class="lineNum">    4659 </span><span class="lineCov">          9 :             ps-&gt;name = alias_name;</span></a>
<a name="4660"><span class="lineNum">    4660 </span><span class="lineCov">          9 :             memory_port_size_list = insert_in_vptr_list(memory_port_size_list, ps);</span></a>
<a name="4661"><span class="lineNum">    4661 </span>            : </a>
<a name="4662"><span class="lineNum">    4662 </span>            :             // make the implicit output list and hook up the outputs</a>
<a name="4663"><span class="lineNum">    4663 </span><span class="lineCov">          9 :             int j;</span></a>
<a name="4664"><span class="lineNum">    4664 </span><span class="lineCov">        165 :             for (j = 0; j &lt; out_port_size; j++) {</span></a>
<a name="4665"><span class="lineNum">    4665 </span><span class="lineCov">        156 :                 char* pin_name;</span></a>
<a name="4666"><span class="lineNum">    4666 </span><span class="lineCov">        156 :                 if (out_port_size &gt; 1) {</span></a>
<a name="4667"><span class="lineNum">    4667 </span><span class="lineCov">        156 :                     pin_name = make_full_ref_name(instance_name_prefix,</span></a>
<a name="4668"><span class="lineNum">    4668 </span>            :                                                   identifier,</a>
<a name="4669"><span class="lineNum">    4669 </span><span class="lineCov">        156 :                                                   block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4670"><span class="lineNum">    4670 </span><span class="lineCov">        156 :                                                   block_connect-&gt;types.identifier, j);</span></a>
<a name="4671"><span class="lineNum">    4671 </span>            :                 } else {</a>
<a name="4672"><span class="lineNum">    4672 </span><span class="lineNoCov">          0 :                     pin_name = make_full_ref_name(</span></a>
<a name="4673"><span class="lineNum">    4673 </span>            :                         instance_name_prefix,</a>
<a name="4674"><span class="lineNum">    4674 </span>            :                         identifier,</a>
<a name="4675"><span class="lineNum">    4675 </span><span class="lineNoCov">          0 :                         block-&gt;children[1]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4676"><span class="lineNum">    4676 </span><span class="lineNoCov">          0 :                         block_connect-&gt;types.identifier, -1);</span></a>
<a name="4677"><span class="lineNum">    4677 </span>            :                 }</a>
<a name="4678"><span class="lineNum">    4678 </span>            : </a>
<a name="4679"><span class="lineNum">    4679 </span><span class="lineCov">        156 :                 npin_t* new_pin1 = allocate_npin();</span></a>
<a name="4680"><span class="lineNum">    4680 </span><span class="lineCov">        156 :                 new_pin1-&gt;mapping = ip_name;</span></a>
<a name="4681"><span class="lineNum">    4681 </span><span class="lineCov">        156 :                 new_pin1-&gt;name = pin_name;</span></a>
<a name="4682"><span class="lineNum">    4682 </span>            : </a>
<a name="4683"><span class="lineNum">    4683 </span><span class="lineCov">        156 :                 npin_t* new_pin2 = allocate_npin();</span></a>
<a name="4684"><span class="lineNum">    4684 </span>            : </a>
<a name="4685"><span class="lineNum">    4685 </span><span class="lineCov">        156 :                 nnet_t* new_net = allocate_nnet();</span></a>
<a name="4686"><span class="lineNum">    4686 </span><span class="lineCov">        156 :                 new_net-&gt;name = ip_name;</span></a>
<a name="4687"><span class="lineNum">    4687 </span>            : </a>
<a name="4688"><span class="lineNum">    4688 </span>            :                 // hook the output pin into the node</a>
<a name="4689"><span class="lineNum">    4689 </span><span class="lineCov">        156 :                 add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="4690"><span class="lineNum">    4690 </span>            :                 // hook up new pin 1 into the new net</a>
<a name="4691"><span class="lineNum">    4691 </span><span class="lineCov">        156 :                 add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="4692"><span class="lineNum">    4692 </span>            :                 // hook up the new pin 2 to this new net</a>
<a name="4693"><span class="lineNum">    4693 </span><span class="lineCov">        156 :                 add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="4694"><span class="lineNum">    4694 </span>            : </a>
<a name="4695"><span class="lineNum">    4695 </span>            :                 // add the new_pin 2 to the list of outputs</a>
<a name="4696"><span class="lineNum">    4696 </span><span class="lineCov">        156 :                 add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="4697"><span class="lineNum">    4697 </span>            : </a>
<a name="4698"><span class="lineNum">    4698 </span>            :                 // add the net to the list of inputs</a>
<a name="4699"><span class="lineNum">    4699 </span><span class="lineCov">        156 :                 long sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="4700"><span class="lineNum">    4700 </span><span class="lineCov">        156 :                 input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="4701"><span class="lineNum">    4701 </span>            :             }</a>
<a name="4702"><span class="lineNum">    4702 </span><span class="lineCov">          9 :             current_out_idx += j;</span></a>
<a name="4703"><span class="lineNum">    4703 </span>            :         }</a>
<a name="4704"><span class="lineNum">    4704 </span>            :     }</a>
<a name="4705"><span class="lineNum">    4705 </span>            : </a>
<a name="4706"><span class="lineNum">    4706 </span><span class="lineCov">         54 :     for (i = 0; i &lt; block_list-&gt;num_children; i++)</span></a>
<a name="4707"><span class="lineNum">    4707 </span><span class="lineCov">         45 :         free_signal_list(in_list[i]);</span></a>
<a name="4708"><span class="lineNum">    4708 </span>            : </a>
<a name="4709"><span class="lineNum">    4709 </span><span class="lineCov">          9 :     vtr::free(in_list);</span></a>
<a name="4710"><span class="lineNum">    4710 </span>            : </a>
<a name="4711"><span class="lineNum">    4711 </span><span class="lineCov">          9 :     block_node-&gt;type = MEMORY;</span></a>
<a name="4712"><span class="lineNum">    4712 </span><span class="lineCov">          9 :     block-&gt;net_node = block_node;</span></a>
<a name="4713"><span class="lineNum">    4713 </span>            : </a>
<a name="4714"><span class="lineNum">    4714 </span><span class="lineCov">          9 :     return return_list;</span></a>
<a name="4715"><span class="lineNum">    4715 </span>            : }</a>
<a name="4716"><span class="lineNum">    4716 </span>            : </a>
<a name="4717"><span class="lineNum">    4717 </span>            : /*</a>
<a name="4718"><span class="lineNum">    4718 </span>            :  * Creates an architecture independent memory block which will be mapped</a>
<a name="4719"><span class="lineNum">    4719 </span>            :  * to soft logic during the partial map.</a>
<a name="4720"><span class="lineNum">    4720 </span>            :  */</a>
<a name="4721"><span class="lineNum">    4721 </span><span class="lineNoCov">          0 : signal_list_t* create_soft_dual_port_ram_block(ast_node_t* block, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="4722"><span class="lineNum">    4722 </span><span class="lineNoCov">          0 :     char* identifier = block-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4723"><span class="lineNum">    4723 </span><span class="lineNoCov">          0 :     char* instance_name = block-&gt;children[1]-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4724"><span class="lineNum">    4724 </span>            : </a>
<a name="4725"><span class="lineNum">    4725 </span><span class="lineNoCov">          0 :     if (!is_ast_dp_ram(block))</span></a>
<a name="4726"><span class="lineNum">    4726 </span><span class="lineNoCov">          0 :         error_message(NETLIST, block-&gt;line_number, block-&gt;file_number, &quot;%s&quot;, &quot;Error in creating soft dual port ram\n&quot;);</span></a>
<a name="4727"><span class="lineNum">    4727 </span>            : </a>
<a name="4728"><span class="lineNum">    4728 </span><span class="lineNoCov">          0 :     block-&gt;type = RAM;</span></a>
<a name="4729"><span class="lineNum">    4729 </span>            : </a>
<a name="4730"><span class="lineNum">    4730 </span>            :     // create the node</a>
<a name="4731"><span class="lineNum">    4731 </span><span class="lineNoCov">          0 :     nnode_t* block_node = allocate_nnode();</span></a>
<a name="4732"><span class="lineNum">    4732 </span>            :     // store all of the relevant info</a>
<a name="4733"><span class="lineNum">    4733 </span><span class="lineNoCov">          0 :     block_node-&gt;related_ast_node = block;</span></a>
<a name="4734"><span class="lineNum">    4734 </span><span class="lineNoCov">          0 :     block_node-&gt;type = HARD_IP;</span></a>
<a name="4735"><span class="lineNum">    4735 </span><span class="lineNoCov">          0 :     ast_node_t* block_instance = block-&gt;children[1];</span></a>
<a name="4736"><span class="lineNum">    4736 </span><span class="lineNoCov">          0 :     ast_node_t* block_list = block_instance-&gt;children[1];</span></a>
<a name="4737"><span class="lineNum">    4737 </span><span class="lineNoCov">          0 :     block_node-&gt;name = hard_node_name(block_node,</span></a>
<a name="4738"><span class="lineNum">    4738 </span>            :                                       instance_name_prefix,</a>
<a name="4739"><span class="lineNum">    4739 </span>            :                                       identifier,</a>
<a name="4740"><span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                                       block_instance-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4741"><span class="lineNum">    4741 </span>            : </a>
<a name="4742"><span class="lineNum">    4742 </span><span class="lineNoCov">          0 :     long i;</span></a>
<a name="4743"><span class="lineNum">    4743 </span><span class="lineNoCov">          0 :     signal_list_t** in_list = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * block_list-&gt;num_children);</span></a>
<a name="4744"><span class="lineNum">    4744 </span><span class="lineNoCov">          0 :     int out1_size = 0;</span></a>
<a name="4745"><span class="lineNum">    4745 </span><span class="lineNoCov">          0 :     int out2_size = 0;</span></a>
<a name="4746"><span class="lineNum">    4746 </span><span class="lineNoCov">          0 :     int current_idx = 0;</span></a>
<a name="4747"><span class="lineNum">    4747 </span><span class="lineNoCov">          0 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4748"><span class="lineNum">    4748 </span><span class="lineNoCov">          0 :         in_list[i] = NULL;</span></a>
<a name="4749"><span class="lineNum">    4749 </span><span class="lineNoCov">          0 :         ast_node_t* block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4750"><span class="lineNum">    4750 </span><span class="lineNoCov">          0 :         ast_node_t* block_port_connect = block_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="4751"><span class="lineNum">    4751 </span>            : </a>
<a name="4752"><span class="lineNum">    4752 </span><span class="lineNoCov">          0 :         char* ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4753"><span class="lineNum">    4753 </span>            : </a>
<a name="4754"><span class="lineNum">    4754 </span><span class="lineNoCov">          0 :         int is_output = !strcmp(ip_name, &quot;out1&quot;) || !strcmp(ip_name, &quot;out2&quot;);</span></a>
<a name="4755"><span class="lineNum">    4755 </span>            : </a>
<a name="4756"><span class="lineNum">    4756 </span><span class="lineNoCov">          0 :         if (!is_output) {</span></a>
<a name="4757"><span class="lineNum">    4757 </span>            :             // Create the pins for port if needed</a>
<a name="4758"><span class="lineNum">    4758 </span><span class="lineNoCov">          0 :             in_list[i] = create_pins(block_port_connect, NULL, instance_name_prefix, local_ref);</span></a>
<a name="4759"><span class="lineNum">    4759 </span><span class="lineNoCov">          0 :             int port_size = in_list[i]-&gt;count;</span></a>
<a name="4760"><span class="lineNum">    4760 </span>            : </a>
<a name="4761"><span class="lineNum">    4761 </span><span class="lineNoCov">          0 :             if (!strcmp(ip_name, &quot;data1&quot;))</span></a>
<a name="4762"><span class="lineNum">    4762 </span>            :                 out1_size = port_size;</a>
<a name="4763"><span class="lineNum">    4763 </span><span class="lineNoCov">          0 :             else if (!strcmp(ip_name, &quot;data2&quot;))</span></a>
<a name="4764"><span class="lineNum">    4764 </span><span class="lineNoCov">          0 :                 out2_size = port_size;</span></a>
<a name="4765"><span class="lineNum">    4765 </span>            : </a>
<a name="4766"><span class="lineNum">    4766 </span><span class="lineNoCov">          0 :             int j;</span></a>
<a name="4767"><span class="lineNum">    4767 </span><span class="lineNoCov">          0 :             for (j = 0; j &lt; port_size; j++)</span></a>
<a name="4768"><span class="lineNum">    4768 </span><span class="lineNoCov">          0 :                 in_list[i]-&gt;pins[j]-&gt;mapping = ip_name;</span></a>
<a name="4769"><span class="lineNum">    4769 </span>            : </a>
<a name="4770"><span class="lineNum">    4770 </span>            :             // allocate the pins needed</a>
<a name="4771"><span class="lineNum">    4771 </span><span class="lineNoCov">          0 :             allocate_more_input_pins(block_node, port_size);</span></a>
<a name="4772"><span class="lineNum">    4772 </span>            : </a>
<a name="4773"><span class="lineNum">    4773 </span>            :             // record this port size</a>
<a name="4774"><span class="lineNum">    4774 </span><span class="lineNoCov">          0 :             add_input_port_information(block_node, port_size);</span></a>
<a name="4775"><span class="lineNum">    4775 </span>            : </a>
<a name="4776"><span class="lineNum">    4776 </span>            :             // hookup the input pins</a>
<a name="4777"><span class="lineNum">    4777 </span><span class="lineNoCov">          0 :             hookup_hb_input_pins_from_signal_list(block_node, current_idx, in_list[i], 0, port_size, verilog_netlist);</span></a>
<a name="4778"><span class="lineNum">    4778 </span>            : </a>
<a name="4779"><span class="lineNum">    4779 </span>            :             // Name any grounded ports in the block mapping</a>
<a name="4780"><span class="lineNum">    4780 </span><span class="lineNoCov">          0 :             for (j = port_size; j &lt; port_size; j++)</span></a>
<a name="4781"><span class="lineNum">    4781 </span>            :                 block_node-&gt;input_pins[current_idx + j]-&gt;mapping = vtr::strdup(ip_name);</a>
<a name="4782"><span class="lineNum">    4782 </span>            : </a>
<a name="4783"><span class="lineNum">    4783 </span><span class="lineNoCov">          0 :             current_idx += port_size;</span></a>
<a name="4784"><span class="lineNum">    4784 </span>            :         }</a>
<a name="4785"><span class="lineNum">    4785 </span>            :     }</a>
<a name="4786"><span class="lineNum">    4786 </span>            : </a>
<a name="4787"><span class="lineNum">    4787 </span><span class="lineNoCov">          0 :     oassert(out1_size == out2_size);</span></a>
<a name="4788"><span class="lineNum">    4788 </span>            : </a>
<a name="4789"><span class="lineNum">    4789 </span><span class="lineNoCov">          0 :     int current_out_idx = 0;</span></a>
<a name="4790"><span class="lineNum">    4790 </span><span class="lineNoCov">          0 :     signal_list_t* return_list = init_signal_list();</span></a>
<a name="4791"><span class="lineNum">    4791 </span><span class="lineNoCov">          0 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4792"><span class="lineNum">    4792 </span><span class="lineNoCov">          0 :         ast_node_t* block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4793"><span class="lineNum">    4793 </span><span class="lineNoCov">          0 :         char* ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4794"><span class="lineNum">    4794 </span>            : </a>
<a name="4795"><span class="lineNum">    4795 </span><span class="lineNoCov">          0 :         int is_out1 = !strcmp(ip_name, &quot;out1&quot;);</span></a>
<a name="4796"><span class="lineNum">    4796 </span><span class="lineNoCov">          0 :         int is_out2 = !strcmp(ip_name, &quot;out2&quot;);</span></a>
<a name="4797"><span class="lineNum">    4797 </span><span class="lineNoCov">          0 :         int is_output = is_out1 || is_out2;</span></a>
<a name="4798"><span class="lineNum">    4798 </span>            : </a>
<a name="4799"><span class="lineNum">    4799 </span><span class="lineNoCov">          0 :         if (is_output) {</span></a>
<a name="4800"><span class="lineNum">    4800 </span><span class="lineNoCov">          0 :             char* alias_name = make_full_ref_name(</span></a>
<a name="4801"><span class="lineNum">    4801 </span>            :                 instance_name_prefix,</a>
<a name="4802"><span class="lineNum">    4802 </span>            :                 identifier,</a>
<a name="4803"><span class="lineNum">    4803 </span>            :                 instance_name,</a>
<a name="4804"><span class="lineNum">    4804 </span>            :                 ip_name, -1);</a>
<a name="4805"><span class="lineNum">    4805 </span>            : </a>
<a name="4806"><span class="lineNum">    4806 </span><span class="lineNoCov">          0 :             int port_size = is_out1 ? out1_size : out2_size;</span></a>
<a name="4807"><span class="lineNum">    4807 </span>            : </a>
<a name="4808"><span class="lineNum">    4808 </span><span class="lineNoCov">          0 :             allocate_more_output_pins(block_node, port_size);</span></a>
<a name="4809"><span class="lineNum">    4809 </span><span class="lineNoCov">          0 :             add_output_port_information(block_node, port_size);</span></a>
<a name="4810"><span class="lineNum">    4810 </span>            : </a>
<a name="4811"><span class="lineNum">    4811 </span><span class="lineNoCov">          0 :             t_memory_port_sizes* ps = (t_memory_port_sizes*)vtr::calloc(1, sizeof(t_memory_port_sizes));</span></a>
<a name="4812"><span class="lineNum">    4812 </span><span class="lineNoCov">          0 :             ps-&gt;size = port_size;</span></a>
<a name="4813"><span class="lineNum">    4813 </span><span class="lineNoCov">          0 :             ps-&gt;name = alias_name;</span></a>
<a name="4814"><span class="lineNum">    4814 </span><span class="lineNoCov">          0 :             memory_port_size_list = insert_in_vptr_list(memory_port_size_list, ps);</span></a>
<a name="4815"><span class="lineNum">    4815 </span>            : </a>
<a name="4816"><span class="lineNum">    4816 </span>            :             // make the implicit output list and hook up the outputs</a>
<a name="4817"><span class="lineNum">    4817 </span><span class="lineNoCov">          0 :             int j;</span></a>
<a name="4818"><span class="lineNum">    4818 </span><span class="lineNoCov">          0 :             for (j = 0; j &lt; port_size; j++) {</span></a>
<a name="4819"><span class="lineNum">    4819 </span><span class="lineNoCov">          0 :                 char* pin_name = make_full_ref_name(</span></a>
<a name="4820"><span class="lineNum">    4820 </span>            :                     instance_name_prefix,</a>
<a name="4821"><span class="lineNum">    4821 </span>            :                     identifier,</a>
<a name="4822"><span class="lineNum">    4822 </span>            :                     instance_name,</a>
<a name="4823"><span class="lineNum">    4823 </span>            :                     ip_name,</a>
<a name="4824"><span class="lineNum">    4824 </span>            :                     (port_size &gt; 1) ? j : -1);</a>
<a name="4825"><span class="lineNum">    4825 </span>            : </a>
<a name="4826"><span class="lineNum">    4826 </span><span class="lineNoCov">          0 :                 npin_t* new_pin1 = allocate_npin();</span></a>
<a name="4827"><span class="lineNum">    4827 </span><span class="lineNoCov">          0 :                 new_pin1-&gt;mapping = ip_name;</span></a>
<a name="4828"><span class="lineNum">    4828 </span><span class="lineNoCov">          0 :                 new_pin1-&gt;name = pin_name;</span></a>
<a name="4829"><span class="lineNum">    4829 </span>            : </a>
<a name="4830"><span class="lineNum">    4830 </span><span class="lineNoCov">          0 :                 npin_t* new_pin2 = allocate_npin();</span></a>
<a name="4831"><span class="lineNum">    4831 </span>            : </a>
<a name="4832"><span class="lineNum">    4832 </span><span class="lineNoCov">          0 :                 nnet_t* new_net = allocate_nnet();</span></a>
<a name="4833"><span class="lineNum">    4833 </span><span class="lineNoCov">          0 :                 new_net-&gt;name = ip_name;</span></a>
<a name="4834"><span class="lineNum">    4834 </span>            : </a>
<a name="4835"><span class="lineNum">    4835 </span>            :                 // hook the output pin into the node</a>
<a name="4836"><span class="lineNum">    4836 </span><span class="lineNoCov">          0 :                 add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="4837"><span class="lineNum">    4837 </span>            :                 // hook up new pin 1 into the new net</a>
<a name="4838"><span class="lineNum">    4838 </span><span class="lineNoCov">          0 :                 add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="4839"><span class="lineNum">    4839 </span>            :                 // hook up the new pin 2 to this new net</a>
<a name="4840"><span class="lineNum">    4840 </span><span class="lineNoCov">          0 :                 add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="4841"><span class="lineNum">    4841 </span>            : </a>
<a name="4842"><span class="lineNum">    4842 </span>            :                 // add the new_pin 2 to the list of outputs</a>
<a name="4843"><span class="lineNum">    4843 </span><span class="lineNoCov">          0 :                 add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="4844"><span class="lineNum">    4844 </span>            : </a>
<a name="4845"><span class="lineNum">    4845 </span>            :                 // add the net to the list of inputs</a>
<a name="4846"><span class="lineNum">    4846 </span><span class="lineNoCov">          0 :                 long sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="4847"><span class="lineNum">    4847 </span><span class="lineNoCov">          0 :                 input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="4848"><span class="lineNum">    4848 </span>            :             }</a>
<a name="4849"><span class="lineNum">    4849 </span><span class="lineNoCov">          0 :             current_out_idx += j;</span></a>
<a name="4850"><span class="lineNum">    4850 </span>            :         }</a>
<a name="4851"><span class="lineNum">    4851 </span>            :     }</a>
<a name="4852"><span class="lineNum">    4852 </span>            : </a>
<a name="4853"><span class="lineNum">    4853 </span><span class="lineNoCov">          0 :     for (i = 0; i &lt; block_list-&gt;num_children; i++)</span></a>
<a name="4854"><span class="lineNum">    4854 </span><span class="lineNoCov">          0 :         free_signal_list(in_list[i]);</span></a>
<a name="4855"><span class="lineNum">    4855 </span>            : </a>
<a name="4856"><span class="lineNum">    4856 </span><span class="lineNoCov">          0 :     vtr::free(in_list);</span></a>
<a name="4857"><span class="lineNum">    4857 </span>            : </a>
<a name="4858"><span class="lineNum">    4858 </span><span class="lineNoCov">          0 :     block_node-&gt;type = MEMORY;</span></a>
<a name="4859"><span class="lineNum">    4859 </span><span class="lineNoCov">          0 :     block-&gt;net_node = block_node;</span></a>
<a name="4860"><span class="lineNum">    4860 </span>            : </a>
<a name="4861"><span class="lineNum">    4861 </span><span class="lineNoCov">          0 :     return return_list;</span></a>
<a name="4862"><span class="lineNum">    4862 </span>            : }</a>
<a name="4863"><span class="lineNum">    4863 </span>            : </a>
<a name="4864"><span class="lineNum">    4864 </span>            : /*--------------------------------------------------------------------------</a>
<a name="4865"><span class="lineNum">    4865 </span>            :  * (function: create_hard_block)</a>
<a name="4866"><span class="lineNum">    4866 </span>            :  *      This function creates a hard block node in the netlist and hooks up the</a>
<a name="4867"><span class="lineNum">    4867 </span>            :  *      inputs and outputs.</a>
<a name="4868"><span class="lineNum">    4868 </span>            :  *------------------------------------------------------------------------*/</a>
<a name="4869"><span class="lineNum">    4869 </span>            : </a>
<a name="4870"><span class="lineNum">    4870 </span><span class="lineCov">        391 : signal_list_t* create_hard_block(ast_node_t* block, char* instance_name_prefix, sc_hierarchy* local_ref) {</span></a>
<a name="4871"><span class="lineNum">    4871 </span><span class="lineCov">        391 :     signal_list_t **in_list, *return_list;</span></a>
<a name="4872"><span class="lineNum">    4872 </span><span class="lineCov">        391 :     nnode_t* block_node;</span></a>
<a name="4873"><span class="lineNum">    4873 </span><span class="lineCov">        391 :     ast_node_t* block_instance = block-&gt;children[1];</span></a>
<a name="4874"><span class="lineNum">    4874 </span><span class="lineCov">        391 :     ast_node_t* block_list = block_instance-&gt;children[1];</span></a>
<a name="4875"><span class="lineNum">    4875 </span><span class="lineCov">        391 :     ast_node_t* block_connect;</span></a>
<a name="4876"><span class="lineNum">    4876 </span><span class="lineCov">        391 :     char* ip_name;</span></a>
<a name="4877"><span class="lineNum">    4877 </span><span class="lineCov">        391 :     t_model_ports* hb_ports = NULL;</span></a>
<a name="4878"><span class="lineNum">    4878 </span><span class="lineCov">        391 :     long i;</span></a>
<a name="4879"><span class="lineNum">    4879 </span><span class="lineCov">        391 :     int j, current_idx, current_out_idx;</span></a>
<a name="4880"><span class="lineNum">    4880 </span><span class="lineCov">        391 :     int is_mult = 0;</span></a>
<a name="4881"><span class="lineNum">    4881 </span><span class="lineCov">        391 :     int mult_size = 0;</span></a>
<a name="4882"><span class="lineNum">    4882 </span><span class="lineCov">        391 :     int adder_size = 0;</span></a>
<a name="4883"><span class="lineNum">    4883 </span><span class="lineCov">        391 :     int is_adder = 0;</span></a>
<a name="4884"><span class="lineNum">    4884 </span>            : </a>
<a name="4885"><span class="lineNum">    4885 </span><span class="lineCov">        391 :     char* identifier = block-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4886"><span class="lineNum">    4886 </span>            : </a>
<a name="4887"><span class="lineNum">    4887 </span>            :     /* See if the hard block declared is supported by FPGA architecture */</a>
<a name="4888"><span class="lineNum">    4888 </span><span class="lineCov">        391 :     t_model* hb_model = find_hard_block(identifier);</span></a>
<a name="4889"><span class="lineNum">    4889 </span>            : </a>
<a name="4890"><span class="lineNum">    4890 </span>            :     /* single_port_ram's are a special case due to splitting */</a>
<a name="4891"><span class="lineNum">    4891 </span><span class="lineCov">        391 :     if (is_ast_sp_ram(block)) {</span></a>
<a name="4892"><span class="lineNum">    4892 </span><span class="lineCov">        109 :         if (hb_model)</span></a>
<a name="4893"><span class="lineNum">    4893 </span><span class="lineCov">        100 :             return create_single_port_ram_block(block, instance_name_prefix, hb_model, local_ref);</span></a>
<a name="4894"><span class="lineNum">    4894 </span>            :         else</a>
<a name="4895"><span class="lineNum">    4895 </span><span class="lineCov">          9 :             return create_soft_single_port_ram_block(block, instance_name_prefix, local_ref);</span></a>
<a name="4896"><span class="lineNum">    4896 </span>            :     }</a>
<a name="4897"><span class="lineNum">    4897 </span>            : </a>
<a name="4898"><span class="lineNum">    4898 </span>            :     /* dual_port_ram's are a special case due to splitting */</a>
<a name="4899"><span class="lineNum">    4899 </span><span class="lineCov">        282 :     if (is_ast_dp_ram(block)) {</span></a>
<a name="4900"><span class="lineNum">    4900 </span><span class="lineCov">        270 :         if (hb_model)</span></a>
<a name="4901"><span class="lineNum">    4901 </span><span class="lineCov">        270 :             return create_dual_port_ram_block(block, instance_name_prefix, hb_model, local_ref);</span></a>
<a name="4902"><span class="lineNum">    4902 </span>            :         else</a>
<a name="4903"><span class="lineNum">    4903 </span><span class="lineNoCov">          0 :             return create_soft_dual_port_ram_block(block, instance_name_prefix, local_ref);</span></a>
<a name="4904"><span class="lineNum">    4904 </span>            :     }</a>
<a name="4905"><span class="lineNum">    4905 </span>            : </a>
<a name="4906"><span class="lineNum">    4906 </span>            :     /* TODO: create_soft_adder_block()/create_soft_multiplier_block()??? */</a>
<a name="4907"><span class="lineNum">    4907 </span>            : </a>
<a name="4908"><span class="lineNum">    4908 </span><span class="lineCov">         12 :     if (!hb_model) {</span></a>
<a name="4909"><span class="lineNum">    4909 </span><span class="lineNoCov">          0 :         error_message(NETLIST, block-&gt;line_number, block-&gt;file_number,</span></a>
<a name="4910"><span class="lineNum">    4910 </span>            :                       &quot;Found Hard Block \&quot;%s\&quot;: Not supported by FPGA Architecture\n&quot;, identifier);</a>
<a name="4911"><span class="lineNum">    4911 </span>            :     }</a>
<a name="4912"><span class="lineNum">    4912 </span>            : </a>
<a name="4913"><span class="lineNum">    4913 </span>            :     /* memory's are a special case due to splitting */</a>
<a name="4914"><span class="lineNum">    4914 </span><span class="lineCov">         12 :     if (strcmp(hb_model-&gt;name, &quot;multiply&quot;) == 0) {</span></a>
<a name="4915"><span class="lineNum">    4915 </span>            :         is_mult = 1;</a>
<a name="4916"><span class="lineNum">    4916 </span><span class="lineCov">          4 :     } else if (strcmp(hb_model-&gt;name, &quot;adder&quot;) == 0) {</span></a>
<a name="4917"><span class="lineNum">    4917 </span><span class="lineCov">          4 :         is_adder = 1;</span></a>
<a name="4918"><span class="lineNum">    4918 </span>            :     }</a>
<a name="4919"><span class="lineNum">    4919 </span>            : </a>
<a name="4920"><span class="lineNum">    4920 </span><span class="lineCov">         12 :     return_list = init_signal_list();</span></a>
<a name="4921"><span class="lineNum">    4921 </span><span class="lineCov">         12 :     current_idx = 0;</span></a>
<a name="4922"><span class="lineNum">    4922 </span><span class="lineCov">         12 :     current_out_idx = 0;</span></a>
<a name="4923"><span class="lineNum">    4923 </span>            : </a>
<a name="4924"><span class="lineNum">    4924 </span>            :     /* create the node */</a>
<a name="4925"><span class="lineNum">    4925 </span><span class="lineCov">         12 :     block_node = allocate_nnode();</span></a>
<a name="4926"><span class="lineNum">    4926 </span>            :     /* store all of the relevant info */</a>
<a name="4927"><span class="lineNum">    4927 </span><span class="lineCov">         12 :     block_node-&gt;related_ast_node = block;</span></a>
<a name="4928"><span class="lineNum">    4928 </span><span class="lineCov">         12 :     block_node-&gt;type = HARD_IP;</span></a>
<a name="4929"><span class="lineNum">    4929 </span><span class="lineCov">         24 :     block_node-&gt;name = hard_node_name(</span></a>
<a name="4930"><span class="lineNum">    4930 </span>            :         block_node,</a>
<a name="4931"><span class="lineNum">    4931 </span>            :         instance_name_prefix,</a>
<a name="4932"><span class="lineNum">    4932 </span><span class="lineCov">         12 :         block-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="4933"><span class="lineNum">    4933 </span><span class="lineCov">         12 :         block_instance-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4934"><span class="lineNum">    4934 </span>            : </a>
<a name="4935"><span class="lineNum">    4935 </span>            :     /* Declare the hard block as used for the blif generation */</a>
<a name="4936"><span class="lineNum">    4936 </span><span class="lineCov">         12 :     hb_model-&gt;used = 1;</span></a>
<a name="4937"><span class="lineNum">    4937 </span>            : </a>
<a name="4938"><span class="lineNum">    4938 </span>            :     /* Need to do a sanity check to make sure ports line up */</a>
<a name="4939"><span class="lineNum">    4939 </span><span class="lineCov">         56 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4940"><span class="lineNum">    4940 </span><span class="lineCov">         44 :         block_connect = block_list-&gt;children[i];</span></a>
<a name="4941"><span class="lineNum">    4941 </span><span class="lineCov">         44 :         ip_name = block_connect-&gt;children[0]-&gt;types.identifier;</span></a>
<a name="4942"><span class="lineNum">    4942 </span><span class="lineCov">         44 :         hb_ports = hb_model-&gt;inputs;</span></a>
<a name="4943"><span class="lineNum">    4943 </span><span class="lineCov">        104 :         while ((hb_ports != NULL) &amp;&amp; (strcmp(hb_ports-&gt;name, ip_name) != 0))</span></a>
<a name="4944"><span class="lineNum">    4944 </span><span class="lineCov">         60 :             hb_ports = hb_ports-&gt;next;</span></a>
<a name="4945"><span class="lineNum">    4945 </span><span class="lineCov">         44 :         if (hb_ports == NULL) {</span></a>
<a name="4946"><span class="lineNum">    4946 </span><span class="lineCov">         16 :             hb_ports = hb_model-&gt;outputs;</span></a>
<a name="4947"><span class="lineNum">    4947 </span><span class="lineCov">         20 :             while ((hb_ports != NULL) &amp;&amp; (strcmp(hb_ports-&gt;name, ip_name) != 0))</span></a>
<a name="4948"><span class="lineNum">    4948 </span><span class="lineCov">          4 :                 hb_ports = hb_ports-&gt;next;</span></a>
<a name="4949"><span class="lineNum">    4949 </span>            :         }</a>
<a name="4950"><span class="lineNum">    4950 </span>            : </a>
<a name="4951"><span class="lineNum">    4951 </span><span class="lineCov">         44 :         if (hb_ports == NULL) {</span></a>
<a name="4952"><span class="lineNum">    4952 </span><span class="lineNoCov">          0 :             error_message(NETLIST, block-&gt;children[0]-&gt;line_number, block-&gt;children[0]-&gt;file_number, &quot;Non-existant port %s in hard block %s\n&quot;, ip_name, block-&gt;children[0]-&gt;types.identifier);</span></a>
<a name="4953"><span class="lineNum">    4953 </span>            :         }</a>
<a name="4954"><span class="lineNum">    4954 </span>            : </a>
<a name="4955"><span class="lineNum">    4955 </span>            :         /* Link the signal to the port definition */</a>
<a name="4956"><span class="lineNum">    4956 </span><span class="lineCov">         44 :         block_connect-&gt;children[1]-&gt;hb_port = (void*)hb_ports;</span></a>
<a name="4957"><span class="lineNum">    4957 </span>            :     }</a>
<a name="4958"><span class="lineNum">    4958 </span>            : </a>
<a name="4959"><span class="lineNum">    4959 </span><span class="lineCov">         12 :     in_list = (signal_list_t**)vtr::malloc(sizeof(signal_list_t*) * block_list-&gt;num_children);</span></a>
<a name="4960"><span class="lineNum">    4960 </span><span class="lineCov">         56 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="4961"><span class="lineNum">    4961 </span><span class="lineCov">         44 :         int port_size;</span></a>
<a name="4962"><span class="lineNum">    4962 </span><span class="lineCov">         44 :         ast_node_t* block_port_connect;</span></a>
<a name="4963"><span class="lineNum">    4963 </span>            : </a>
<a name="4964"><span class="lineNum">    4964 </span><span class="lineCov">         44 :         in_list[i] = NULL;</span></a>
<a name="4965"><span class="lineNum">    4965 </span><span class="lineCov">         44 :         block_connect = block_list-&gt;children[i]-&gt;children[0];</span></a>
<a name="4966"><span class="lineNum">    4966 </span><span class="lineCov">         44 :         block_port_connect = block_list-&gt;children[i]-&gt;children[1];</span></a>
<a name="4967"><span class="lineNum">    4967 </span><span class="lineCov">         44 :         hb_ports = (t_model_ports*)block_list-&gt;children[i]-&gt;children[1]-&gt;hb_port;</span></a>
<a name="4968"><span class="lineNum">    4968 </span><span class="lineCov">         44 :         ip_name = block_connect-&gt;types.identifier;</span></a>
<a name="4969"><span class="lineNum">    4969 </span>            : </a>
<a name="4970"><span class="lineNum">    4970 </span><span class="lineCov">         44 :         if (hb_ports-&gt;dir == IN_PORT) {</span></a>
<a name="4971"><span class="lineNum">    4971 </span><span class="lineCov">         28 :             int min_size;</span></a>
<a name="4972"><span class="lineNum">    4972 </span>            : </a>
<a name="4973"><span class="lineNum">    4973 </span>            :             /* Create the pins for port if needed */</a>
<a name="4974"><span class="lineNum">    4974 </span><span class="lineCov">         28 :             in_list[i] = create_pins(block_port_connect, NULL, instance_name_prefix, local_ref);</span></a>
<a name="4975"><span class="lineNum">    4975 </span>            : </a>
<a name="4976"><span class="lineNum">    4976 </span>            :             /* Only map the required number of pins to match port size */</a>
<a name="4977"><span class="lineNum">    4977 </span><span class="lineCov">         28 :             port_size = hb_ports-&gt;size;</span></a>
<a name="4978"><span class="lineNum">    4978 </span><span class="lineCov">         28 :             if (in_list[i]-&gt;count &lt; port_size)</span></a>
<a name="4979"><span class="lineNum">    4979 </span><span class="lineCov">         16 :                 min_size = in_list[i]-&gt;count;</span></a>
<a name="4980"><span class="lineNum">    4980 </span>            :             else</a>
<a name="4981"><span class="lineNum">    4981 </span>            :                 min_size = port_size;</a>
<a name="4982"><span class="lineNum">    4982 </span>            : </a>
<a name="4983"><span class="lineNum">    4983 </span>            :             /* IF a multiplier - leave input size arbitrary with no padding */</a>
<a name="4984"><span class="lineNum">    4984 </span><span class="lineCov">         28 :             if (is_mult == 1) {</span></a>
<a name="4985"><span class="lineNum">    4985 </span><span class="lineCov">         16 :                 min_size = in_list[i]-&gt;count;</span></a>
<a name="4986"><span class="lineNum">    4986 </span><span class="lineCov">         16 :                 port_size = in_list[i]-&gt;count;</span></a>
<a name="4987"><span class="lineNum">    4987 </span><span class="lineCov">         16 :                 mult_size = mult_size + min_size;</span></a>
<a name="4988"><span class="lineNum">    4988 </span>            :             }</a>
<a name="4989"><span class="lineNum">    4989 </span>            : </a>
<a name="4990"><span class="lineNum">    4990 </span>            :             /* IF a adder -*/</a>
<a name="4991"><span class="lineNum">    4991 </span><span class="lineCov">         28 :             if (is_adder == 1) {</span></a>
<a name="4992"><span class="lineNum">    4992 </span><span class="lineCov">         12 :                 min_size = in_list[i]-&gt;count;</span></a>
<a name="4993"><span class="lineNum">    4993 </span><span class="lineCov">         12 :                 port_size = in_list[i]-&gt;count;</span></a>
<a name="4994"><span class="lineNum">    4994 </span><span class="lineCov">         12 :                 if (min_size &gt; adder_size) {</span></a>
<a name="4995"><span class="lineNum">    4995 </span>            :                     adder_size = min_size;</a>
<a name="4996"><span class="lineNum">    4996 </span>            :                 }</a>
<a name="4997"><span class="lineNum">    4997 </span>            :             }</a>
<a name="4998"><span class="lineNum">    4998 </span>            : </a>
<a name="4999"><span class="lineNum">    4999 </span><span class="lineCov">         80 :             for (j = 0; j &lt; min_size; j++)</span></a>
<a name="5000"><span class="lineNum">    5000 </span><span class="lineCov">         52 :                 in_list[i]-&gt;pins[j]-&gt;mapping = ip_name;</span></a>
<a name="5001"><span class="lineNum">    5001 </span>            : </a>
<a name="5002"><span class="lineNum">    5002 </span>            :             /* allocate the pins needed */</a>
<a name="5003"><span class="lineNum">    5003 </span><span class="lineCov">         28 :             allocate_more_input_pins(block_node, port_size);</span></a>
<a name="5004"><span class="lineNum">    5004 </span>            :             /* record this port size */</a>
<a name="5005"><span class="lineNum">    5005 </span><span class="lineCov">         28 :             add_input_port_information(block_node, port_size);</span></a>
<a name="5006"><span class="lineNum">    5006 </span>            : </a>
<a name="5007"><span class="lineNum">    5007 </span>            :             /* hookup the input pins */</a>
<a name="5008"><span class="lineNum">    5008 </span><span class="lineCov">         28 :             hookup_hb_input_pins_from_signal_list(block_node, current_idx, in_list[i], 0, port_size, verilog_netlist);</span></a>
<a name="5009"><span class="lineNum">    5009 </span>            : </a>
<a name="5010"><span class="lineNum">    5010 </span>            :             /* Name any grounded ports in the block mapping */</a>
<a name="5011"><span class="lineNum">    5011 </span><span class="lineCov">         28 :             for (j = min_size; j &lt; port_size; j++)</span></a>
<a name="5012"><span class="lineNum">    5012 </span><span class="lineNoCov">          0 :                 block_node-&gt;input_pins[current_idx + j]-&gt;mapping = vtr::strdup(ip_name);</span></a>
<a name="5013"><span class="lineNum">    5013 </span><span class="lineCov">         28 :             current_idx += port_size;</span></a>
<a name="5014"><span class="lineNum">    5014 </span>            :         } else {</a>
<a name="5015"><span class="lineNum">    5015 </span>            :             /* IF a multiplier - need to process the output pins last!!! */</a>
<a name="5016"><span class="lineNum">    5016 </span>            :             /* Makes the assumption that a multiplier has only 1 output */</a>
<a name="5017"><span class="lineNum">    5017 </span><span class="lineCov">         16 :             if (is_mult == 0 &amp;&amp; is_adder == 0) {</span></a>
<a name="5018"><span class="lineNum">    5018 </span><span class="lineNoCov">          0 :                 allocate_more_output_pins(block_node, hb_ports-&gt;size);</span></a>
<a name="5019"><span class="lineNum">    5019 </span><span class="lineNoCov">          0 :                 add_output_port_information(block_node, hb_ports-&gt;size);</span></a>
<a name="5020"><span class="lineNum">    5020 </span>            : </a>
<a name="5021"><span class="lineNum">    5021 </span>            :                 /* make the implicit output list and hook up the outputs */</a>
<a name="5022"><span class="lineNum">    5022 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; hb_ports-&gt;size; j++) {</span></a>
<a name="5023"><span class="lineNum">    5023 </span><span class="lineNoCov">          0 :                     npin_t* new_pin1;</span></a>
<a name="5024"><span class="lineNum">    5024 </span><span class="lineNoCov">          0 :                     npin_t* new_pin2;</span></a>
<a name="5025"><span class="lineNum">    5025 </span><span class="lineNoCov">          0 :                     nnet_t* new_net;</span></a>
<a name="5026"><span class="lineNum">    5026 </span><span class="lineNoCov">          0 :                     char* pin_name;</span></a>
<a name="5027"><span class="lineNum">    5027 </span><span class="lineNoCov">          0 :                     long sc_spot;</span></a>
<a name="5028"><span class="lineNum">    5028 </span>            : </a>
<a name="5029"><span class="lineNum">    5029 </span><span class="lineNoCov">          0 :                     if (hb_ports-&gt;size &gt; 1)</span></a>
<a name="5030"><span class="lineNum">    5030 </span><span class="lineNoCov">          0 :                         pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;name, j);</span></a>
<a name="5031"><span class="lineNum">    5031 </span>            :                     else</a>
<a name="5032"><span class="lineNum">    5032 </span><span class="lineNoCov">          0 :                         pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;name, -1);</span></a>
<a name="5033"><span class="lineNum">    5033 </span>            : </a>
<a name="5034"><span class="lineNum">    5034 </span><span class="lineNoCov">          0 :                     new_pin1 = allocate_npin();</span></a>
<a name="5035"><span class="lineNum">    5035 </span><span class="lineNoCov">          0 :                     new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, -1);</span></a>
<a name="5036"><span class="lineNum">    5036 </span>            : </a>
<a name="5037"><span class="lineNum">    5037 </span><span class="lineNoCov">          0 :                     new_pin1-&gt;name = pin_name;</span></a>
<a name="5038"><span class="lineNum">    5038 </span><span class="lineNoCov">          0 :                     new_pin2 = allocate_npin();</span></a>
<a name="5039"><span class="lineNum">    5039 </span><span class="lineNoCov">          0 :                     new_net = allocate_nnet();</span></a>
<a name="5040"><span class="lineNum">    5040 </span><span class="lineNoCov">          0 :                     new_net-&gt;name = hb_ports-&gt;name;</span></a>
<a name="5041"><span class="lineNum">    5041 </span>            :                     /* hook the output pin into the node */</a>
<a name="5042"><span class="lineNum">    5042 </span><span class="lineNoCov">          0 :                     add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="5043"><span class="lineNum">    5043 </span>            :                     /* hook up new pin 1 into the new net */</a>
<a name="5044"><span class="lineNum">    5044 </span><span class="lineNoCov">          0 :                     add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="5045"><span class="lineNum">    5045 </span>            :                     /* hook up the new pin 2 to this new net */</a>
<a name="5046"><span class="lineNum">    5046 </span><span class="lineNoCov">          0 :                     add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="5047"><span class="lineNum">    5047 </span>            : </a>
<a name="5048"><span class="lineNum">    5048 </span>            :                     /* add the new_pin 2 to the list of outputs */</a>
<a name="5049"><span class="lineNum">    5049 </span><span class="lineNoCov">          0 :                     add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="5050"><span class="lineNum">    5050 </span>            : </a>
<a name="5051"><span class="lineNum">    5051 </span>            :                     /* add the net to the list of inputs */</a>
<a name="5052"><span class="lineNum">    5052 </span><span class="lineNoCov">          0 :                     sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="5053"><span class="lineNum">    5053 </span><span class="lineNoCov">          0 :                     input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="5054"><span class="lineNum">    5054 </span>            :                 }</a>
<a name="5055"><span class="lineNum">    5055 </span><span class="lineNoCov">          0 :                 current_out_idx += j;</span></a>
<a name="5056"><span class="lineNum">    5056 </span>            :             }</a>
<a name="5057"><span class="lineNum">    5057 </span>            :         }</a>
<a name="5058"><span class="lineNum">    5058 </span>            :     }</a>
<a name="5059"><span class="lineNum">    5059 </span>            : </a>
<a name="5060"><span class="lineNum">    5060 </span><span class="lineCov">         12 :     hb_ports = hb_model-&gt;outputs;</span></a>
<a name="5061"><span class="lineNum">    5061 </span>            : </a>
<a name="5062"><span class="lineNum">    5062 </span>            :     /* IF a multiplier - need to process the output pins now */</a>
<a name="5063"><span class="lineNum">    5063 </span>            :     /* Size of the output is estimated to be size of the inputs added */</a>
<a name="5064"><span class="lineNum">    5064 </span><span class="lineCov">         12 :     if (is_mult == 1) {</span></a>
<a name="5065"><span class="lineNum">    5065 </span><span class="lineCov">          8 :         allocate_more_output_pins(block_node, mult_size);</span></a>
<a name="5066"><span class="lineNum">    5066 </span><span class="lineCov">          8 :         add_output_port_information(block_node, mult_size);</span></a>
<a name="5067"><span class="lineNum">    5067 </span>            : </a>
<a name="5068"><span class="lineNum">    5068 </span>            :         /* make the implicit output list and hook up the outputs */</a>
<a name="5069"><span class="lineNum">    5069 </span><span class="lineCov">         40 :         for (j = 0; j &lt; mult_size; j++) {</span></a>
<a name="5070"><span class="lineNum">    5070 </span><span class="lineCov">         32 :             npin_t* new_pin1;</span></a>
<a name="5071"><span class="lineNum">    5071 </span><span class="lineCov">         32 :             npin_t* new_pin2;</span></a>
<a name="5072"><span class="lineNum">    5072 </span><span class="lineCov">         32 :             nnet_t* new_net;</span></a>
<a name="5073"><span class="lineNum">    5073 </span><span class="lineCov">         32 :             char* pin_name;</span></a>
<a name="5074"><span class="lineNum">    5074 </span><span class="lineCov">         32 :             long sc_spot;</span></a>
<a name="5075"><span class="lineNum">    5075 </span>            : </a>
<a name="5076"><span class="lineNum">    5076 </span><span class="lineCov">         32 :             if (hb_ports-&gt;size &gt; 1)</span></a>
<a name="5077"><span class="lineNum">    5077 </span><span class="lineCov">         32 :                 pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;name, j);</span></a>
<a name="5078"><span class="lineNum">    5078 </span>            :             else</a>
<a name="5079"><span class="lineNum">    5079 </span><span class="lineNoCov">          0 :                 pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;name, -1);</span></a>
<a name="5080"><span class="lineNum">    5080 </span>            : </a>
<a name="5081"><span class="lineNum">    5081 </span><span class="lineCov">         32 :             new_pin1 = allocate_npin();</span></a>
<a name="5082"><span class="lineNum">    5082 </span><span class="lineCov">         32 :             if (hb_ports-&gt;size &gt; 1)</span></a>
<a name="5083"><span class="lineNum">    5083 </span><span class="lineCov">         32 :                 new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, j);</span></a>
<a name="5084"><span class="lineNum">    5084 </span>            :             else</a>
<a name="5085"><span class="lineNum">    5085 </span><span class="lineNoCov">          0 :                 new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, -1);</span></a>
<a name="5086"><span class="lineNum">    5086 </span>            : </a>
<a name="5087"><span class="lineNum">    5087 </span><span class="lineCov">         32 :             new_pin2 = allocate_npin();</span></a>
<a name="5088"><span class="lineNum">    5088 </span><span class="lineCov">         32 :             new_net = allocate_nnet();</span></a>
<a name="5089"><span class="lineNum">    5089 </span><span class="lineCov">         32 :             new_net-&gt;name = hb_ports-&gt;name;</span></a>
<a name="5090"><span class="lineNum">    5090 </span>            :             /* hook the output pin into the node */</a>
<a name="5091"><span class="lineNum">    5091 </span><span class="lineCov">         32 :             add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="5092"><span class="lineNum">    5092 </span>            :             /* hook up new pin 1 into the new net */</a>
<a name="5093"><span class="lineNum">    5093 </span><span class="lineCov">         32 :             add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="5094"><span class="lineNum">    5094 </span>            :             /* hook up the new pin 2 to this new net */</a>
<a name="5095"><span class="lineNum">    5095 </span><span class="lineCov">         32 :             add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="5096"><span class="lineNum">    5096 </span>            : </a>
<a name="5097"><span class="lineNum">    5097 </span>            :             /* add the new_pin 2 to the list of outputs */</a>
<a name="5098"><span class="lineNum">    5098 </span><span class="lineCov">         32 :             add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="5099"><span class="lineNum">    5099 </span>            : </a>
<a name="5100"><span class="lineNum">    5100 </span>            :             /* add the net to the list of inputs */</a>
<a name="5101"><span class="lineNum">    5101 </span><span class="lineCov">         32 :             sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="5102"><span class="lineNum">    5102 </span><span class="lineCov">         32 :             input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="5103"><span class="lineNum">    5103 </span>            : </a>
<a name="5104"><span class="lineNum">    5104 </span><span class="lineCov">         32 :             vtr::free(pin_name);</span></a>
<a name="5105"><span class="lineNum">    5105 </span>            :         }</a>
<a name="5106"><span class="lineNum">    5106 </span><span class="lineCov">         12 :         current_out_idx += j;</span></a>
<a name="5107"><span class="lineNum">    5107 </span>            :     }</a>
<a name="5108"><span class="lineNum">    5108 </span>            :     /* IF a multiplier - need to process the output pins now */</a>
<a name="5109"><span class="lineNum">    5109 </span><span class="lineCov">          4 :     else if (is_adder == 1) {</span></a>
<a name="5110"><span class="lineNum">    5110 </span>            :         /*adder_size is the size of sumout*/</a>
<a name="5111"><span class="lineNum">    5111 </span><span class="lineCov">          4 :         allocate_more_output_pins(block_node, adder_size + 1);</span></a>
<a name="5112"><span class="lineNum">    5112 </span><span class="lineCov">          4 :         add_output_port_information(block_node, adder_size + 1);</span></a>
<a name="5113"><span class="lineNum">    5113 </span>            : </a>
<a name="5114"><span class="lineNum">    5114 </span><span class="lineCov">         16 :         for (j = 0; j &lt; adder_size + 1; j++) {</span></a>
<a name="5115"><span class="lineNum">    5115 </span><span class="lineCov">         12 :             npin_t* new_pin1;</span></a>
<a name="5116"><span class="lineNum">    5116 </span><span class="lineCov">         12 :             npin_t* new_pin2;</span></a>
<a name="5117"><span class="lineNum">    5117 </span><span class="lineCov">         12 :             nnet_t* new_net;</span></a>
<a name="5118"><span class="lineNum">    5118 </span><span class="lineCov">         12 :             char* pin_name;</span></a>
<a name="5119"><span class="lineNum">    5119 </span><span class="lineCov">         12 :             long sc_spot;</span></a>
<a name="5120"><span class="lineNum">    5120 </span>            : </a>
<a name="5121"><span class="lineNum">    5121 </span><span class="lineCov">         12 :             new_pin1 = allocate_npin();</span></a>
<a name="5122"><span class="lineNum">    5122 </span><span class="lineCov">         12 :             new_pin2 = allocate_npin();</span></a>
<a name="5123"><span class="lineNum">    5123 </span><span class="lineCov">         12 :             new_net = allocate_nnet();</span></a>
<a name="5124"><span class="lineNum">    5124 </span>            :             /*For sumout - make the implicit output list and hook up the outputs */</a>
<a name="5125"><span class="lineNum">    5125 </span><span class="lineCov">         12 :             if (j &lt; adder_size) {</span></a>
<a name="5126"><span class="lineNum">    5126 </span><span class="lineCov">          8 :                 if (adder_size &gt; 1) {</span></a>
<a name="5127"><span class="lineNum">    5127 </span><span class="lineCov">          8 :                     pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;name, j);</span></a>
<a name="5128"><span class="lineNum">    5128 </span><span class="lineCov">          8 :                     new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, j);</span></a>
<a name="5129"><span class="lineNum">    5129 </span>            :                 } else {</a>
<a name="5130"><span class="lineNum">    5130 </span><span class="lineNoCov">          0 :                     pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;name, -1);</span></a>
<a name="5131"><span class="lineNum">    5131 </span><span class="lineNoCov">          0 :                     new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;name, -1);</span></a>
<a name="5132"><span class="lineNum">    5132 </span>            :                 }</a>
<a name="5133"><span class="lineNum">    5133 </span><span class="lineCov">          8 :                 new_net-&gt;name = hb_ports-&gt;name;</span></a>
<a name="5134"><span class="lineNum">    5134 </span>            :             }</a>
<a name="5135"><span class="lineNum">    5135 </span>            :             /*For cout - make the implicit output list and hook up the outputs */</a>
<a name="5136"><span class="lineNum">    5136 </span>            :             else {</a>
<a name="5137"><span class="lineNum">    5137 </span><span class="lineCov">          4 :                 pin_name = make_full_ref_name(block_node-&gt;name, NULL, NULL, hb_ports-&gt;next-&gt;name, -1);</span></a>
<a name="5138"><span class="lineNum">    5138 </span><span class="lineCov">          4 :                 new_pin1-&gt;mapping = make_signal_name(hb_ports-&gt;next-&gt;name, -1);</span></a>
<a name="5139"><span class="lineNum">    5139 </span><span class="lineCov">          4 :                 new_net-&gt;name = hb_ports-&gt;next-&gt;name;</span></a>
<a name="5140"><span class="lineNum">    5140 </span>            :             }</a>
<a name="5141"><span class="lineNum">    5141 </span>            : </a>
<a name="5142"><span class="lineNum">    5142 </span>            :             /* hook the output pin into the node */</a>
<a name="5143"><span class="lineNum">    5143 </span><span class="lineCov">         12 :             add_output_pin_to_node(block_node, new_pin1, current_out_idx + j);</span></a>
<a name="5144"><span class="lineNum">    5144 </span>            :             /* hook up new pin 1 into the new net */</a>
<a name="5145"><span class="lineNum">    5145 </span><span class="lineCov">         12 :             add_driver_pin_to_net(new_net, new_pin1);</span></a>
<a name="5146"><span class="lineNum">    5146 </span>            :             /* hook up the new pin 2 to this new net */</a>
<a name="5147"><span class="lineNum">    5147 </span><span class="lineCov">         12 :             add_fanout_pin_to_net(new_net, new_pin2);</span></a>
<a name="5148"><span class="lineNum">    5148 </span>            : </a>
<a name="5149"><span class="lineNum">    5149 </span>            :             /* add the new_pin 2 to the list of outputs */</a>
<a name="5150"><span class="lineNum">    5150 </span><span class="lineCov">         12 :             add_pin_to_signal_list(return_list, new_pin2);</span></a>
<a name="5151"><span class="lineNum">    5151 </span>            : </a>
<a name="5152"><span class="lineNum">    5152 </span>            :             /* add the net to the list of inputs */</a>
<a name="5153"><span class="lineNum">    5153 </span><span class="lineCov">         12 :             sc_spot = sc_add_string(input_nets_sc, pin_name);</span></a>
<a name="5154"><span class="lineNum">    5154 </span><span class="lineCov">         12 :             input_nets_sc-&gt;data[sc_spot] = (void*)new_net;</span></a>
<a name="5155"><span class="lineNum">    5155 </span>            : </a>
<a name="5156"><span class="lineNum">    5156 </span><span class="lineCov">         12 :             vtr::free(pin_name);</span></a>
<a name="5157"><span class="lineNum">    5157 </span>            :         }</a>
<a name="5158"><span class="lineNum">    5158 </span><span class="lineCov">         12 :         current_out_idx += j;</span></a>
<a name="5159"><span class="lineNum">    5159 </span>            :     }</a>
<a name="5160"><span class="lineNum">    5160 </span>            : </a>
<a name="5161"><span class="lineNum">    5161 </span><span class="lineCov">         56 :     for (i = 0; i &lt; block_list-&gt;num_children; i++) {</span></a>
<a name="5162"><span class="lineNum">    5162 </span><span class="lineCov">         44 :         free_signal_list(in_list[i]);</span></a>
<a name="5163"><span class="lineNum">    5163 </span>            :     }</a>
<a name="5164"><span class="lineNum">    5164 </span><span class="lineCov">         12 :     vtr::free(in_list);</span></a>
<a name="5165"><span class="lineNum">    5165 </span>            : </a>
<a name="5166"><span class="lineNum">    5166 </span>            :     /* Add multiplier to list for later splitting and optimizing */</a>
<a name="5167"><span class="lineNum">    5167 </span><span class="lineCov">         12 :     if (is_mult == 1)</span></a>
<a name="5168"><span class="lineNum">    5168 </span><span class="lineCov">          8 :         mult_list = insert_in_vptr_list(mult_list, block_node);</span></a>
<a name="5169"><span class="lineNum">    5169 </span>            :     /* Add adder to list for later splitting and optimizing */</a>
<a name="5170"><span class="lineNum">    5170 </span><span class="lineCov">         12 :     if (is_adder == 1)</span></a>
<a name="5171"><span class="lineNum">    5171 </span><span class="lineCov">          4 :         add_list = insert_in_vptr_list(add_list, block_node);</span></a>
<a name="5172"><span class="lineNum">    5172 </span>            : </a>
<a name="5173"><span class="lineNum">    5173 </span>            :     return return_list;</a>
<a name="5174"><span class="lineNum">    5174 </span>            : }</a>
<a name="5175"><span class="lineNum">    5175 </span>            : </a>
<a name="5176"><span class="lineNum">    5176 </span><span class="lineCov">      16816 : void reorder_connections_from_name(ast_node_t* instance_node_list, ast_node_t* instantiated_instance_list, ids type) {</span></a>
<a name="5177"><span class="lineNum">    5177 </span><span class="lineCov">      16816 :     int i, j;</span></a>
<a name="5178"><span class="lineNum">    5178 </span><span class="lineCov">      16816 :     bool has_matched;</span></a>
<a name="5179"><span class="lineNum">    5179 </span><span class="lineCov">      16816 :     int* arr_index = new int[instantiated_instance_list-&gt;num_children];</span></a>
<a name="5180"><span class="lineNum">    5180 </span><span class="lineCov">      16816 :     int start_index = type == FUNCTION ? 1 : 0;</span></a>
<a name="5181"><span class="lineNum">    5181 </span>            : </a>
<a name="5182"><span class="lineNum">    5182 </span><span class="lineCov">     143112 :     for (i = start_index; i &lt; instantiated_instance_list-&gt;num_children; i++) {</span></a>
<a name="5183"><span class="lineNum">    5183 </span><span class="lineCov">     126296 :         has_matched = false;</span></a>
<a name="5184"><span class="lineNum">    5184 </span><span class="lineCov">     126296 :         arr_index[i] = -1;</span></a>
<a name="5185"><span class="lineNum">    5185 </span><span class="lineCov">    2525340 :         for (j = start_index; j &lt; instance_node_list-&gt;num_children; j++) {</span></a>
<a name="5186"><span class="lineNum">    5186 </span><span class="lineCov">    2399040 :             if (strcmp(instance_node_list-&gt;children[j]-&gt;children[0]-&gt;types.identifier,</span></a>
<a name="5187"><span class="lineNum">    5187 </span><span class="lineCov">    2399040 :                        instantiated_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier)</span></a>
<a name="5188"><span class="lineNum">    5188 </span>            :                 == 0) {</a>
<a name="5189"><span class="lineNum">    5189 </span><span class="lineCov">     126296 :                 if (i != j) {</span></a>
<a name="5190"><span class="lineNum">    5190 </span><span class="lineCov">         72 :                     arr_index[i] = j;</span></a>
<a name="5191"><span class="lineNum">    5191 </span>            :                 }</a>
<a name="5192"><span class="lineNum">    5192 </span>            : </a>
<a name="5193"><span class="lineNum">    5193 </span>            :                 has_matched = true;</a>
<a name="5194"><span class="lineNum">    5194 </span>            :             }</a>
<a name="5195"><span class="lineNum">    5195 </span>            :         }</a>
<a name="5196"><span class="lineNum">    5196 </span><span class="lineCov">     126296 :         if (!has_matched) {</span></a>
<a name="5197"><span class="lineNum">    5197 </span><span class="lineNoCov">          0 :             error_message(NETLIST, instantiated_instance_list-&gt;children[i]-&gt;line_number,</span></a>
<a name="5198"><span class="lineNum">    5198 </span>            :                           instantiated_instance_list-&gt;children[i]-&gt;file_number,</a>
<a name="5199"><span class="lineNum">    5199 </span>            :                           &quot;Module entry %s does not exist\n&quot;,</a>
<a name="5200"><span class="lineNum">    5200 </span>            :                           instantiated_instance_list-&gt;children[i]-&gt;children[0]-&gt;types.identifier);</a>
<a name="5201"><span class="lineNum">    5201 </span>            :         }</a>
<a name="5202"><span class="lineNum">    5202 </span>            :     }</a>
<a name="5203"><span class="lineNum">    5203 </span>            : </a>
<a name="5204"><span class="lineNum">    5204 </span><span class="lineCov">     143112 :     for (i = start_index; i &lt; instantiated_instance_list-&gt;num_children; i++) {</span></a>
<a name="5205"><span class="lineNum">    5205 </span><span class="lineCov">     126296 :         if (arr_index[i] != -1) {</span></a>
<a name="5206"><span class="lineNum">    5206 </span><span class="lineCov">         42 :             ast_node_t* temp = instantiated_instance_list-&gt;children[arr_index[i]];</span></a>
<a name="5207"><span class="lineNum">    5207 </span><span class="lineCov">         42 :             instantiated_instance_list-&gt;children[arr_index[i]] = instantiated_instance_list-&gt;children[i];</span></a>
<a name="5208"><span class="lineNum">    5208 </span><span class="lineCov">         42 :             instantiated_instance_list-&gt;children[i] = temp;</span></a>
<a name="5209"><span class="lineNum">    5209 </span><span class="lineCov">         42 :             arr_index[arr_index[i]] = -1;</span></a>
<a name="5210"><span class="lineNum">    5210 </span>            :         }</a>
<a name="5211"><span class="lineNum">    5211 </span>            :     }</a>
<a name="5212"><span class="lineNum">    5212 </span>            : </a>
<a name="5213"><span class="lineNum">    5213 </span><span class="lineCov">      16816 :     delete[] arr_index;</span></a>
<a name="5214"><span class="lineNum">    5214 </span><span class="lineCov">      16816 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
