// Seed: 2266436638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_0 = 32'd17
) (
    input  supply1 _id_0,
    output supply0 id_1,
    output uwire   id_2
);
  wire  id_4;
  wire  id_5;
  logic id_6;
  ;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_4,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_6,
      id_4
  );
  logic id_8;
  ;
  assign id_6 = (id_8[1]) & id_8 & -1 + id_7 & id_7[id_0];
endmodule
