==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'layer.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:01:01 . Memory (MB): peak = 353.348 ; gain = 0.176 ; free physical = 24081 ; free virtual = 36220
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:05 . Memory (MB): peak = 353.348 ; gain = 0.176 ; free physical = 24288 ; free virtual = 36470
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<14, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnn_xcel' (cnn.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:52 ; elapsed = 00:01:47 . Memory (MB): peak = 545.172 ; gain = 192.000 ; free physical = 23988 ; free virtual = 36205
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] cnn.cpp:58: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:00 ; elapsed = 00:01:55 . Memory (MB): peak = 546.094 ; gain = 192.922 ; free physical = 23886 ; free virtual = 36110
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lm' (layer.cpp:35) in function 'perform_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Lm' (layer.cpp:35) in function 'perform_conv.1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Lc' (layer.cpp:36) in function 'perform_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Lr' (layer.cpp:37) in function 'perform_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Lc' (layer.cpp:36) in function 'perform_conv.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Lr' (layer.cpp:37) in function 'perform_conv.1' completely.
INFO: [XFORM 203-101] Partitioning array 'mem_conv1.V' (cnn.cpp:47) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'mem_conv2.V' (cnn.cpp:48) in dimension 1 with a cyclic factor 5.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'output.V' in function 'perform_conv' (layer.cpp:29:38).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:78:13) to (cnn.cpp:75:28) in function 'cnn_xcel'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'reshape' (layer.cpp:70)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'perform_conv.1' (layer.cpp:29:36)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'perform_conv' (layer.cpp:22)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:05 . Memory (MB): peak = 546.094 ; gain = 192.922 ; free physical = 23601 ; free virtual = 35855
INFO: [XFORM 203-541] Flattening a loop nest 'Ln' (layer.cpp:34:40) in function 'perform_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (layer.cpp:33:19) in function 'perform_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (layer.cpp:32:17) in function 'perform_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Ln' (layer.cpp:34:40) in function 'perform_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (layer.cpp:33:19) in function 'perform_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (layer.cpp:32:17) in function 'perform_conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:14 ; elapsed = 00:02:09 . Memory (MB): peak = 673.172 ; gain = 320.000 ; free physical = 23550 ; free virtual = 35808
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'perform_conv.1' to 'perform_conv_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_conv_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Ln_Lm'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load_1', layer.cpp:43) on array 'output_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6_0_1', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load_1', layer.cpp:43) on array 'output_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6_0_2', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load_1', layer.cpp:43) on array 'output_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6_1', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load_1', layer.cpp:43) on array 'output_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6_2', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load_1', layer.cpp:43) on array 'output_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6_2_2', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load_1', layer.cpp:43) on array 'output_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 25.
WARNING: [SCHED 204-21] Estimated clock period (11.211ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('n', layer.cpp:34) with incoming values : ('n_mid2', layer.cpp:34) (0 ns)
	'mul' operation ('tmp_s', layer.cpp:40) (3.36 ns)
	'add' operation ('tmp4', layer.cpp:40) (3.02 ns)
	'add' operation ('o_index', layer.cpp:40) (1.73 ns)
	'urem' operation ('arrayNo2', layer.cpp:40) (3.1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 130.68 seconds; current allocated memory: 231.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 234.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'perform_conv'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_Ln_Lm'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (layer.cpp:43) of variable 'p_Val2_6_2_2', layer.cpp:43 on array 'output_V' and 'load' operation ('output_V_load', layer.cpp:43) on array 'output_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_6', layer.cpp:38) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 236.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 238.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 238.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 238.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_xcel'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 239.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 240.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 240.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_conv_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'perform_conv_1_w_conv11' to 'perform_conv_1_w_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'perform_conv_1_b_conv12' to 'perform_conv_1_b_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_urem_10ns_4ns_4_14_1' to 'dut_urem_10ns_4nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_urem_9ns_3ns_3_13_1' to 'dut_urem_9ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_urem_6ns_3ns_3_10_1' to 'dut_urem_6ns_3ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_urem_6ns_4ns_4_10_1' to 'dut_urem_6ns_4ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_urem_10ns_4ns_10_14_seq_1' to 'dut_urem_10ns_4nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_6ns_6ns_5ns_10_1_1' to 'dut_mac_muladd_6nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_11ns_9ns_20_1_1' to 'dut_mul_mul_11ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_12ns_10ns_22_1_1' to 'dut_mul_mul_12ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_12s_13ns_25_1_1' to 'dut_mul_mul_12s_1lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_6nibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_11ns_jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_12ns_kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_12s_1lbW': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_532_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_10ns_4nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_10ns_4nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_6ns_3ns_fYi': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_6ns_4ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_9ns_3ns_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 244.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'perform_conv'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'perform_conv_w_conv23' to 'perform_conv_w_comb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'perform_conv_b_conv24' to 'perform_conv_b_concg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_urem_10ns_4ns_10_14_1' to 'dut_urem_10ns_4nsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_14s_12s_26_1_1' to 'dut_mul_mul_14s_1pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_12ns_kbM': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_14s_1pcA': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_532_14_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_urem_10ns_4nsocq': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'perform_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 256.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape'.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 262.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_xcel'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv1_0_V' to 'cnn_xcel_mem_convqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv1_1_V' to 'cnn_xcel_mem_convrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv1_2_V' to 'cnn_xcel_mem_convsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv2_0_V' to 'cnn_xcel_mem_convtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv2_1_V' to 'cnn_xcel_mem_convudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv2_2_V' to 'cnn_xcel_mem_convvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv2_3_V' to 'cnn_xcel_mem_convwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv2_4_V' to 'cnn_xcel_mem_convxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_mem_conv3_V' to 'cnn_xcel_mem_convyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_xcel_reshape_output_V' to 'cnn_xcel_reshape_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_uitofp_32ns_32_6_1' to 'dut_uitofp_32ns_3Aem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_uitofp_32ns_3Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_xcel'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 265.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 267.164 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_10ns_4nsdEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_9ns_3ns_eOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_6ns_3ns_fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_6ns_4ns_g8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_10ns_4nshbi_div'
INFO: [RTMG 210-279] Implementing memory 'perform_conv_1_w_bkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'perform_conv_1_b_cud_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'dut_urem_10ns_4nsocq_div'
INFO: [RTMG 210-279] Implementing memory 'perform_conv_w_comb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'perform_conv_b_concg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_xcel_mem_convqcK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_xcel_mem_convsc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_xcel_mem_convtde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_xcel_mem_convyd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_result_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 673.172 ; gain = 320.000 ; free physical = 24264 ; free virtual = 36596
INFO: [SYSC 207-301] Generating SystemC RTL for dut.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 147.6 seconds; peak allocated memory: 267.164 MB.
