and r0, r0, r1
mvn r2, r3
add r0, r2, r0, lsr 31
sub r2, r0, r0, lsl 1
