// Seed: 3572706948
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    input wand id_16,
    output supply0 id_17,
    input uwire id_18,
    input tri id_19,
    input wand id_20,
    output wire id_21,
    input wor id_22,
    input supply0 id_23,
    output supply1 id_24,
    input wand id_25
);
  wire id_27;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    output wire id_10,
    output wand id_11,
    output tri id_12
);
  wire id_14;
  module_0(
      id_3,
      id_4,
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_11,
      id_2,
      id_5,
      id_2,
      id_11,
      id_1,
      id_11,
      id_4,
      id_8,
      id_3,
      id_4,
      id_1,
      id_0,
      id_12,
      id_9,
      id_8,
      id_12,
      id_4
  );
endmodule
