{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529037276235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529037276240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 00:34:36 2018 " "Processing started: Fri Jun 15 00:34:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529037276240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529037276240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_bit_counter_main -c eight_bit_counter_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_bit_counter_main -c eight_bit_counter_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529037276240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1529037276720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_counter_main.v 5 5 " "Found 5 design units, including 5 entities, in source file eight_bit_counter_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_counter_main " "Found entity 1: eight_bit_counter_main" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529037286429 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_segment_decoder " "Found entity 2: seven_segment_decoder" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529037286429 ""} { "Info" "ISGN_ENTITY_NAME" "3 eight_bit_counter " "Found entity 3: eight_bit_counter" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529037286429 ""} { "Info" "ISGN_ENTITY_NAME" "4 t_flip_flop " "Found entity 4: t_flip_flop" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529037286429 ""} { "Info" "ISGN_ENTITY_NAME" "5 d_flip_flop " "Found entity 5: d_flip_flop" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529037286429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529037286429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bit_counter_main " "Elaborating entity \"eight_bit_counter_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529037286469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_counter eight_bit_counter:main0 " "Elaborating entity \"eight_bit_counter\" for hierarchy \"eight_bit_counter:main0\"" {  } { { "eight_bit_counter_main.v" "main0" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529037286487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tff0_out eight_bit_counter_main.v(56) " "Verilog HDL or VHDL warning at eight_bit_counter_main.v(56): object \"tff0_out\" assigned a value but never read" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529037286488 "|eight_bit_counter_main|eight_bit_counter:main0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop eight_bit_counter:main0\|t_flip_flop:block7 " "Elaborating entity \"t_flip_flop\" for hierarchy \"eight_bit_counter:main0\|t_flip_flop:block7\"" {  } { { "eight_bit_counter_main.v" "block7" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529037286503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop eight_bit_counter:main0\|t_flip_flop:block7\|d_flip_flop:block1 " "Elaborating entity \"d_flip_flop\" for hierarchy \"eight_bit_counter:main0\|t_flip_flop:block7\|d_flip_flop:block1\"" {  } { { "eight_bit_counter_main.v" "block1" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529037286510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:main1 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:main1\"" {  } { { "eight_bit_counter_main.v" "main1" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529037286519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529037286993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529037287093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529037287544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529037287544 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "eight_bit_counter_main.v" "" { Text "D:/University/CSC258/Lab/Lab5/Part1/eight_bit_counter_main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529037287599 "|eight_bit_counter_main|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1529037287599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529037287600 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529037287600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529037287600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529037287600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529037287633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 00:34:47 2018 " "Processing ended: Fri Jun 15 00:34:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529037287633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529037287633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529037287633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529037287633 ""}
