

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1752|     1752|  14.016 us|  14.016 us|  1752|  1752|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_add_bias_to_activations_1_fu_145  |add_bias_to_activations_1  |       16|       16|  0.128 us|  0.128 us|   16|   16|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_vector_product_with_bias_output_layer_loop1     |     1734|     1734|       578|          -|          -|     3|        no|
        | + matrix_vector_product_with_bias_output_layer_loop1_1  |      576|      576|         9|          -|          -|    64|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/backprop/backprop.c:94]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%activations2_0 = alloca i32 1"   --->   Operation 14 'alloca' 'activations2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%activations12_0 = alloca i32 1"   --->   Operation 15 'alloca' 'activations12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%activations_0 = alloca i32 1"   --->   Operation 16 'alloca' 'activations_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:48]   --->   Operation 19 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read25 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 20 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read14 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 21 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_12 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 22 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln96 = store i64 %p_read_12, i64 %activations_0" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 23 'store' 'store_ln96' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln96 = store i64 %p_read14, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 24 'store' 'store_ln96' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln96 = store i64 %p_read25, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 25 'store' 'store_ln96' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln94 = store i2 0, i2 %j" [data/benchmarks/backprop/backprop.c:94]   --->   Operation 26 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 27 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_6 = load i2 %j" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 28 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.43ns)   --->   "%icmp_ln96 = icmp_eq  i2 %j_6, i2 3" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 29 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.43ns)   --->   "%add_ln96 = add i2 %j_6, i2 1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 30 'add' 'add_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %matrix_vector_product_with_bias_output_layer_loop1_1.split, void %for.end14" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 31 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:97]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/backprop/backprop.c:104]   --->   Operation 33 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %j_6, i6 0" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln100 = br void %for.inc" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 35 'br' 'br_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%activations2_0_load = load i64 %activations2_0" [data/benchmarks/backprop/backprop.c:105]   --->   Operation 36 'load' 'activations2_0_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%activations12_0_load = load i64 %activations12_0" [data/benchmarks/backprop/backprop.c:105]   --->   Operation 37 'load' 'activations12_0_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%activations_0_load = load i64 %activations_0" [data/benchmarks/backprop/backprop.c:105]   --->   Operation 38 'load' 'activations_0_load' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.38ns)   --->   "%call_ret = call i192 @add_bias_to_activations.1, i64 %biases3, i64 %activations_0_load, i64 %activations12_0_load, i64 %activations2_0_load" [data/benchmarks/backprop/backprop.c:105]   --->   Operation 39 'call' 'call_ret' <Predicate = (icmp_ln96)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln100, void %for.inc.split, i7 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.split" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 41 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%icmp_ln100 = icmp_eq  i7 %i, i7 64" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 42 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln100 = add i7 %i, i7 1" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 43 'add' 'add_ln100' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.split, void %for.inc12" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 44 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %i" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 45 'zext' 'zext_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %i" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 46 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln102 = add i8 %zext_ln100_1, i8 %tmp" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 47 'add' 'add_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %add_ln102" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 48 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln102" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 49 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 50 'load' 'weights3_load' <Predicate = (!icmp_ln100)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_activations_addr = getelementptr i64 %input_activations, i64 0, i64 %zext_ln100" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 51 'getelementptr' 'input_activations_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 52 'load' 'input_activations_load' <Predicate = (!icmp_ln100)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/1] (0.66ns)   --->   "%switch_ln102 = switch i2 %j_6, void %branch2, i2 0, void %for.inc12.for.inc125_crit_edge, i2 1, void %branch1" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 53 'switch' 'switch_ln102' <Predicate = (icmp_ln100)> <Delay = 0.66>
ST_3 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add113, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 54 'store' 'store_ln102' <Predicate = (icmp_ln100 & j_6 == 1)> <Delay = 0.38>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc125" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 55 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_6 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add113, i64 %activations_0" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 56 'store' 'store_ln102' <Predicate = (icmp_ln100 & j_6 == 0)> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc125" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 57 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_6 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln102 = store i64 %add113, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 58 'store' 'store_ln102' <Predicate = (icmp_ln100 & j_6 != 0 & j_6 != 1)> <Delay = 0.38>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc125" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 59 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_6 != 0 & j_6 != 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln94 = store i2 %add_ln96, i2 %j" [data/benchmarks/backprop/backprop.c:94]   --->   Operation 60 'store' 'store_ln94' <Predicate = (icmp_ln100)> <Delay = 0.38>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1" [data/benchmarks/backprop/backprop.c:96]   --->   Operation 61 'br' 'br_ln96' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 62 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 62 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 63 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (0.71ns)   --->   "%input_activations_load = load i6 %input_activations_addr" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 64 'load' 'input_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 65 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 65 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 66 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 66 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 67 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 67 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 68 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %bitcast_ln102, i64 %input_activations_load" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 68 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 69 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 69 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 70 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 70 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 71 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 71 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:101]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/backprop/backprop.c:103]   --->   Operation 73 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:102]   --->   Operation 74 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [data/benchmarks/backprop/backprop.c:100]   --->   Operation 75 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 76 [1/2] (0.00ns)   --->   "%call_ret = call i192 @add_bias_to_activations.1, i64 %biases3, i64 %activations_0_load, i64 %activations12_0_load, i64 %activations2_0_load" [data/benchmarks/backprop/backprop.c:105]   --->   Operation 76 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln106 = ret i192 %call_ret" [data/benchmarks/backprop/backprop.c:106]   --->   Operation 77 'ret' 'ret_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0111111111110]
activations2_0          (alloca           ) [ 0111111111110]
activations12_0         (alloca           ) [ 0111111111110]
activations_0           (alloca           ) [ 0111111111110]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specpipeline_ln48       (specpipeline     ) [ 0000000000000]
p_read25                (read             ) [ 0000000000000]
p_read14                (read             ) [ 0000000000000]
p_read_12               (read             ) [ 0000000000000]
store_ln96              (store            ) [ 0000000000000]
store_ln96              (store            ) [ 0000000000000]
store_ln96              (store            ) [ 0000000000000]
store_ln94              (store            ) [ 0000000000000]
br_ln96                 (br               ) [ 0000000000000]
j_6                     (load             ) [ 0001111111110]
icmp_ln96               (icmp             ) [ 0011111111110]
add_ln96                (add              ) [ 0001111111110]
br_ln96                 (br               ) [ 0000000000000]
speclooptripcount_ln97  (speclooptripcount) [ 0000000000000]
specloopname_ln104      (specloopname     ) [ 0000000000000]
tmp                     (bitconcatenate   ) [ 0001111111110]
br_ln100                (br               ) [ 0011111111110]
activations2_0_load     (load             ) [ 0000000000001]
activations12_0_load    (load             ) [ 0000000000001]
activations_0_load      (load             ) [ 0000000000001]
i                       (phi              ) [ 0001000000000]
add113                  (phi              ) [ 0001111111110]
icmp_ln100              (icmp             ) [ 0011111111110]
add_ln100               (add              ) [ 0011111111110]
br_ln100                (br               ) [ 0000000000000]
zext_ln100              (zext             ) [ 0000000000000]
zext_ln100_1            (zext             ) [ 0000000000000]
add_ln102               (add              ) [ 0000000000000]
zext_ln102              (zext             ) [ 0000000000000]
weights3_addr           (getelementptr    ) [ 0000100000000]
input_activations_addr  (getelementptr    ) [ 0000100000000]
switch_ln102            (switch           ) [ 0000000000000]
store_ln102             (store            ) [ 0000000000000]
br_ln102                (br               ) [ 0000000000000]
store_ln102             (store            ) [ 0000000000000]
br_ln102                (br               ) [ 0000000000000]
store_ln102             (store            ) [ 0000000000000]
br_ln102                (br               ) [ 0000000000000]
store_ln94              (store            ) [ 0000000000000]
br_ln96                 (br               ) [ 0000000000000]
weights3_load           (load             ) [ 0000000000000]
bitcast_ln102           (bitcast          ) [ 0000011100000]
input_activations_load  (load             ) [ 0000011100000]
mul8                    (dmul             ) [ 0000000011110]
speclooptripcount_ln101 (speclooptripcount) [ 0000000000000]
specloopname_ln103      (specloopname     ) [ 0000000000000]
add                     (dadd             ) [ 0011111111110]
br_ln100                (br               ) [ 0011111111110]
call_ret                (call             ) [ 0000000000000]
ret_ln106               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_activations">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_bias_to_activations.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="activations2_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations2_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="activations12_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations12_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="activations_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read25_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read14_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_12_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weights3_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_activations_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_activations_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_activations_load/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="1"/>
<pin id="124" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="add113_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add113 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="add113_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="64" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add113/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_add_bias_to_activations_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="192" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="0" index="3" bw="64" slack="0"/>
<pin id="150" dir="0" index="4" bw="64" slack="0"/>
<pin id="151" dir="1" index="5" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="5"/>
<pin id="156" dir="0" index="1" bw="64" slack="1"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln96_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln96_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln96_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln94_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_6_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln96_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln96_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="activations2_0_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_0_load/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="activations12_0_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations12_0_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="activations_0_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations_0_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln100_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln100_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln100_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln100_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln102_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="1"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln102_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln102_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="2"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln102_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="2"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln102_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="2"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln94_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="0" index="1" bw="2" slack="2"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln102_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln102/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="281" class="1005" name="activations2_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations2_0 "/>
</bind>
</comp>

<comp id="288" class="1005" name="activations12_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations12_0 "/>
</bind>
</comp>

<comp id="295" class="1005" name="activations_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations_0 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_6_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="1"/>
<pin id="304" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add_ln96_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="1"/>
<pin id="311" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="319" class="1005" name="activations2_0_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations2_0_load "/>
</bind>
</comp>

<comp id="324" class="1005" name="activations12_0_load_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations12_0_load "/>
</bind>
</comp>

<comp id="329" class="1005" name="activations_0_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations_0_load "/>
</bind>
</comp>

<comp id="337" class="1005" name="add_ln100_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="342" class="1005" name="weights3_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="input_activations_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="bitcast_ln102_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln102 "/>
</bind>
</comp>

<comp id="357" class="1005" name="input_activations_load_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_activations_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="mul8_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="158"><net_src comp="133" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="116" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="90" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="84" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="78" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="184" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="223"><net_src comp="126" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="126" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="126" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="239"><net_src comp="126" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="254"><net_src comp="137" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="137" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="137" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="103" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="277"><net_src comp="62" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="284"><net_src comp="66" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="291"><net_src comp="70" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="298"><net_src comp="74" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="305"><net_src comp="184" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="193" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="317"><net_src comp="199" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="322"><net_src comp="207" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="327"><net_src comp="211" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="332"><net_src comp="215" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="340"><net_src comp="225" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="345"><net_src comp="96" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="350"><net_src comp="109" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="355"><net_src comp="269" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="360"><net_src comp="116" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="365"><net_src comp="159" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="370"><net_src comp="154" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: matrix_vector_product_with_bias_output_layer.1 : biases3 | {2 12 }
	Port: matrix_vector_product_with_bias_output_layer.1 : weights3 | {3 4 }
	Port: matrix_vector_product_with_bias_output_layer.1 : p_read | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1 : p_read1 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1 : p_read2 | {1 }
	Port: matrix_vector_product_with_bias_output_layer.1 : input_activations | {3 4 }
  - Chain level:
	State 1
		store_ln94 : 1
	State 2
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
		tmp : 1
		call_ret : 1
	State 3
		icmp_ln100 : 1
		add_ln100 : 1
		br_ln100 : 2
		zext_ln100 : 1
		zext_ln100_1 : 1
		add_ln102 : 2
		zext_ln102 : 3
		weights3_addr : 4
		weights3_load : 5
		input_activations_addr : 2
		input_activations_load : 3
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
	State 4
		bitcast_ln102 : 1
		mul8 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		ret_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_add_bias_to_activations_1_fu_145 |    3    |  1.161  |   758   |   767   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   dadd   |              grp_fu_154              |    3    |    0    |   430   |   708   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   dmul   |              grp_fu_159              |    8    |    0    |   275   |   108   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln96_fu_193           |    0    |    0    |    0    |    9    |
|    add   |           add_ln100_fu_225           |    0    |    0    |    0    |    14   |
|          |           add_ln102_fu_240           |    0    |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln96_fu_187           |    0    |    0    |    0    |    9    |
|          |           icmp_ln100_fu_219          |    0    |    0    |    0    |    14   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |          p_read25_read_fu_78         |    0    |    0    |    0    |    0    |
|   read   |          p_read14_read_fu_84         |    0    |    0    |    0    |    0    |
|          |         p_read_12_read_fu_90         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_fu_199              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           zext_ln100_fu_231          |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln100_1_fu_236         |    0    |    0    |    0    |    0    |
|          |           zext_ln102_fu_245          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    14   |  1.161  |   1463  |   1644  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| activations12_0_load_reg_324 |   64   |
|    activations12_0_reg_288   |   64   |
|  activations2_0_load_reg_319 |   64   |
|    activations2_0_reg_281    |   64   |
|  activations_0_load_reg_329  |   64   |
|     activations_0_reg_295    |   64   |
|        add113_reg_133        |   64   |
|       add_ln100_reg_337      |    7   |
|       add_ln96_reg_309       |    2   |
|          add_reg_367         |   64   |
|     bitcast_ln102_reg_352    |   64   |
|           i_reg_122          |    7   |
|input_activations_addr_reg_347|    6   |
|input_activations_load_reg_357|   64   |
|          j_6_reg_302         |    2   |
|           j_reg_274          |    2   |
|         mul8_reg_362         |   64   |
|          tmp_reg_314         |    8   |
|     weights3_addr_reg_342    |    8   |
+------------------------------+--------+
|             Total            |   746  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_103          |  p0  |   2  |   8  |   16   ||    9    |
|           grp_access_fu_116          |  p0  |   2  |   6  |   12   ||    9    |
|            add113_reg_133            |  p0  |   2  |  64  |   128  ||    9    |
| grp_add_bias_to_activations_1_fu_145 |  p2  |   2  |  64  |   128  ||    9    |
| grp_add_bias_to_activations_1_fu_145 |  p3  |   2  |  64  |   128  ||    9    |
| grp_add_bias_to_activations_1_fu_145 |  p4  |   2  |  64  |   128  ||    9    |
|              grp_fu_159              |  p0  |   2  |  64  |   128  ||    9    |
|              grp_fu_159              |  p1  |   2  |  64  |   128  ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   796  ||  3.096  ||    72   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    1   |  1463  |  1644  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   746  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  2209  |  1716  |
+-----------+--------+--------+--------+--------+
