[2025-09-18 09:39:43] START suite=qualcomm_srv trace=srv113_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv113_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2802391 heartbeat IPC: 3.568 cumulative IPC: 3.568 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5370087 heartbeat IPC: 3.895 cumulative IPC: 3.724 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5370087 cumulative IPC: 3.724 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5370087 cumulative IPC: 3.724 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14582173 heartbeat IPC: 1.086 cumulative IPC: 1.086 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23798208 heartbeat IPC: 1.085 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32929933 heartbeat IPC: 1.095 cumulative IPC: 1.089 (Simulation time: 00 hr 04 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv113_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000006 cycles: 42291243 heartbeat IPC: 1.068 cumulative IPC: 1.083 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 51351164 heartbeat IPC: 1.104 cumulative IPC: 1.087 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 60442977 heartbeat IPC: 1.1 cumulative IPC: 1.089 (Simulation time: 00 hr 08 min 33 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 69504985 heartbeat IPC: 1.104 cumulative IPC: 1.091 (Simulation time: 00 hr 09 min 48 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 78547310 heartbeat IPC: 1.106 cumulative IPC: 1.093 (Simulation time: 00 hr 11 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv113_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 87769455 heartbeat IPC: 1.084 cumulative IPC: 1.092 (Simulation time: 00 hr 12 min 16 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 91479451 cumulative IPC: 1.093 (Simulation time: 00 hr 13 min 28 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 91479451 cumulative IPC: 1.093 (Simulation time: 00 hr 13 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv113_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.093 instructions: 100000004 cycles: 91479451
CPU 0 Branch Prediction Accuracy: 92.12% MPKI: 14.09 Average ROB Occupancy at Mispredict: 29.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07364
BRANCH_INDIRECT: 0.342
BRANCH_CONDITIONAL: 12.38
BRANCH_DIRECT_CALL: 0.4132
BRANCH_INDIRECT_CALL: 0.4889
BRANCH_RETURN: 0.3865


====Backend Stall Breakdown====
ROB_STALL: 261984
LQ_STALL: 0
SQ_STALL: 872722


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 175.24615
REPLAY_LOAD: 71.01258
NON_REPLAY_LOAD: 25.045462

== Total ==
ADDR_TRANS: 68346
REPLAY_LOAD: 33873
NON_REPLAY_LOAD: 159765

== Counts ==
ADDR_TRANS: 390
REPLAY_LOAD: 477
NON_REPLAY_LOAD: 6379

cpu0->cpu0_STLB TOTAL        ACCESS:    2118656 HIT:    2091583 MISS:      27073 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2118656 HIT:    2091583 MISS:      27073 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 184.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9673942 HIT:    8861717 MISS:     812225 MSHR_MERGE:      61794
cpu0->cpu0_L2C LOAD         ACCESS:    7548443 HIT:    6959240 MISS:     589203 MSHR_MERGE:       6220
cpu0->cpu0_L2C RFO          ACCESS:     596080 HIT:     525775 MISS:      70305 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     333852 HIT:     239498 MISS:      94354 MSHR_MERGE:      55574
cpu0->cpu0_L2C WRITE        ACCESS:    1133737 HIT:    1125046 MISS:       8691 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61830 HIT:      12158 MISS:      49672 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     293509 ISSUED:     221694 USEFUL:       6544 USELESS:       7956
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 43.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15314518 HIT:    7648699 MISS:    7665819 MSHR_MERGE:    1892035
cpu0->cpu0_L1I LOAD         ACCESS:   15314518 HIT:    7648699 MISS:    7665819 MSHR_MERGE:    1892035
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30593900 HIT:   26263968 MISS:    4329932 MSHR_MERGE:    1762979
cpu0->cpu0_L1D LOAD         ACCESS:   16614775 HIT:   14315276 MISS:    2299499 MSHR_MERGE:     524795
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     447977 HIT:     240993 MISS:     206984 MSHR_MERGE:      72648
cpu0->cpu0_L1D WRITE        ACCESS:   13464531 HIT:   11703075 MISS:    1761456 MSHR_MERGE:    1165373
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66617 HIT:       4624 MISS:      61993 MSHR_MERGE:        163
cpu0->cpu0_L1D PREFETCH REQUESTED:     687609 ISSUED:     447982 USEFUL:      25017 USELESS:      48626
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12589409 HIT:   10454980 MISS:    2134429 MSHR_MERGE:    1076254
cpu0->cpu0_ITLB LOAD         ACCESS:   12589409 HIT:   10454980 MISS:    2134429 MSHR_MERGE:    1076254
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.362 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28629809 HIT:   27182135 MISS:    1447674 MSHR_MERGE:     387193
cpu0->cpu0_DTLB LOAD         ACCESS:   28629809 HIT:   27182135 MISS:    1447674 MSHR_MERGE:     387193
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.308 cycles
cpu0->LLC TOTAL        ACCESS:     861297 HIT:     745484 MISS:     115813 MSHR_MERGE:       5402
cpu0->LLC LOAD         ACCESS:     582983 HIT:     522123 MISS:      60860 MSHR_MERGE:        410
cpu0->LLC RFO          ACCESS:      70305 HIT:      56833 MISS:      13472 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      38780 HIT:      17118 MISS:      21662 MSHR_MERGE:       4992
cpu0->LLC WRITE        ACCESS:     119557 HIT:     118696 MISS:        861 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49672 HIT:      30714 MISS:      18958 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3285
  ROW_BUFFER_MISS:     106252
  AVG DBUS CONGESTED CYCLE: 4.429
Channel 0 WQ ROW_BUFFER_HIT:       1808
  ROW_BUFFER_MISS:      11527
  FULL:          0
Channel 0 REFRESHES ISSUED:       7623

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539594       576727        59826         9798
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1178         3336         2046
  STLB miss resolved @ L2C                0          409         2917         5346         4309
  STLB miss resolved @ LLC                0           98         5097        15982        11655
  STLB miss resolved @ MEM                0            1         2429         9845        14505

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199426        48387      1477397        75389          980
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          726          607           97
  STLB miss resolved @ L2C                0          162         2205         1214           63
  STLB miss resolved @ LLC                0           40         2095         2316          170
  STLB miss resolved @ MEM                0            0          642          717          339
[2025-09-18 09:53:12] END   suite=qualcomm_srv trace=srv113_ap (rc=0)
