#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x132e297e0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x132e121d0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x132e12210 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x132e12250 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x132e3eca0_0 .net "ALUSrc", 0 0, L_0x132e404a0;  1 drivers
v0x132e3ed70_0 .net "ALUctr", 2 0, L_0x132e40dd0;  1 drivers
v0x132e3ee00_0 .net "ExtOp", 0 0, L_0x132e40a50;  1 drivers
v0x132e3ee90_0 .net "Jump", 0 0, L_0x132e40880;  1 drivers
v0x132e3ef60_0 .net "MemWr", 0 0, L_0x132e406c0;  1 drivers
v0x132e3f070_0 .net "MemtoReg", 0 0, L_0x132e40600;  1 drivers
v0x132e3f140_0 .net "RegDst", 0 0, L_0x132e40590;  1 drivers
v0x132e3f210_0 .net "RegWr", 0 0, L_0x132e402d0;  1 drivers
v0x132e3f2e0_0 .var "addr", 31 0;
v0x132e3f3f0_0 .net "branch", 0 0, L_0x132e40730;  1 drivers
v0x132e3f480_0 .var "data", 31 0;
v0x132e3f510_0 .var "func", 5 0;
v0x132e3f5e0_0 .var "op", 5 0;
v0x132e3f6b0_0 .net "rtype", 0 0, L_0x132e40000;  1 drivers
v0x132e3f780_0 .var "sys_clk", 0 0;
v0x132e3f810_0 .var "sys_rst", 0 0;
E_0x132e15b20 .event posedge, v0x132e3f780_0;
S_0x132e294d0 .scope module, "u_cpuCtr" "cpuCtr" 2 51, 3 6 0, S_0x132e297e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegWr";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 1 "MemWr";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ExtOp";
    .port_info 10 /OUTPUT 3 "ALUctr";
    .port_info 11 /OUTPUT 1 "rtype";
v0x132e3c850_0 .net "ALUOp0", 2 0, L_0x132e40bb0;  1 drivers
v0x132e3dd40_0 .net "ALUOp1", 2 0, v0x132e0e660_0;  1 drivers
v0x132e3ddf0_0 .net "ALUSrc", 0 0, L_0x132e404a0;  alias, 1 drivers
v0x132e3dec0_0 .net "ALUctr", 2 0, L_0x132e40dd0;  alias, 1 drivers
v0x132e3df50_0 .net "ExtOp", 0 0, L_0x132e40a50;  alias, 1 drivers
v0x132e3e020_0 .net "Jump", 0 0, L_0x132e40880;  alias, 1 drivers
v0x132e3e0d0_0 .net "MemWr", 0 0, L_0x132e406c0;  alias, 1 drivers
v0x132e3e180_0 .net "MemtoReg", 0 0, L_0x132e40600;  alias, 1 drivers
v0x132e3e210_0 .net "RegDst", 0 0, L_0x132e40590;  alias, 1 drivers
v0x132e3e340_0 .net "RegWr", 0 0, L_0x132e402d0;  alias, 1 drivers
v0x132e3e3d0_0 .net "Rtype", 0 0, L_0x132e3f8a0;  1 drivers
v0x132e3e4a0_0 .net "addiu", 0 0, L_0x132e3faa0;  1 drivers
v0x132e3e570_0 .net "beq", 0 0, L_0x132e3fd80;  1 drivers
v0x132e3e640_0 .net "branch", 0 0, L_0x132e40730;  alias, 1 drivers
v0x132e3e6d0_0 .net "func", 5 0, v0x132e3f510_0;  1 drivers
v0x132e3e760_0 .net "jump", 0 0, L_0x132e3ff60;  1 drivers
v0x132e3e830_0 .net "lw", 0 0, L_0x132e3fb80;  1 drivers
v0x132e3ea00_0 .net "op", 5 0, v0x132e3f5e0_0;  1 drivers
v0x132e3ea90_0 .net "ori", 0 0, L_0x132e3f980;  1 drivers
v0x132e3eb20_0 .net "rtype", 0 0, L_0x132e40000;  alias, 1 drivers
v0x132e3ebb0_0 .net "sw", 0 0, L_0x132e3fca0;  1 drivers
L_0x132e40dd0 .functor MUXZ 3, L_0x132e40bb0, v0x132e0e660_0, L_0x132e3f8a0, C4<>;
S_0x132e291c0 .scope module, "u_aluCtr" "aluCtr" 3 64, 4 1 0, S_0x132e294d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "func";
    .port_info 1 /OUTPUT 3 "ALUctr";
v0x132e0e660_0 .var "ALUctr", 2 0;
v0x132e3b7e0_0 .net "func", 5 0, v0x132e3f510_0;  alias, 1 drivers
E_0x132e18160 .event anyedge, v0x132e3b7e0_0;
S_0x132e3b8a0 .scope module, "u_insDecoder" "insDecoder" 3 30, 5 1 0, S_0x132e294d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "ori";
    .port_info 3 /OUTPUT 1 "addiu";
    .port_info 4 /OUTPUT 1 "lw";
    .port_info 5 /OUTPUT 1 "sw";
    .port_info 6 /OUTPUT 1 "beq";
    .port_info 7 /OUTPUT 1 "jump";
v0x132e3bb60_0 .net "Rtype", 0 0, L_0x132e3f8a0;  alias, 1 drivers
L_0x138078010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x132e3bc00_0 .net/2u *"_ivl_0", 5 0, L_0x138078010;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x132e3bcb0_0 .net/2u *"_ivl_12", 5 0, L_0x1380780e8;  1 drivers
L_0x138078130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x132e3bd70_0 .net/2u *"_ivl_16", 5 0, L_0x138078130;  1 drivers
L_0x138078178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x132e3be20_0 .net/2u *"_ivl_20", 5 0, L_0x138078178;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x132e3bf10_0 .net/2u *"_ivl_24", 5 0, L_0x1380781c0;  1 drivers
L_0x138078058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x132e3bfc0_0 .net/2u *"_ivl_4", 5 0, L_0x138078058;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x132e3c070_0 .net/2u *"_ivl_8", 5 0, L_0x1380780a0;  1 drivers
v0x132e3c120_0 .net "addiu", 0 0, L_0x132e3faa0;  alias, 1 drivers
v0x132e3c230_0 .net "beq", 0 0, L_0x132e3fd80;  alias, 1 drivers
v0x132e3c2c0_0 .net "jump", 0 0, L_0x132e3ff60;  alias, 1 drivers
v0x132e3c360_0 .net "lw", 0 0, L_0x132e3fb80;  alias, 1 drivers
v0x132e3c400_0 .net "op", 5 0, v0x132e3f5e0_0;  alias, 1 drivers
v0x132e3c4b0_0 .net "ori", 0 0, L_0x132e3f980;  alias, 1 drivers
v0x132e3c550_0 .net "sw", 0 0, L_0x132e3fca0;  alias, 1 drivers
L_0x132e3f8a0 .cmp/eq 6, v0x132e3f5e0_0, L_0x138078010;
L_0x132e3f980 .cmp/eq 6, v0x132e3f5e0_0, L_0x138078058;
L_0x132e3faa0 .cmp/eq 6, v0x132e3f5e0_0, L_0x1380780a0;
L_0x132e3fb80 .cmp/eq 6, v0x132e3f5e0_0, L_0x1380780e8;
L_0x132e3fca0 .cmp/eq 6, v0x132e3f5e0_0, L_0x138078130;
L_0x132e3fd80 .cmp/eq 6, v0x132e3f5e0_0, L_0x138078178;
L_0x132e3ff60 .cmp/eq 6, v0x132e3f5e0_0, L_0x1380781c0;
S_0x132e3c670 .scope module, "u_mainCtr" "mainCtr" 3 43, 6 1 0, S_0x132e294d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Rtype";
    .port_info 1 /INPUT 1 "ori";
    .port_info 2 /INPUT 1 "addiu";
    .port_info 3 /INPUT 1 "lw";
    .port_info 4 /INPUT 1 "sw";
    .port_info 5 /INPUT 1 "beq";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "RegWr";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "MemWr";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "Jump";
    .port_info 14 /OUTPUT 1 "ExtOp";
    .port_info 15 /OUTPUT 3 "ALUOp";
    .port_info 16 /OUTPUT 1 "rtype";
L_0x132e40000 .functor BUFZ 1, L_0x132e3f8a0, C4<0>, C4<0>, C4<0>;
L_0x132e400f0 .functor OR 1, L_0x132e3f8a0, L_0x132e3f980, C4<0>, C4<0>;
L_0x132e401e0 .functor OR 1, L_0x132e400f0, L_0x132e3faa0, C4<0>, C4<0>;
L_0x132e402d0 .functor OR 1, L_0x132e401e0, L_0x132e3fb80, C4<0>, C4<0>;
L_0x132e403c0 .functor OR 1, L_0x132e3f980, L_0x132e3faa0, C4<0>, C4<0>;
L_0x132e40430 .functor OR 1, L_0x132e403c0, L_0x132e3fb80, C4<0>, C4<0>;
L_0x132e404a0 .functor OR 1, L_0x132e40430, L_0x132e3fca0, C4<0>, C4<0>;
L_0x132e40590 .functor BUFZ 1, L_0x132e3f8a0, C4<0>, C4<0>, C4<0>;
L_0x132e40600 .functor BUFZ 1, L_0x132e3fb80, C4<0>, C4<0>, C4<0>;
L_0x132e406c0 .functor BUFZ 1, L_0x132e3fca0, C4<0>, C4<0>, C4<0>;
L_0x132e40730 .functor BUFZ 1, L_0x132e3fd80, C4<0>, C4<0>, C4<0>;
L_0x132e40880 .functor BUFZ 1, L_0x132e3ff60, C4<0>, C4<0>, C4<0>;
L_0x132e40970 .functor OR 1, L_0x132e3faa0, L_0x132e3fb80, C4<0>, C4<0>;
L_0x132e40a50 .functor OR 1, L_0x132e40970, L_0x132e3fca0, C4<0>, C4<0>;
L_0x132e40ac0 .functor BUFZ 1, L_0x132e3fd80, C4<0>, C4<0>, C4<0>;
L_0x132e409e0 .functor BUFZ 1, L_0x132e3f980, C4<0>, C4<0>, C4<0>;
L_0x132e40c90 .functor BUFZ 1, L_0x132e3f8a0, C4<0>, C4<0>, C4<0>;
v0x132e3ca80_0 .net "ALUOp", 2 0, L_0x132e40bb0;  alias, 1 drivers
v0x132e3cb10_0 .net "ALUSrc", 0 0, L_0x132e404a0;  alias, 1 drivers
v0x132e3cba0_0 .net "ExtOp", 0 0, L_0x132e40a50;  alias, 1 drivers
v0x132e3cc50_0 .net "Jump", 0 0, L_0x132e40880;  alias, 1 drivers
v0x132e3cce0_0 .net "MemWr", 0 0, L_0x132e406c0;  alias, 1 drivers
v0x132e3cdc0_0 .net "MemtoReg", 0 0, L_0x132e40600;  alias, 1 drivers
v0x132e3ce60_0 .net "RegDst", 0 0, L_0x132e40590;  alias, 1 drivers
v0x132e3cf00_0 .net "RegWr", 0 0, L_0x132e402d0;  alias, 1 drivers
v0x132e3cfa0_0 .net "Rtype", 0 0, L_0x132e3f8a0;  alias, 1 drivers
v0x132e3d0b0_0 .net *"_ivl_10", 0 0, L_0x132e40430;  1 drivers
v0x132e3d140_0 .net *"_ivl_2", 0 0, L_0x132e400f0;  1 drivers
v0x132e3d1d0_0 .net *"_ivl_24", 0 0, L_0x132e40970;  1 drivers
v0x132e3d270_0 .net *"_ivl_31", 0 0, L_0x132e40ac0;  1 drivers
v0x132e3d320_0 .net *"_ivl_35", 0 0, L_0x132e409e0;  1 drivers
v0x132e3d3d0_0 .net *"_ivl_4", 0 0, L_0x132e401e0;  1 drivers
v0x132e3d480_0 .net *"_ivl_40", 0 0, L_0x132e40c90;  1 drivers
v0x132e3d530_0 .net *"_ivl_8", 0 0, L_0x132e403c0;  1 drivers
v0x132e3d6e0_0 .net "addiu", 0 0, L_0x132e3faa0;  alias, 1 drivers
v0x132e3d790_0 .net "beq", 0 0, L_0x132e3fd80;  alias, 1 drivers
v0x132e3d820_0 .net "branch", 0 0, L_0x132e40730;  alias, 1 drivers
v0x132e3d8b0_0 .net "jump", 0 0, L_0x132e3ff60;  alias, 1 drivers
v0x132e3d940_0 .net "lw", 0 0, L_0x132e3fb80;  alias, 1 drivers
v0x132e3d9d0_0 .net "ori", 0 0, L_0x132e3f980;  alias, 1 drivers
v0x132e3da60_0 .net "rtype", 0 0, L_0x132e40000;  alias, 1 drivers
v0x132e3daf0_0 .net "sw", 0 0, L_0x132e3fca0;  alias, 1 drivers
L_0x132e40bb0 .concat8 [ 1 1 1 0], L_0x132e40c90, L_0x132e409e0, L_0x132e40ac0;
    .scope S_0x132e291c0;
T_0 ;
    %wait E_0x132e18160;
    %load/vec4 v0x132e3b7e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x132e0e660_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x132e0e660_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x132e0e660_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x132e0e660_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x132e0e660_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x132e297e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e3f810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132e3f480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132e3f2e0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x132e297e0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x132e3f780_0;
    %inv;
    %store/vec4 v0x132e3f780_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x132e297e0;
T_3 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e3f810_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x132e297e0;
T_4 ;
    %wait E_0x132e15b20;
    %load/vec4 v0x132e3f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132e3f2e0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x132e3f2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x132e3f2e0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x132e297e0;
T_5 ;
    %wait E_0x132e15b20;
    %load/vec4 v0x132e3f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x132e3f480_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x132e3f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x132e3f480_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x132e297e0;
T_6 ;
    %vpi_call 2 69 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x132e297e0 {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 1000000, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x132e3f5e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e3f510_0, 0, 6;
    %delay 50000000, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/cpuCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/aluCtr.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/insDecoder.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/control/user/src/mainCtr.v";
