|or1420SingleCore
clock12MHz => clock12MHz.IN2
clock50MHz => clock50MHz.IN1
nReset => _.IN1
RxD => RxD.IN1
TxD <= uartBus:uart1.TxD
sdramClk <= sdramController:sdram.sdramClk
sdramCke <= sdramController:sdram.sdramCke
sdramCsN <= sdramController:sdram.sdramCsN
sdramRasN <= sdramController:sdram.sdramRasN
sdramCasN <= sdramController:sdram.sdramCasN
sdramWeN <= sdramController:sdram.sdramWeN
sdramDqmN[0] <= sdramController:sdram.sdramDqmN
sdramDqmN[1] <= sdramController:sdram.sdramDqmN
sdramAddr[0] <= sdramController:sdram.sdramAddr
sdramAddr[1] <= sdramController:sdram.sdramAddr
sdramAddr[2] <= sdramController:sdram.sdramAddr
sdramAddr[3] <= sdramController:sdram.sdramAddr
sdramAddr[4] <= sdramController:sdram.sdramAddr
sdramAddr[5] <= sdramController:sdram.sdramAddr
sdramAddr[6] <= sdramController:sdram.sdramAddr
sdramAddr[7] <= sdramController:sdram.sdramAddr
sdramAddr[8] <= sdramController:sdram.sdramAddr
sdramAddr[9] <= sdramController:sdram.sdramAddr
sdramAddr[10] <= sdramController:sdram.sdramAddr
sdramAddr[11] <= sdramController:sdram.sdramAddr
sdramAddr[12] <= sdramController:sdram.sdramAddr
sdramBa[0] <= sdramController:sdram.sdramBa
sdramBa[1] <= sdramController:sdram.sdramBa
sdramData[0] <> sdramController:sdram.sdramData
sdramData[1] <> sdramController:sdram.sdramData
sdramData[2] <> sdramController:sdram.sdramData
sdramData[3] <> sdramController:sdram.sdramData
sdramData[4] <> sdramController:sdram.sdramData
sdramData[5] <> sdramController:sdram.sdramData
sdramData[6] <> sdramController:sdram.sdramData
sdramData[7] <> sdramController:sdram.sdramData
sdramData[8] <> sdramController:sdram.sdramData
sdramData[9] <> sdramController:sdram.sdramData
sdramData[10] <> sdramController:sdram.sdramData
sdramData[11] <> sdramController:sdram.sdramData
sdramData[12] <> sdramController:sdram.sdramData
sdramData[13] <> sdramController:sdram.sdramData
sdramData[14] <> sdramController:sdram.sdramData
sdramData[15] <> sdramController:sdram.sdramData
spiScl <= spiBus:flash.spiScl
spiNCs <= spiBus:flash.spiNCs
spiSiIo0 <> spiBus:flash.spiSiIo0
spiSoIo1 <> spiBus:flash.spiSoIo1
spiIo2 <> spiBus:flash.spiIo2
spiIo3 <> spiBus:flash.spiIo3
pixelClock <= screens:hdmi.pixelClock
horizontalSync <= screens:hdmi.horizontalSync
verticalSync <= screens:hdmi.verticalSync
activePixel <= screens:hdmi.activePixel
hdmiRed[0] <= screens:hdmi.red
hdmiRed[1] <= screens:hdmi.red
hdmiRed[2] <= screens:hdmi.red
hdmiRed[3] <= screens:hdmi.red
hdmiGreen[0] <= screens:hdmi.green
hdmiGreen[1] <= screens:hdmi.green
hdmiGreen[2] <= screens:hdmi.green
hdmiGreen[3] <= screens:hdmi.green
hdmiBlue[0] <= screens:hdmi.blue
hdmiBlue[1] <= screens:hdmi.blue
hdmiBlue[2] <= screens:hdmi.blue
hdmiBlue[3] <= screens:hdmi.blue
SCL <= i2cCustomInstr:i2cm.SCL
camnReset <= s_resetCountReg[4].DB_MAX_OUTPUT_PORT_TYPE
SDA <> i2cCustomInstr:i2cm.SDA
camPclk => camPclk.IN1
camHsync => camHsync.IN1
camVsync => camVsync.IN1
biosBypass => biosBypass.IN1
camData[0] => camData[0].IN1
camData[1] => camData[1].IN1
camData[2] => camData[2].IN1
camData[3] => camData[3].IN1
camData[4] => camData[4].IN1
camData[5] => camData[5].IN1
camData[6] => camData[6].IN1
camData[7] => camData[7].IN1


|or1420SingleCore|altpll:altpll_component
inclk[0] => test_altpll:auto_generated.inclk[0]
inclk[1] => test_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => test_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= test_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|or1420SingleCore|altpll:altpll_component|test_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|uartBus:uart1
clock => clock.IN5
reset => reset.IN3
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
beginTransactionIn => s_startTransactionReg.DATAA
beginTransactionIn => s_transactionActiveReg.OUTPUTSELECT
beginTransactionIn => s_readNWriteReg.OUTPUTSELECT
beginTransactionIn => s_byteEnablesReg.OUTPUTSELECT
beginTransactionIn => s_byteEnablesReg.OUTPUTSELECT
beginTransactionIn => s_byteEnablesReg.OUTPUTSELECT
beginTransactionIn => s_byteEnablesReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
endTransactionIn => busErrorOut.IN0
readNWriteIn => s_readNWriteReg.DATAB
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInReg.OUTPUTSELECT
dataValidIn => s_dataInValidReg.IN1
busyIn => Selector1.IN2
busyIn => comb.IN0
busyIn => s_readStateNext.END.DATAB
addressDataIn[0] => s_busAddressReg.DATAB
addressDataIn[0] => s_dataInReg.DATAB
addressDataIn[1] => s_busAddressReg.DATAB
addressDataIn[1] => s_dataInReg.DATAB
addressDataIn[2] => s_busAddressReg.DATAB
addressDataIn[2] => s_dataInReg.DATAB
addressDataIn[3] => s_busAddressReg.DATAB
addressDataIn[3] => s_dataInReg.DATAB
addressDataIn[4] => s_busAddressReg.DATAB
addressDataIn[4] => s_dataInReg.DATAB
addressDataIn[5] => s_busAddressReg.DATAB
addressDataIn[5] => s_dataInReg.DATAB
addressDataIn[6] => s_busAddressReg.DATAB
addressDataIn[6] => s_dataInReg.DATAB
addressDataIn[7] => s_busAddressReg.DATAB
addressDataIn[7] => s_dataInReg.DATAB
addressDataIn[8] => s_busAddressReg.DATAB
addressDataIn[8] => s_dataInReg.DATAB
addressDataIn[9] => s_busAddressReg.DATAB
addressDataIn[9] => s_dataInReg.DATAB
addressDataIn[10] => s_busAddressReg.DATAB
addressDataIn[10] => s_dataInReg.DATAB
addressDataIn[11] => s_busAddressReg.DATAB
addressDataIn[11] => s_dataInReg.DATAB
addressDataIn[12] => s_busAddressReg.DATAB
addressDataIn[12] => s_dataInReg.DATAB
addressDataIn[13] => s_busAddressReg.DATAB
addressDataIn[13] => s_dataInReg.DATAB
addressDataIn[14] => s_busAddressReg.DATAB
addressDataIn[14] => s_dataInReg.DATAB
addressDataIn[15] => s_busAddressReg.DATAB
addressDataIn[15] => s_dataInReg.DATAB
addressDataIn[16] => s_busAddressReg.DATAB
addressDataIn[16] => s_dataInReg.DATAB
addressDataIn[17] => s_busAddressReg.DATAB
addressDataIn[17] => s_dataInReg.DATAB
addressDataIn[18] => s_busAddressReg.DATAB
addressDataIn[18] => s_dataInReg.DATAB
addressDataIn[19] => s_busAddressReg.DATAB
addressDataIn[19] => s_dataInReg.DATAB
addressDataIn[20] => s_busAddressReg.DATAB
addressDataIn[20] => s_dataInReg.DATAB
addressDataIn[21] => s_busAddressReg.DATAB
addressDataIn[21] => s_dataInReg.DATAB
addressDataIn[22] => s_busAddressReg.DATAB
addressDataIn[22] => s_dataInReg.DATAB
addressDataIn[23] => s_busAddressReg.DATAB
addressDataIn[23] => s_dataInReg.DATAB
addressDataIn[24] => s_busAddressReg.DATAB
addressDataIn[24] => s_dataInReg.DATAB
addressDataIn[25] => s_busAddressReg.DATAB
addressDataIn[25] => s_dataInReg.DATAB
addressDataIn[26] => s_busAddressReg.DATAB
addressDataIn[26] => s_dataInReg.DATAB
addressDataIn[27] => s_busAddressReg.DATAB
addressDataIn[27] => s_dataInReg.DATAB
addressDataIn[28] => s_busAddressReg.DATAB
addressDataIn[28] => s_dataInReg.DATAB
addressDataIn[29] => s_busAddressReg.DATAB
addressDataIn[29] => s_dataInReg.DATAB
addressDataIn[30] => s_busAddressReg.DATAB
addressDataIn[30] => s_dataInReg.DATAB
addressDataIn[31] => s_busAddressReg.DATAB
addressDataIn[31] => s_dataInReg.DATAB
byteEnablesIn[0] => s_byteEnablesReg.DATAB
byteEnablesIn[1] => s_byteEnablesReg.DATAB
byteEnablesIn[2] => s_byteEnablesReg.DATAB
byteEnablesIn[3] => s_byteEnablesReg.DATAB
burstSizeIn[0] => s_burstSizeReg.DATAB
burstSizeIn[1] => s_burstSizeReg.DATAB
burstSizeIn[2] => s_burstSizeReg.DATAB
burstSizeIn[3] => s_burstSizeReg.DATAB
burstSizeIn[4] => s_burstSizeReg.DATAB
burstSizeIn[5] => s_burstSizeReg.DATAB
burstSizeIn[6] => s_burstSizeReg.DATAB
burstSizeIn[7] => s_burstSizeReg.DATAB
addressDataOut[0] <= s_dataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= s_dataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= s_dataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= s_dataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= s_dataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= s_dataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= s_dataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= s_dataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= s_dataOutReg[8].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= s_dataOutReg[9].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= s_dataOutReg[10].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= s_dataOutReg[11].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= s_dataOutReg[12].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= s_dataOutReg[13].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= s_dataOutReg[14].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= s_dataOutReg[15].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= s_dataOutReg[16].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= s_dataOutReg[17].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= s_dataOutReg[18].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= s_dataOutReg[19].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= s_dataOutReg[20].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= s_dataOutReg[21].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= s_dataOutReg[22].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= s_dataOutReg[23].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= s_dataOutReg[24].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= s_dataOutReg[25].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= s_dataOutReg[26].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= s_dataOutReg[27].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= s_dataOutReg[28].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= s_dataOutReg[29].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= s_dataOutReg[30].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= s_dataOutReg[31].DB_MAX_OUTPUT_PORT_TYPE
endTransactionOut <= endTransactionOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataValidOut <= s_dataOutValidReg.DB_MAX_OUTPUT_PORT_TYPE
busErrorOut <= busErrorOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD => comb.DATAA
TxD <= TxD.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|uartBus:uart1|baudGenerator:bdg
clock => baudRateX2Tick~reg0.CLK
clock => baudRateX16Tick~reg0.CLK
clock => s_baudDivReg[0].CLK
clock => s_baudDivReg[1].CLK
clock => s_baudDivReg[2].CLK
clock => s_counterReg[0].CLK
clock => s_counterReg[1].CLK
clock => s_counterReg[2].CLK
clock => s_counterReg[3].CLK
clock => s_counterReg[4].CLK
clock => s_counterReg[5].CLK
clock => s_counterReg[6].CLK
clock => s_counterReg[7].CLK
clock => s_counterReg[8].CLK
clock => s_counterReg[9].CLK
clock => s_counterReg[10].CLK
clock => s_counterReg[11].CLK
clock => s_counterReg[12].CLK
clock => s_counterReg[13].CLK
clock => s_counterReg[14].CLK
clock => s_counterReg[15].CLK
clock => s_counterResetReg.CLK
reset => comb.IN1
reset => s_baudDivNext[2].OUTPUTSELECT
reset => s_baudDivNext[1].OUTPUTSELECT
reset => s_baudDivNext[0].OUTPUTSELECT
reset => s_counterResetReg.DATAIN
baudDivisor[0] => s_counterNext[0].DATAB
baudDivisor[1] => s_counterNext[1].DATAB
baudDivisor[2] => s_counterNext[2].DATAB
baudDivisor[3] => s_counterNext[3].DATAB
baudDivisor[4] => s_counterNext[4].DATAB
baudDivisor[5] => s_counterNext[5].DATAB
baudDivisor[6] => s_counterNext[6].DATAB
baudDivisor[7] => s_counterNext[7].DATAB
baudDivisor[8] => s_counterNext[8].DATAB
baudDivisor[9] => s_counterNext[9].DATAB
baudDivisor[10] => s_counterNext[10].DATAB
baudDivisor[11] => s_counterNext[11].DATAB
baudDivisor[12] => s_counterNext[12].DATAB
baudDivisor[13] => s_counterNext[13].DATAB
baudDivisor[14] => s_counterNext[14].DATAB
baudDivisor[15] => s_counterNext[15].DATAB
baudRateX16Tick <= baudRateX16Tick~reg0.DB_MAX_OUTPUT_PORT_TYPE
baudRateX2Tick <= baudRateX2Tick~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|uartBus:uart1|uartTxFifo:TXF
clock => clock.IN1
reset => comb.IN1
reset => comb.IN1
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
fifoRe => comb.IN0
fifoRe => comb.IN0
fifoRe => comb.IN0
fifoWe => comb.IN1
fifoWe => comb.IN1
fifoWe => comb.IN1
fifoEmpty <= s_fifoEmptyReg.DB_MAX_OUTPUT_PORT_TYPE
fifoFull <= s_fifoFullReg.DB_MAX_OUTPUT_PORT_TYPE
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataOut[0] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[1] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[2] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[3] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[4] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[5] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[6] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[7] <= uartFifoMemory:fifoMem.dataReadPort


|or1420SingleCore|uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem
writeClock => s_memory.we_a.CLK
writeClock => s_memory.waddr_a[3].CLK
writeClock => s_memory.waddr_a[2].CLK
writeClock => s_memory.waddr_a[1].CLK
writeClock => s_memory.waddr_a[0].CLK
writeClock => s_memory.data_a[7].CLK
writeClock => s_memory.data_a[6].CLK
writeClock => s_memory.data_a[5].CLK
writeClock => s_memory.data_a[4].CLK
writeClock => s_memory.data_a[3].CLK
writeClock => s_memory.data_a[2].CLK
writeClock => s_memory.data_a[1].CLK
writeClock => s_memory.data_a[0].CLK
writeClock => s_memory.CLK0
writeEnable => s_memory.we_a.DATAIN
writeEnable => s_memory.WE
writeAddress[0] => s_memory.waddr_a[0].DATAIN
writeAddress[0] => s_memory.WADDR
writeAddress[1] => s_memory.waddr_a[1].DATAIN
writeAddress[1] => s_memory.WADDR1
writeAddress[2] => s_memory.waddr_a[2].DATAIN
writeAddress[2] => s_memory.WADDR2
writeAddress[3] => s_memory.waddr_a[3].DATAIN
writeAddress[3] => s_memory.WADDR3
readAddress[0] => s_memory.RADDR
readAddress[1] => s_memory.RADDR1
readAddress[2] => s_memory.RADDR2
readAddress[3] => s_memory.RADDR3
writeData[0] => s_memory.data_a[0].DATAIN
writeData[0] => s_memory.DATAIN
writeData[1] => s_memory.data_a[1].DATAIN
writeData[1] => s_memory.DATAIN1
writeData[2] => s_memory.data_a[2].DATAIN
writeData[2] => s_memory.DATAIN2
writeData[3] => s_memory.data_a[3].DATAIN
writeData[3] => s_memory.DATAIN3
writeData[4] => s_memory.data_a[4].DATAIN
writeData[4] => s_memory.DATAIN4
writeData[5] => s_memory.data_a[5].DATAIN
writeData[5] => s_memory.DATAIN5
writeData[6] => s_memory.data_a[6].DATAIN
writeData[6] => s_memory.DATAIN6
writeData[7] => s_memory.data_a[7].DATAIN
writeData[7] => s_memory.DATAIN7
dataReadPort[0] <= s_memory.DATAOUT
dataReadPort[1] <= s_memory.DATAOUT1
dataReadPort[2] <= s_memory.DATAOUT2
dataReadPort[3] <= s_memory.DATAOUT3
dataReadPort[4] <= s_memory.DATAOUT4
dataReadPort[5] <= s_memory.DATAOUT5
dataReadPort[6] <= s_memory.DATAOUT6
dataReadPort[7] <= s_memory.DATAOUT7


|or1420SingleCore|uartBus:uart1|uartTx:TXC
clock => s_halfBitCountReg[0].CLK
clock => s_halfBitCountReg[1].CLK
clock => s_halfBitCountReg[2].CLK
clock => s_halfBitCountReg[3].CLK
clock => s_halfBitCountReg[4].CLK
clock => fifoReadAck~reg0.CLK
clock => uartTxLine~reg0.CLK
clock => s_shiftReg[0].CLK
clock => s_shiftReg[1].CLK
clock => s_shiftReg[2].CLK
clock => s_shiftReg[3].CLK
clock => s_shiftReg[4].CLK
clock => s_shiftReg[5].CLK
clock => s_shiftReg[6].CLK
clock => s_shiftReg[7].CLK
clock => s_shiftReg[8].CLK
clock => s_shiftReg[9].CLK
clock => s_bitDoneReg.CLK
clock => s_stateMachineReg~1.DATAIN
reset => comb.IN0
reset => s_shiftNext[9].OUTPUTSELECT
reset => s_shiftNext[8].OUTPUTSELECT
reset => s_shiftNext[7].OUTPUTSELECT
reset => s_shiftNext[6].OUTPUTSELECT
reset => s_shiftNext[5].OUTPUTSELECT
reset => s_shiftNext[4].OUTPUTSELECT
reset => s_shiftNext[3].OUTPUTSELECT
reset => s_shiftNext[2].OUTPUTSELECT
reset => s_shiftNext[1].OUTPUTSELECT
reset => s_shiftNext[0].OUTPUTSELECT
reset => uartTxLine.OUTPUTSELECT
reset => s_halfBitCountNext[4].OUTPUTSELECT
reset => s_halfBitCountNext[3].OUTPUTSELECT
reset => s_halfBitCountNext[2].OUTPUTSELECT
reset => s_halfBitCountNext[1].OUTPUTSELECT
reset => s_halfBitCountNext[0].OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
baudRateX2tick => comb.IN1
baudRateX2tick => comb.IN0
baudRateX2tick => s_shiftOnePosition.IN1
baudRateX2tick => Selector3.IN2
baudRateX2tick => comb.IN1
baudRateX2tick => Selector2.IN0
controlReg[0] => Equal0.IN3
controlReg[0] => Equal1.IN3
controlReg[0] => Decoder0.IN2
controlReg[0] => Decoder1.IN3
controlReg[0] => Decoder2.IN2
controlReg[0] => s_mux1.OUTPUTSELECT
controlReg[0] => Equal2.IN1
controlReg[0] => Equal3.IN0
controlReg[0] => Equal4.IN1
controlReg[0] => Equal5.IN1
controlReg[1] => Equal0.IN2
controlReg[1] => Equal1.IN2
controlReg[1] => s_shifterLoadValue.OUTPUTSELECT
controlReg[1] => Decoder0.IN1
controlReg[1] => Decoder1.IN2
controlReg[1] => Decoder2.IN1
controlReg[1] => Equal2.IN0
controlReg[1] => Equal3.IN1
controlReg[1] => Equal4.IN0
controlReg[1] => Equal5.IN0
controlReg[2] => Decoder1.IN1
controlReg[2] => Decoder2.IN0
controlReg[3] => Decoder0.IN0
controlReg[3] => Decoder1.IN0
controlReg[3] => s_parityBit.OUTPUTSELECT
controlReg[4] => comb.IN1
controlReg[4] => comb.DATAB
controlReg[5] => comb.OUTPUTSELECT
controlReg[6] => uartTxLine.IN1
fifoData[0] => comb.DATAB
fifoData[0] => s_xorStage1[0].IN0
fifoData[1] => comb.DATAB
fifoData[1] => s_xorStage1[0].IN1
fifoData[2] => comb.DATAB
fifoData[2] => s_xorStage1[1].IN0
fifoData[3] => comb.DATAB
fifoData[3] => s_xorStage1[1].IN1
fifoData[4] => s_xorStage1[2].IN0
fifoData[4] => Selector0.IN3
fifoData[4] => comb.DATAB
fifoData[5] => s_xorStage1[2].IN1
fifoData[5] => s_shifterLoadValue[3].DATAA
fifoData[6] => s_mux1.DATAB
fifoData[6] => s_xorStage1[3].IN0
fifoData[6] => s_shifterLoadValue.DATAB
fifoData[7] => s_xorStage1[3].IN1
fifoData[7] => s_shifterLoadValue.DATAB
fifoEmpty => s_stateMachineNext.IN1
fifoEmpty => Selector1.IN2
fifoEmpty => Selector2.IN1
fifoEmpty => s_stateMachineNext.IN1
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
fifoReadAck <= fifoReadAck~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartTxLine <= uartTxLine~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|uartBus:uart1|uartRxFifo:RXF
clock => clock.IN1
reset => comb.IN1
reset => comb.IN1
reset => s_nrOfEntriesNext[4].OUTPUTSELECT
reset => s_nrOfEntriesNext[3].OUTPUTSELECT
reset => s_nrOfEntriesNext[2].OUTPUTSELECT
reset => s_nrOfEntriesNext[1].OUTPUTSELECT
reset => s_nrOfEntriesNext[0].OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_writeAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_readAddressReg.OUTPUTSELECT
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
reset => s_frameErrorNext.IN1
fifoRe => comb.IN0
fifoRe => comb.IN0
fifoRe => comb.IN0
fifoWe => comb.IN1
fifoWe => comb.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => s_writeError.IN1
fifoWe => comb.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
clearError => s_clearError.IN1
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
frameErrorIn => s_frameErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
parityErrorIn => s_parityErrorNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
breakIn => s_breakNext.DATAB
fifoEmpty <= s_fifoEmptyReg.DB_MAX_OUTPUT_PORT_TYPE
fifoFull <= s_fifoFullReg.DB_MAX_OUTPUT_PORT_TYPE
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
frameErrorOut <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
parityErrorOut <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
breakOut <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
fifoError <= fifoError~reg0.DB_MAX_OUTPUT_PORT_TYPE
nrOfEntries[0] <= s_nrOfEntriesReg[0].DB_MAX_OUTPUT_PORT_TYPE
nrOfEntries[1] <= s_nrOfEntriesReg[1].DB_MAX_OUTPUT_PORT_TYPE
nrOfEntries[2] <= s_nrOfEntriesReg[2].DB_MAX_OUTPUT_PORT_TYPE
nrOfEntries[3] <= s_nrOfEntriesReg[3].DB_MAX_OUTPUT_PORT_TYPE
nrOfEntries[4] <= s_nrOfEntriesReg[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[1] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[2] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[3] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[4] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[5] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[6] <= uartFifoMemory:fifoMem.dataReadPort
dataOut[7] <= uartFifoMemory:fifoMem.dataReadPort


|or1420SingleCore|uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem
writeClock => s_memory.we_a.CLK
writeClock => s_memory.waddr_a[3].CLK
writeClock => s_memory.waddr_a[2].CLK
writeClock => s_memory.waddr_a[1].CLK
writeClock => s_memory.waddr_a[0].CLK
writeClock => s_memory.data_a[7].CLK
writeClock => s_memory.data_a[6].CLK
writeClock => s_memory.data_a[5].CLK
writeClock => s_memory.data_a[4].CLK
writeClock => s_memory.data_a[3].CLK
writeClock => s_memory.data_a[2].CLK
writeClock => s_memory.data_a[1].CLK
writeClock => s_memory.data_a[0].CLK
writeClock => s_memory.CLK0
writeEnable => s_memory.we_a.DATAIN
writeEnable => s_memory.WE
writeAddress[0] => s_memory.waddr_a[0].DATAIN
writeAddress[0] => s_memory.WADDR
writeAddress[1] => s_memory.waddr_a[1].DATAIN
writeAddress[1] => s_memory.WADDR1
writeAddress[2] => s_memory.waddr_a[2].DATAIN
writeAddress[2] => s_memory.WADDR2
writeAddress[3] => s_memory.waddr_a[3].DATAIN
writeAddress[3] => s_memory.WADDR3
readAddress[0] => s_memory.RADDR
readAddress[1] => s_memory.RADDR1
readAddress[2] => s_memory.RADDR2
readAddress[3] => s_memory.RADDR3
writeData[0] => s_memory.data_a[0].DATAIN
writeData[0] => s_memory.DATAIN
writeData[1] => s_memory.data_a[1].DATAIN
writeData[1] => s_memory.DATAIN1
writeData[2] => s_memory.data_a[2].DATAIN
writeData[2] => s_memory.DATAIN2
writeData[3] => s_memory.data_a[3].DATAIN
writeData[3] => s_memory.DATAIN3
writeData[4] => s_memory.data_a[4].DATAIN
writeData[4] => s_memory.DATAIN4
writeData[5] => s_memory.data_a[5].DATAIN
writeData[5] => s_memory.DATAIN5
writeData[6] => s_memory.data_a[6].DATAIN
writeData[6] => s_memory.DATAIN6
writeData[7] => s_memory.data_a[7].DATAIN
writeData[7] => s_memory.DATAIN7
dataReadPort[0] <= s_memory.DATAOUT
dataReadPort[1] <= s_memory.DATAOUT1
dataReadPort[2] <= s_memory.DATAOUT2
dataReadPort[3] <= s_memory.DATAOUT3
dataReadPort[4] <= s_memory.DATAOUT4
dataReadPort[5] <= s_memory.DATAOUT5
dataReadPort[6] <= s_memory.DATAOUT6
dataReadPort[7] <= s_memory.DATAOUT7


|or1420SingleCore|uartBus:uart1|uartRx:RXC
clock => fifoWe~reg0.CLK
clock => s_delayReg.CLK
clock => s_dataOutReg[0].CLK
clock => s_dataOutReg[1].CLK
clock => s_dataOutReg[2].CLK
clock => s_dataOutReg[3].CLK
clock => s_dataOutReg[4].CLK
clock => s_dataOutReg[5].CLK
clock => s_dataOutReg[6].CLK
clock => s_dataOutReg[7].CLK
clock => s_parityErrorReg.CLK
clock => s_overrunReg.CLK
clock => s_breakReg.CLK
clock => s_frameErrorReg.CLK
clock => s_shiftReg[1].CLK
clock => s_shiftReg[2].CLK
clock => s_shiftReg[3].CLK
clock => s_shiftReg[4].CLK
clock => s_shiftReg[5].CLK
clock => s_shiftReg[6].CLK
clock => s_shiftReg[7].CLK
clock => s_shiftReg[8].CLK
clock => s_shiftReg[9].CLK
clock => s_shiftReg[10].CLK
clock => s_bitCounterReg[0].CLK
clock => s_bitCounterReg[1].CLK
clock => s_bitCounterReg[2].CLK
clock => s_bitCounterReg[3].CLK
clock => s_baudCounterReg[0].CLK
clock => s_baudCounterReg[1].CLK
clock => s_baudCounterReg[2].CLK
clock => s_baudCounterReg[3].CLK
clock => s_filteredRxReg.CLK
clock => s_filteredRxDelayReg.CLK
clock => s_rxPipeReg[0].CLK
clock => s_rxPipeReg[1].CLK
clock => s_rxPipeReg[2].CLK
clock => s_stateMachineReg~1.DATAIN
reset => s_rxPipeReg.OUTPUTSELECT
reset => s_rxPipeReg.OUTPUTSELECT
reset => s_rxPipeReg.OUTPUTSELECT
reset => s_filteredRxDelayReg.OUTPUTSELECT
reset => s_filteredRxReg.OUTPUTSELECT
reset => comb.IN0
reset => s_bitCounterNext[3].OUTPUTSELECT
reset => s_bitCounterNext[2].OUTPUTSELECT
reset => s_bitCounterNext[1].OUTPUTSELECT
reset => s_bitCounterNext[0].OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_frameErrorReg.OUTPUTSELECT
reset => s_breakReg.OUTPUTSELECT
reset => s_overrunReg.OUTPUTSELECT
reset => s_parityErrorReg.OUTPUTSELECT
reset => s_delayReg.IN0
baudRateX16Tick => s_rxPipeReg.OUTPUTSELECT
baudRateX16Tick => s_rxPipeReg.OUTPUTSELECT
baudRateX16Tick => s_rxPipeReg.OUTPUTSELECT
baudRateX16Tick => comb.IN0
baudRateX16Tick => s_sampleTick.DATAB
baudRateX16Tick => s_filteredRxReg.OUTPUTSELECT
uartRxLine => s_rxPipeReg.DATAB
uartRxLine => Equal0.IN0
uartRxLine => Equal1.IN0
fifoFull => s_overrunReg.IN1
controlReg[0] => Decoder0.IN2
controlReg[0] => Decoder1.IN1
controlReg[0] => Mux0.IN10
controlReg[0] => Mux1.IN10
controlReg[0] => Mux2.IN10
controlReg[0] => Mux3.IN10
controlReg[0] => Mux4.IN10
controlReg[0] => Mux5.IN10
controlReg[0] => Mux6.IN10
controlReg[0] => Mux7.IN10
controlReg[0] => Mux8.IN1
controlReg[1] => Decoder0.IN1
controlReg[1] => Mux0.IN9
controlReg[1] => Mux1.IN9
controlReg[1] => Mux2.IN9
controlReg[1] => Mux3.IN9
controlReg[1] => Mux4.IN9
controlReg[1] => Mux5.IN9
controlReg[1] => Mux6.IN9
controlReg[1] => Mux7.IN9
controlReg[1] => Mux8.IN0
controlReg[2] => ~NO_FANOUT~
controlReg[3] => Decoder0.IN0
controlReg[3] => Decoder1.IN0
controlReg[3] => Mux0.IN8
controlReg[3] => Mux1.IN8
controlReg[3] => Mux2.IN8
controlReg[3] => Mux3.IN8
controlReg[3] => Mux4.IN8
controlReg[3] => Mux5.IN8
controlReg[3] => Mux6.IN8
controlReg[3] => Mux7.IN8
controlReg[3] => comb.IN1
controlReg[3] => comb.IN1
controlReg[4] => comb.IN1
controlReg[5] => s_parityError.OUTPUTSELECT
fifoData[0] <= s_dataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
fifoData[1] <= s_dataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
fifoData[2] <= s_dataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
fifoData[3] <= s_dataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
fifoData[4] <= s_dataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
fifoData[5] <= s_dataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
fifoData[6] <= s_dataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
fifoData[7] <= s_dataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
fifoWe <= fifoWe~reg0.DB_MAX_OUTPUT_PORT_TYPE
frameError <= s_frameErrorReg.DB_MAX_OUTPUT_PORT_TYPE
breakDetected <= s_breakReg.DB_MAX_OUTPUT_PORT_TYPE
parityError <= s_parityErrorReg.DB_MAX_OUTPUT_PORT_TYPE
overrunError <= s_overrunReg.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|sdramController:sdram
clock => clock.IN1
clockX2 => s_sdramDataOutReg[0].CLK
clockX2 => s_sdramDataOutReg[1].CLK
clockX2 => s_sdramDataOutReg[2].CLK
clockX2 => s_sdramDataOutReg[3].CLK
clockX2 => s_sdramDataOutReg[4].CLK
clockX2 => s_sdramDataOutReg[5].CLK
clockX2 => s_sdramDataOutReg[6].CLK
clockX2 => s_sdramDataOutReg[7].CLK
clockX2 => s_sdramDataOutReg[8].CLK
clockX2 => s_sdramDataOutReg[9].CLK
clockX2 => s_sdramDataOutReg[10].CLK
clockX2 => s_sdramDataOutReg[11].CLK
clockX2 => s_sdramDataOutReg[12].CLK
clockX2 => s_sdramDataOutReg[13].CLK
clockX2 => s_sdramDataOutReg[14].CLK
clockX2 => s_sdramDataOutReg[15].CLK
clockX2 => s_sdramEnableDataOutReg.CLK
clockX2 => sdramAddr[0]~reg0.CLK
clockX2 => sdramAddr[1]~reg0.CLK
clockX2 => sdramAddr[2]~reg0.CLK
clockX2 => sdramAddr[3]~reg0.CLK
clockX2 => sdramAddr[4]~reg0.CLK
clockX2 => sdramAddr[5]~reg0.CLK
clockX2 => sdramAddr[6]~reg0.CLK
clockX2 => sdramAddr[7]~reg0.CLK
clockX2 => sdramAddr[8]~reg0.CLK
clockX2 => sdramAddr[9]~reg0.CLK
clockX2 => sdramAddr[10]~reg0.CLK
clockX2 => sdramAddr[11]~reg0.CLK
clockX2 => sdramAddr[12]~reg0.CLK
clockX2 => sdramDqmN[0]~reg0.CLK
clockX2 => sdramDqmN[1]~reg0.CLK
clockX2 => sdramBa[0]~reg0.CLK
clockX2 => sdramBa[1]~reg0.CLK
clockX2 => sdramWeN~reg0.CLK
clockX2 => sdramCasN~reg0.CLK
clockX2 => sdramRasN~reg0.CLK
clockX2 => sdramCsN~reg0.CLK
clockX2 => s_dataToRamReg[0].CLK
clockX2 => s_dataToRamReg[1].CLK
clockX2 => s_dataToRamReg[2].CLK
clockX2 => s_dataToRamReg[3].CLK
clockX2 => s_dataToRamReg[4].CLK
clockX2 => s_dataToRamReg[5].CLK
clockX2 => s_dataToRamReg[6].CLK
clockX2 => s_dataToRamReg[7].CLK
clockX2 => s_dataToRamReg[8].CLK
clockX2 => s_dataToRamReg[9].CLK
clockX2 => s_dataToRamReg[10].CLK
clockX2 => s_dataToRamReg[11].CLK
clockX2 => s_dataToRamReg[12].CLK
clockX2 => s_dataToRamReg[13].CLK
clockX2 => s_dataToRamReg[14].CLK
clockX2 => s_dataToRamReg[15].CLK
clockX2 => s_dataToRamReg[16].CLK
clockX2 => s_dataToRamReg[17].CLK
clockX2 => s_dataToRamReg[18].CLK
clockX2 => s_dataToRamReg[19].CLK
clockX2 => s_dataToRamReg[20].CLK
clockX2 => s_dataToRamReg[21].CLK
clockX2 => s_dataToRamReg[22].CLK
clockX2 => s_dataToRamReg[23].CLK
clockX2 => s_dataToRamReg[24].CLK
clockX2 => s_dataToRamReg[25].CLK
clockX2 => s_dataToRamReg[26].CLK
clockX2 => s_dataToRamReg[27].CLK
clockX2 => s_dataToRamReg[28].CLK
clockX2 => s_dataToRamReg[29].CLK
clockX2 => s_dataToRamReg[30].CLK
clockX2 => s_dataToRamReg[31].CLK
clockX2 => s_sdramDataValidReg.CLK
clockX2 => s_sdramDataReg[0].CLK
clockX2 => s_sdramDataReg[1].CLK
clockX2 => s_sdramDataReg[2].CLK
clockX2 => s_sdramDataReg[3].CLK
clockX2 => s_sdramDataReg[4].CLK
clockX2 => s_sdramDataReg[5].CLK
clockX2 => s_sdramDataReg[6].CLK
clockX2 => s_sdramDataReg[7].CLK
clockX2 => s_sdramDataReg[8].CLK
clockX2 => s_sdramDataReg[9].CLK
clockX2 => s_sdramDataReg[10].CLK
clockX2 => s_sdramDataReg[11].CLK
clockX2 => s_sdramDataReg[12].CLK
clockX2 => s_sdramDataReg[13].CLK
clockX2 => s_sdramDataReg[14].CLK
clockX2 => s_sdramDataReg[15].CLK
clockX2 => sdramCke~reg0.CLK
clockX2 => s_sdramClkReg.CLK
clockX2 => s_shortCountReg[0].CLK
clockX2 => s_shortCountReg[1].CLK
clockX2 => s_shortCountReg[2].CLK
clockX2 => s_shortCountReg[3].CLK
clockX2 => s_shortCountReg[4].CLK
clockX2 => s_shortCountReg[5].CLK
clockX2 => s_shortCountReg[6].CLK
clockX2 => s_shortCountReg[7].CLK
clockX2 => s_shortCountReg[8].CLK
clockX2 => s_rowAddressReg[0].CLK
clockX2 => s_rowAddressReg[1].CLK
clockX2 => s_rowAddressReg[2].CLK
clockX2 => s_rowAddressReg[3].CLK
clockX2 => s_rowAddressReg[4].CLK
clockX2 => s_rowAddressReg[5].CLK
clockX2 => s_rowAddressReg[6].CLK
clockX2 => s_rowAddressReg[7].CLK
clockX2 => s_rowAddressReg[8].CLK
clockX2 => s_rowAddressReg[9].CLK
clockX2 => s_rowAddressReg[10].CLK
clockX2 => s_rowAddressReg[11].CLK
clockX2 => s_rowAddressReg[12].CLK
clockX2 => s_rowAddressReg[13].CLK
clockX2 => s_rowAddressReg[14].CLK
clockX2 => s_columnAddressReg[0].CLK
clockX2 => s_columnAddressReg[1].CLK
clockX2 => s_columnAddressReg[2].CLK
clockX2 => s_columnAddressReg[3].CLK
clockX2 => s_columnAddressReg[4].CLK
clockX2 => s_columnAddressReg[5].CLK
clockX2 => s_columnAddressReg[6].CLK
clockX2 => s_columnAddressReg[7].CLK
clockX2 => s_columnAddressReg[8].CLK
clockX2 => s_sdramCurrentState~2.DATAIN
reset => reset.IN1
memoryDistanceIn[0] => LessThan1.IN12
memoryDistanceIn[0] => Add7.IN12
memoryDistanceIn[0] => Add8.IN7
memoryDistanceIn[0] => Add9.IN12
memoryDistanceIn[0] => comb.DATAB
memoryDistanceIn[0] => Equal1.IN5
memoryDistanceIn[1] => LessThan1.IN11
memoryDistanceIn[1] => Add7.IN11
memoryDistanceIn[1] => Add8.IN6
memoryDistanceIn[1] => Add9.IN11
memoryDistanceIn[1] => comb.DATAB
memoryDistanceIn[1] => Equal1.IN0
memoryDistanceIn[2] => LessThan1.IN10
memoryDistanceIn[2] => Add7.IN10
memoryDistanceIn[2] => Add8.IN5
memoryDistanceIn[2] => Add9.IN10
memoryDistanceIn[2] => comb.DATAB
memoryDistanceIn[2] => Equal1.IN4
memoryDistanceIn[3] => LessThan1.IN9
memoryDistanceIn[3] => Add7.IN9
memoryDistanceIn[3] => Add8.IN4
memoryDistanceIn[3] => Add9.IN9
memoryDistanceIn[3] => comb.DATAB
memoryDistanceIn[3] => Equal1.IN3
memoryDistanceIn[4] => LessThan1.IN8
memoryDistanceIn[4] => Add7.IN8
memoryDistanceIn[4] => Add8.IN3
memoryDistanceIn[4] => Add9.IN8
memoryDistanceIn[4] => comb.DATAB
memoryDistanceIn[4] => Equal1.IN2
memoryDistanceIn[5] => LessThan1.IN7
memoryDistanceIn[5] => Add7.IN7
memoryDistanceIn[5] => Add8.IN2
memoryDistanceIn[5] => Add9.IN7
memoryDistanceIn[5] => comb.DATAB
memoryDistanceIn[5] => Equal1.IN1
sdramInitBusy <= s_initBusyReg.DB_MAX_OUTPUT_PORT_TYPE
beginTransactionIn => s_transactionActiveReg.OUTPUTSELECT
beginTransactionIn => s_beginTransactionReg.DATAIN
beginTransactionIn => s_burstSizeReg[0].ENA
beginTransactionIn => s_burstSizeReg[1].ENA
beginTransactionIn => s_burstSizeReg[2].ENA
beginTransactionIn => s_burstSizeReg[3].ENA
beginTransactionIn => s_burstSizeReg[4].ENA
beginTransactionIn => s_burstSizeReg[5].ENA
beginTransactionIn => s_burstSizeReg[6].ENA
beginTransactionIn => s_burstSizeReg[7].ENA
beginTransactionIn => s_busAddressReg[2].ENA
beginTransactionIn => s_busAddressReg[3].ENA
beginTransactionIn => s_busAddressReg[4].ENA
beginTransactionIn => s_busAddressReg[5].ENA
beginTransactionIn => s_busAddressReg[6].ENA
beginTransactionIn => s_busAddressReg[7].ENA
beginTransactionIn => s_busAddressReg[8].ENA
beginTransactionIn => s_busAddressReg[9].ENA
beginTransactionIn => s_busAddressReg[10].ENA
beginTransactionIn => s_busAddressReg[11].ENA
beginTransactionIn => s_busAddressReg[12].ENA
beginTransactionIn => s_busAddressReg[13].ENA
beginTransactionIn => s_busAddressReg[14].ENA
beginTransactionIn => s_busAddressReg[15].ENA
beginTransactionIn => s_busAddressReg[16].ENA
beginTransactionIn => s_busAddressReg[17].ENA
beginTransactionIn => s_busAddressReg[18].ENA
beginTransactionIn => s_busAddressReg[19].ENA
beginTransactionIn => s_busAddressReg[20].ENA
beginTransactionIn => s_busAddressReg[21].ENA
beginTransactionIn => s_busAddressReg[22].ENA
beginTransactionIn => s_busAddressReg[23].ENA
beginTransactionIn => s_busAddressReg[24].ENA
beginTransactionIn => s_busAddressReg[25].ENA
beginTransactionIn => s_busAddressReg[26].ENA
beginTransactionIn => s_busAddressReg[27].ENA
beginTransactionIn => s_busAddressReg[28].ENA
beginTransactionIn => s_busAddressReg[29].ENA
beginTransactionIn => s_busAddressReg[30].ENA
beginTransactionIn => s_busAddressReg[31].ENA
beginTransactionIn => s_byteEnablesReg[0].ENA
beginTransactionIn => s_byteEnablesReg[1].ENA
beginTransactionIn => s_byteEnablesReg[2].ENA
beginTransactionIn => s_byteEnablesReg[3].ENA
beginTransactionIn => s_readNotWriteReg.ENA
endTransactionIn => s_transactionActiveReg.IN0
readNotWriteIn => s_readNotWriteReg.DATAIN
dataValidIn => comb.DATAB
dataValidIn => s_dataInValidReg.DATAB
dataValidIn => s_busDataReg[0].ENA
dataValidIn => s_busDataReg[1].ENA
dataValidIn => s_busDataReg[2].ENA
dataValidIn => s_busDataReg[3].ENA
dataValidIn => s_busDataReg[4].ENA
dataValidIn => s_busDataReg[5].ENA
dataValidIn => s_busDataReg[6].ENA
dataValidIn => s_busDataReg[7].ENA
dataValidIn => s_busDataReg[8].ENA
dataValidIn => s_busDataReg[9].ENA
dataValidIn => s_busDataReg[10].ENA
dataValidIn => s_busDataReg[11].ENA
dataValidIn => s_busDataReg[12].ENA
dataValidIn => s_busDataReg[13].ENA
dataValidIn => s_busDataReg[14].ENA
dataValidIn => s_busDataReg[15].ENA
dataValidIn => s_busDataReg[16].ENA
dataValidIn => s_busDataReg[17].ENA
dataValidIn => s_busDataReg[18].ENA
dataValidIn => s_busDataReg[19].ENA
dataValidIn => s_busDataReg[20].ENA
dataValidIn => s_busDataReg[21].ENA
dataValidIn => s_busDataReg[22].ENA
dataValidIn => s_busDataReg[23].ENA
dataValidIn => s_busDataReg[24].ENA
dataValidIn => s_busDataReg[25].ENA
dataValidIn => s_busDataReg[26].ENA
dataValidIn => s_busDataReg[27].ENA
dataValidIn => s_busDataReg[28].ENA
dataValidIn => s_busDataReg[29].ENA
dataValidIn => s_busDataReg[30].ENA
dataValidIn => s_busDataReg[31].ENA
busErrorIn => comb.IN1
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutReg.OUTPUTSELECT
busyIn => s_dataOutValidReg.OUTPUTSELECT
busyIn => comb.IN1
busyIn => s_dataOutValidReg[0].ENA
addressDataIn[0] => s_busDataReg[0].DATAIN
addressDataIn[1] => s_busDataReg[1].DATAIN
addressDataIn[2] => s_busDataReg[2].DATAIN
addressDataIn[2] => s_busAddressReg[2].DATAIN
addressDataIn[3] => s_busDataReg[3].DATAIN
addressDataIn[3] => s_busAddressReg[3].DATAIN
addressDataIn[4] => s_busDataReg[4].DATAIN
addressDataIn[4] => s_busAddressReg[4].DATAIN
addressDataIn[5] => s_busDataReg[5].DATAIN
addressDataIn[5] => s_busAddressReg[5].DATAIN
addressDataIn[6] => s_busDataReg[6].DATAIN
addressDataIn[6] => s_busAddressReg[6].DATAIN
addressDataIn[7] => s_busDataReg[7].DATAIN
addressDataIn[7] => s_busAddressReg[7].DATAIN
addressDataIn[8] => s_busDataReg[8].DATAIN
addressDataIn[8] => s_busAddressReg[8].DATAIN
addressDataIn[9] => s_busDataReg[9].DATAIN
addressDataIn[9] => s_busAddressReg[9].DATAIN
addressDataIn[10] => s_busDataReg[10].DATAIN
addressDataIn[10] => s_busAddressReg[10].DATAIN
addressDataIn[11] => s_busDataReg[11].DATAIN
addressDataIn[11] => s_busAddressReg[11].DATAIN
addressDataIn[12] => s_busDataReg[12].DATAIN
addressDataIn[12] => s_busAddressReg[12].DATAIN
addressDataIn[13] => s_busDataReg[13].DATAIN
addressDataIn[13] => s_busAddressReg[13].DATAIN
addressDataIn[14] => s_busDataReg[14].DATAIN
addressDataIn[14] => s_busAddressReg[14].DATAIN
addressDataIn[15] => s_busDataReg[15].DATAIN
addressDataIn[15] => s_busAddressReg[15].DATAIN
addressDataIn[16] => s_busDataReg[16].DATAIN
addressDataIn[16] => s_busAddressReg[16].DATAIN
addressDataIn[17] => s_busDataReg[17].DATAIN
addressDataIn[17] => s_busAddressReg[17].DATAIN
addressDataIn[18] => s_busDataReg[18].DATAIN
addressDataIn[18] => s_busAddressReg[18].DATAIN
addressDataIn[19] => s_busDataReg[19].DATAIN
addressDataIn[19] => s_busAddressReg[19].DATAIN
addressDataIn[20] => s_busDataReg[20].DATAIN
addressDataIn[20] => s_busAddressReg[20].DATAIN
addressDataIn[21] => s_busDataReg[21].DATAIN
addressDataIn[21] => s_busAddressReg[21].DATAIN
addressDataIn[22] => s_busDataReg[22].DATAIN
addressDataIn[22] => s_busAddressReg[22].DATAIN
addressDataIn[23] => s_busDataReg[23].DATAIN
addressDataIn[23] => s_busAddressReg[23].DATAIN
addressDataIn[24] => s_busDataReg[24].DATAIN
addressDataIn[24] => s_busAddressReg[24].DATAIN
addressDataIn[25] => s_busDataReg[25].DATAIN
addressDataIn[25] => s_busAddressReg[25].DATAIN
addressDataIn[26] => s_busDataReg[26].DATAIN
addressDataIn[26] => s_busAddressReg[26].DATAIN
addressDataIn[27] => s_busDataReg[27].DATAIN
addressDataIn[27] => s_busAddressReg[27].DATAIN
addressDataIn[28] => s_busDataReg[28].DATAIN
addressDataIn[28] => s_busAddressReg[28].DATAIN
addressDataIn[29] => s_busDataReg[29].DATAIN
addressDataIn[29] => s_busAddressReg[29].DATAIN
addressDataIn[30] => s_busDataReg[30].DATAIN
addressDataIn[30] => s_busAddressReg[30].DATAIN
addressDataIn[31] => s_busDataReg[31].DATAIN
addressDataIn[31] => s_busAddressReg[31].DATAIN
byteEnablesIn[0] => s_byteEnablesReg[0].DATAIN
byteEnablesIn[1] => s_byteEnablesReg[1].DATAIN
byteEnablesIn[2] => s_byteEnablesReg[2].DATAIN
byteEnablesIn[3] => s_byteEnablesReg[3].DATAIN
burstSizeIn[0] => s_burstSizeReg[0].DATAIN
burstSizeIn[1] => s_burstSizeReg[1].DATAIN
burstSizeIn[2] => s_burstSizeReg[2].DATAIN
burstSizeIn[3] => s_burstSizeReg[3].DATAIN
burstSizeIn[4] => s_burstSizeReg[4].DATAIN
burstSizeIn[5] => s_burstSizeReg[5].DATAIN
burstSizeIn[6] => s_burstSizeReg[6].DATAIN
burstSizeIn[7] => s_burstSizeReg[7].DATAIN
endTransactionOut <= s_endTransactionReg.DB_MAX_OUTPUT_PORT_TYPE
dataValidOut <= s_dataOutValidReg[1].DB_MAX_OUTPUT_PORT_TYPE
busyOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
busErrorOut <= busErrorOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[0] <= s_dataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= s_dataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= s_dataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= s_dataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= s_dataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= s_dataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= s_dataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= s_dataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= s_dataOutReg[8].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= s_dataOutReg[9].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= s_dataOutReg[10].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= s_dataOutReg[11].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= s_dataOutReg[12].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= s_dataOutReg[13].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= s_dataOutReg[14].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= s_dataOutReg[15].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= s_dataOutReg[16].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= s_dataOutReg[17].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= s_dataOutReg[18].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= s_dataOutReg[19].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= s_dataOutReg[20].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= s_dataOutReg[21].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= s_dataOutReg[22].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= s_dataOutReg[23].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= s_dataOutReg[24].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= s_dataOutReg[25].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= s_dataOutReg[26].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= s_dataOutReg[27].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= s_dataOutReg[28].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= s_dataOutReg[29].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= s_dataOutReg[30].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= s_dataOutReg[31].DB_MAX_OUTPUT_PORT_TYPE
sdramClk <= s_sdramClkReg.DB_MAX_OUTPUT_PORT_TYPE
sdramCke <= sdramCke~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramCsN <= sdramCsN~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramRasN <= sdramRasN~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramCasN <= sdramCasN~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramWeN <= sdramWeN~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramDqmN[0] <= sdramDqmN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramDqmN[1] <= sdramDqmN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[0] <= sdramAddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[1] <= sdramAddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[2] <= sdramAddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[3] <= sdramAddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[4] <= sdramAddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[5] <= sdramAddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[6] <= sdramAddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[7] <= sdramAddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[8] <= sdramAddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[9] <= sdramAddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[10] <= sdramAddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[11] <= sdramAddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramAddr[12] <= sdramAddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramBa[0] <= sdramBa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramBa[1] <= sdramBa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdramData[0] <> sdramData[0]
sdramData[1] <> sdramData[1]
sdramData[2] <> sdramData[2]
sdramData[3] <> sdramData[3]
sdramData[4] <> sdramData[4]
sdramData[5] <> sdramData[5]
sdramData[6] <> sdramData[6]
sdramData[7] <> sdramData[7]
sdramData[8] <> sdramData[8]
sdramData[9] <> sdramData[9]
sdramData[10] <> sdramData[10]
sdramData[11] <> sdramData[11]
sdramData[12] <> sdramData[12]
sdramData[13] <> sdramData[13]
sdramData[14] <> sdramData[14]
sdramData[15] <> sdramData[15]


|or1420SingleCore|sdramController:sdram|sdramFifo:buffer
clock => clock.IN1
reset => s_readEmptyReg.IN0
clearReadFifo => s_readEmptyReg.IN1
readPush => comb.IN1
readPop => s_doReadPop.IN1
readEmpty <= s_readEmptyReg.DB_MAX_OUTPUT_PORT_TYPE
readFull <= s_readFullReg.DB_MAX_OUTPUT_PORT_TYPE
readDataIn[0] => readDataIn[0].IN1
readDataIn[1] => readDataIn[1].IN1
readDataIn[2] => readDataIn[2].IN1
readDataIn[3] => readDataIn[3].IN1
readDataIn[4] => readDataIn[4].IN1
readDataIn[5] => readDataIn[5].IN1
readDataIn[6] => readDataIn[6].IN1
readDataIn[7] => readDataIn[7].IN1
readDataIn[8] => readDataIn[8].IN1
readDataIn[9] => readDataIn[9].IN1
readDataIn[10] => readDataIn[10].IN1
readDataIn[11] => readDataIn[11].IN1
readDataIn[12] => readDataIn[12].IN1
readDataIn[13] => readDataIn[13].IN1
readDataIn[14] => readDataIn[14].IN1
readDataIn[15] => readDataIn[15].IN1
readDataIn[16] => readDataIn[16].IN1
readDataIn[17] => readDataIn[17].IN1
readDataIn[18] => readDataIn[18].IN1
readDataIn[19] => readDataIn[19].IN1
readDataIn[20] => readDataIn[20].IN1
readDataIn[21] => readDataIn[21].IN1
readDataIn[22] => readDataIn[22].IN1
readDataIn[23] => readDataIn[23].IN1
readDataIn[24] => readDataIn[24].IN1
readDataIn[25] => readDataIn[25].IN1
readDataIn[26] => readDataIn[26].IN1
readDataIn[27] => readDataIn[27].IN1
readDataIn[28] => readDataIn[28].IN1
readDataIn[29] => readDataIn[29].IN1
readDataIn[30] => readDataIn[30].IN1
readDataIn[31] => readDataIn[31].IN1
readDataOut[0] <= readDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[1] <= readDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[2] <= readDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[3] <= readDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[4] <= readDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[5] <= readDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[6] <= readDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[7] <= readDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[8] <= readDataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[9] <= readDataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[10] <= readDataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[11] <= readDataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[12] <= readDataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[13] <= readDataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[14] <= readDataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[15] <= readDataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[16] <= readDataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[17] <= readDataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[18] <= readDataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[19] <= readDataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[20] <= readDataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[21] <= readDataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[22] <= readDataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[23] <= readDataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[24] <= readDataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[25] <= readDataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[26] <= readDataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[27] <= readDataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[28] <= readDataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[29] <= readDataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[30] <= readDataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readDataOut[31] <= readDataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem
clockA => memory.we_a.CLK
clockA => memory.waddr_a[8].CLK
clockA => memory.waddr_a[7].CLK
clockA => memory.waddr_a[6].CLK
clockA => memory.waddr_a[5].CLK
clockA => memory.waddr_a[4].CLK
clockA => memory.waddr_a[3].CLK
clockA => memory.waddr_a[2].CLK
clockA => memory.waddr_a[1].CLK
clockA => memory.waddr_a[0].CLK
clockA => memory.data_a[31].CLK
clockA => memory.data_a[30].CLK
clockA => memory.data_a[29].CLK
clockA => memory.data_a[28].CLK
clockA => memory.data_a[27].CLK
clockA => memory.data_a[26].CLK
clockA => memory.data_a[25].CLK
clockA => memory.data_a[24].CLK
clockA => memory.data_a[23].CLK
clockA => memory.data_a[22].CLK
clockA => memory.data_a[21].CLK
clockA => memory.data_a[20].CLK
clockA => memory.data_a[19].CLK
clockA => memory.data_a[18].CLK
clockA => memory.data_a[17].CLK
clockA => memory.data_a[16].CLK
clockA => memory.data_a[15].CLK
clockA => memory.data_a[14].CLK
clockA => memory.data_a[13].CLK
clockA => memory.data_a[12].CLK
clockA => memory.data_a[11].CLK
clockA => memory.data_a[10].CLK
clockA => memory.data_a[9].CLK
clockA => memory.data_a[8].CLK
clockA => memory.data_a[7].CLK
clockA => memory.data_a[6].CLK
clockA => memory.data_a[5].CLK
clockA => memory.data_a[4].CLK
clockA => memory.data_a[3].CLK
clockA => memory.data_a[2].CLK
clockA => memory.data_a[1].CLK
clockA => memory.data_a[0].CLK
clockA => dataOutA[0]~reg0.CLK
clockA => dataOutA[1]~reg0.CLK
clockA => dataOutA[2]~reg0.CLK
clockA => dataOutA[3]~reg0.CLK
clockA => dataOutA[4]~reg0.CLK
clockA => dataOutA[5]~reg0.CLK
clockA => dataOutA[6]~reg0.CLK
clockA => dataOutA[7]~reg0.CLK
clockA => dataOutA[8]~reg0.CLK
clockA => dataOutA[9]~reg0.CLK
clockA => dataOutA[10]~reg0.CLK
clockA => dataOutA[11]~reg0.CLK
clockA => dataOutA[12]~reg0.CLK
clockA => dataOutA[13]~reg0.CLK
clockA => dataOutA[14]~reg0.CLK
clockA => dataOutA[15]~reg0.CLK
clockA => dataOutA[16]~reg0.CLK
clockA => dataOutA[17]~reg0.CLK
clockA => dataOutA[18]~reg0.CLK
clockA => dataOutA[19]~reg0.CLK
clockA => dataOutA[20]~reg0.CLK
clockA => dataOutA[21]~reg0.CLK
clockA => dataOutA[22]~reg0.CLK
clockA => dataOutA[23]~reg0.CLK
clockA => dataOutA[24]~reg0.CLK
clockA => dataOutA[25]~reg0.CLK
clockA => dataOutA[26]~reg0.CLK
clockA => dataOutA[27]~reg0.CLK
clockA => dataOutA[28]~reg0.CLK
clockA => dataOutA[29]~reg0.CLK
clockA => dataOutA[30]~reg0.CLK
clockA => dataOutA[31]~reg0.CLK
clockA => memory.CLK0
writeEnableA => memory.we_a.DATAIN
writeEnableA => memory.WE
addressA[0] => memory.waddr_a[0].DATAIN
addressA[0] => memory.WADDR
addressA[0] => memory.RADDR
addressA[1] => memory.waddr_a[1].DATAIN
addressA[1] => memory.WADDR1
addressA[1] => memory.RADDR1
addressA[2] => memory.waddr_a[2].DATAIN
addressA[2] => memory.WADDR2
addressA[2] => memory.RADDR2
addressA[3] => memory.waddr_a[3].DATAIN
addressA[3] => memory.WADDR3
addressA[3] => memory.RADDR3
addressA[4] => memory.waddr_a[4].DATAIN
addressA[4] => memory.WADDR4
addressA[4] => memory.RADDR4
addressA[5] => memory.waddr_a[5].DATAIN
addressA[5] => memory.WADDR5
addressA[5] => memory.RADDR5
addressA[6] => memory.waddr_a[6].DATAIN
addressA[6] => memory.WADDR6
addressA[6] => memory.RADDR6
addressA[7] => memory.waddr_a[7].DATAIN
addressA[7] => memory.WADDR7
addressA[7] => memory.RADDR7
addressA[8] => memory.waddr_a[8].DATAIN
addressA[8] => memory.WADDR8
addressA[8] => memory.RADDR8
dataInA[0] => memory.data_a[0].DATAIN
dataInA[0] => memory.DATAIN
dataInA[1] => memory.data_a[1].DATAIN
dataInA[1] => memory.DATAIN1
dataInA[2] => memory.data_a[2].DATAIN
dataInA[2] => memory.DATAIN2
dataInA[3] => memory.data_a[3].DATAIN
dataInA[3] => memory.DATAIN3
dataInA[4] => memory.data_a[4].DATAIN
dataInA[4] => memory.DATAIN4
dataInA[5] => memory.data_a[5].DATAIN
dataInA[5] => memory.DATAIN5
dataInA[6] => memory.data_a[6].DATAIN
dataInA[6] => memory.DATAIN6
dataInA[7] => memory.data_a[7].DATAIN
dataInA[7] => memory.DATAIN7
dataInA[8] => memory.data_a[8].DATAIN
dataInA[8] => memory.DATAIN8
dataInA[9] => memory.data_a[9].DATAIN
dataInA[9] => memory.DATAIN9
dataInA[10] => memory.data_a[10].DATAIN
dataInA[10] => memory.DATAIN10
dataInA[11] => memory.data_a[11].DATAIN
dataInA[11] => memory.DATAIN11
dataInA[12] => memory.data_a[12].DATAIN
dataInA[12] => memory.DATAIN12
dataInA[13] => memory.data_a[13].DATAIN
dataInA[13] => memory.DATAIN13
dataInA[14] => memory.data_a[14].DATAIN
dataInA[14] => memory.DATAIN14
dataInA[15] => memory.data_a[15].DATAIN
dataInA[15] => memory.DATAIN15
dataInA[16] => memory.data_a[16].DATAIN
dataInA[16] => memory.DATAIN16
dataInA[17] => memory.data_a[17].DATAIN
dataInA[17] => memory.DATAIN17
dataInA[18] => memory.data_a[18].DATAIN
dataInA[18] => memory.DATAIN18
dataInA[19] => memory.data_a[19].DATAIN
dataInA[19] => memory.DATAIN19
dataInA[20] => memory.data_a[20].DATAIN
dataInA[20] => memory.DATAIN20
dataInA[21] => memory.data_a[21].DATAIN
dataInA[21] => memory.DATAIN21
dataInA[22] => memory.data_a[22].DATAIN
dataInA[22] => memory.DATAIN22
dataInA[23] => memory.data_a[23].DATAIN
dataInA[23] => memory.DATAIN23
dataInA[24] => memory.data_a[24].DATAIN
dataInA[24] => memory.DATAIN24
dataInA[25] => memory.data_a[25].DATAIN
dataInA[25] => memory.DATAIN25
dataInA[26] => memory.data_a[26].DATAIN
dataInA[26] => memory.DATAIN26
dataInA[27] => memory.data_a[27].DATAIN
dataInA[27] => memory.DATAIN27
dataInA[28] => memory.data_a[28].DATAIN
dataInA[28] => memory.DATAIN28
dataInA[29] => memory.data_a[29].DATAIN
dataInA[29] => memory.DATAIN29
dataInA[30] => memory.data_a[30].DATAIN
dataInA[30] => memory.DATAIN30
dataInA[31] => memory.data_a[31].DATAIN
dataInA[31] => memory.DATAIN31
dataOutA[0] <= dataOutA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[1] <= dataOutA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[2] <= dataOutA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[3] <= dataOutA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[4] <= dataOutA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[5] <= dataOutA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[6] <= dataOutA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[7] <= dataOutA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[8] <= dataOutA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[9] <= dataOutA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[10] <= dataOutA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[11] <= dataOutA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[12] <= dataOutA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[13] <= dataOutA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[14] <= dataOutA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[15] <= dataOutA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[16] <= dataOutA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[17] <= dataOutA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[18] <= dataOutA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[19] <= dataOutA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[20] <= dataOutA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[21] <= dataOutA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[22] <= dataOutA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[23] <= dataOutA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[24] <= dataOutA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[25] <= dataOutA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[26] <= dataOutA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[27] <= dataOutA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[28] <= dataOutA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[29] <= dataOutA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[30] <= dataOutA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutA[31] <= dataOutA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clockB => memory.we_b.CLK
clockB => memory.waddr_b[8].CLK
clockB => memory.waddr_b[7].CLK
clockB => memory.waddr_b[6].CLK
clockB => memory.waddr_b[5].CLK
clockB => memory.waddr_b[4].CLK
clockB => memory.waddr_b[3].CLK
clockB => memory.waddr_b[2].CLK
clockB => memory.waddr_b[1].CLK
clockB => memory.waddr_b[0].CLK
clockB => memory.data_b[31].CLK
clockB => memory.data_b[30].CLK
clockB => memory.data_b[29].CLK
clockB => memory.data_b[28].CLK
clockB => memory.data_b[27].CLK
clockB => memory.data_b[26].CLK
clockB => memory.data_b[25].CLK
clockB => memory.data_b[24].CLK
clockB => memory.data_b[23].CLK
clockB => memory.data_b[22].CLK
clockB => memory.data_b[21].CLK
clockB => memory.data_b[20].CLK
clockB => memory.data_b[19].CLK
clockB => memory.data_b[18].CLK
clockB => memory.data_b[17].CLK
clockB => memory.data_b[16].CLK
clockB => memory.data_b[15].CLK
clockB => memory.data_b[14].CLK
clockB => memory.data_b[13].CLK
clockB => memory.data_b[12].CLK
clockB => memory.data_b[11].CLK
clockB => memory.data_b[10].CLK
clockB => memory.data_b[9].CLK
clockB => memory.data_b[8].CLK
clockB => memory.data_b[7].CLK
clockB => memory.data_b[6].CLK
clockB => memory.data_b[5].CLK
clockB => memory.data_b[4].CLK
clockB => memory.data_b[3].CLK
clockB => memory.data_b[2].CLK
clockB => memory.data_b[1].CLK
clockB => memory.data_b[0].CLK
clockB => dataOutB[0]~reg0.CLK
clockB => dataOutB[1]~reg0.CLK
clockB => dataOutB[2]~reg0.CLK
clockB => dataOutB[3]~reg0.CLK
clockB => dataOutB[4]~reg0.CLK
clockB => dataOutB[5]~reg0.CLK
clockB => dataOutB[6]~reg0.CLK
clockB => dataOutB[7]~reg0.CLK
clockB => dataOutB[8]~reg0.CLK
clockB => dataOutB[9]~reg0.CLK
clockB => dataOutB[10]~reg0.CLK
clockB => dataOutB[11]~reg0.CLK
clockB => dataOutB[12]~reg0.CLK
clockB => dataOutB[13]~reg0.CLK
clockB => dataOutB[14]~reg0.CLK
clockB => dataOutB[15]~reg0.CLK
clockB => dataOutB[16]~reg0.CLK
clockB => dataOutB[17]~reg0.CLK
clockB => dataOutB[18]~reg0.CLK
clockB => dataOutB[19]~reg0.CLK
clockB => dataOutB[20]~reg0.CLK
clockB => dataOutB[21]~reg0.CLK
clockB => dataOutB[22]~reg0.CLK
clockB => dataOutB[23]~reg0.CLK
clockB => dataOutB[24]~reg0.CLK
clockB => dataOutB[25]~reg0.CLK
clockB => dataOutB[26]~reg0.CLK
clockB => dataOutB[27]~reg0.CLK
clockB => dataOutB[28]~reg0.CLK
clockB => dataOutB[29]~reg0.CLK
clockB => dataOutB[30]~reg0.CLK
clockB => dataOutB[31]~reg0.CLK
clockB => memory.PORTBCLK0
writeEnableB => memory.we_b.DATAIN
writeEnableB => memory.PORTBWE
addressB[0] => memory.waddr_b[0].DATAIN
addressB[0] => memory.PORTBWADDR
addressB[0] => memory.PORTBRADDR
addressB[1] => memory.waddr_b[1].DATAIN
addressB[1] => memory.PORTBWADDR1
addressB[1] => memory.PORTBRADDR1
addressB[2] => memory.waddr_b[2].DATAIN
addressB[2] => memory.PORTBWADDR2
addressB[2] => memory.PORTBRADDR2
addressB[3] => memory.waddr_b[3].DATAIN
addressB[3] => memory.PORTBWADDR3
addressB[3] => memory.PORTBRADDR3
addressB[4] => memory.waddr_b[4].DATAIN
addressB[4] => memory.PORTBWADDR4
addressB[4] => memory.PORTBRADDR4
addressB[5] => memory.waddr_b[5].DATAIN
addressB[5] => memory.PORTBWADDR5
addressB[5] => memory.PORTBRADDR5
addressB[6] => memory.waddr_b[6].DATAIN
addressB[6] => memory.PORTBWADDR6
addressB[6] => memory.PORTBRADDR6
addressB[7] => memory.waddr_b[7].DATAIN
addressB[7] => memory.PORTBWADDR7
addressB[7] => memory.PORTBRADDR7
addressB[8] => memory.waddr_b[8].DATAIN
addressB[8] => memory.PORTBWADDR8
addressB[8] => memory.PORTBRADDR8
dataInB[0] => memory.data_b[0].DATAIN
dataInB[0] => memory.PORTBDATAIN
dataInB[1] => memory.data_b[1].DATAIN
dataInB[1] => memory.PORTBDATAIN1
dataInB[2] => memory.data_b[2].DATAIN
dataInB[2] => memory.PORTBDATAIN2
dataInB[3] => memory.data_b[3].DATAIN
dataInB[3] => memory.PORTBDATAIN3
dataInB[4] => memory.data_b[4].DATAIN
dataInB[4] => memory.PORTBDATAIN4
dataInB[5] => memory.data_b[5].DATAIN
dataInB[5] => memory.PORTBDATAIN5
dataInB[6] => memory.data_b[6].DATAIN
dataInB[6] => memory.PORTBDATAIN6
dataInB[7] => memory.data_b[7].DATAIN
dataInB[7] => memory.PORTBDATAIN7
dataInB[8] => memory.data_b[8].DATAIN
dataInB[8] => memory.PORTBDATAIN8
dataInB[9] => memory.data_b[9].DATAIN
dataInB[9] => memory.PORTBDATAIN9
dataInB[10] => memory.data_b[10].DATAIN
dataInB[10] => memory.PORTBDATAIN10
dataInB[11] => memory.data_b[11].DATAIN
dataInB[11] => memory.PORTBDATAIN11
dataInB[12] => memory.data_b[12].DATAIN
dataInB[12] => memory.PORTBDATAIN12
dataInB[13] => memory.data_b[13].DATAIN
dataInB[13] => memory.PORTBDATAIN13
dataInB[14] => memory.data_b[14].DATAIN
dataInB[14] => memory.PORTBDATAIN14
dataInB[15] => memory.data_b[15].DATAIN
dataInB[15] => memory.PORTBDATAIN15
dataInB[16] => memory.data_b[16].DATAIN
dataInB[16] => memory.PORTBDATAIN16
dataInB[17] => memory.data_b[17].DATAIN
dataInB[17] => memory.PORTBDATAIN17
dataInB[18] => memory.data_b[18].DATAIN
dataInB[18] => memory.PORTBDATAIN18
dataInB[19] => memory.data_b[19].DATAIN
dataInB[19] => memory.PORTBDATAIN19
dataInB[20] => memory.data_b[20].DATAIN
dataInB[20] => memory.PORTBDATAIN20
dataInB[21] => memory.data_b[21].DATAIN
dataInB[21] => memory.PORTBDATAIN21
dataInB[22] => memory.data_b[22].DATAIN
dataInB[22] => memory.PORTBDATAIN22
dataInB[23] => memory.data_b[23].DATAIN
dataInB[23] => memory.PORTBDATAIN23
dataInB[24] => memory.data_b[24].DATAIN
dataInB[24] => memory.PORTBDATAIN24
dataInB[25] => memory.data_b[25].DATAIN
dataInB[25] => memory.PORTBDATAIN25
dataInB[26] => memory.data_b[26].DATAIN
dataInB[26] => memory.PORTBDATAIN26
dataInB[27] => memory.data_b[27].DATAIN
dataInB[27] => memory.PORTBDATAIN27
dataInB[28] => memory.data_b[28].DATAIN
dataInB[28] => memory.PORTBDATAIN28
dataInB[29] => memory.data_b[29].DATAIN
dataInB[29] => memory.PORTBDATAIN29
dataInB[30] => memory.data_b[30].DATAIN
dataInB[30] => memory.PORTBDATAIN30
dataInB[31] => memory.data_b[31].DATAIN
dataInB[31] => memory.PORTBDATAIN31
dataOutB[0] <= dataOutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[1] <= dataOutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[2] <= dataOutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[3] <= dataOutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[4] <= dataOutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[5] <= dataOutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[6] <= dataOutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[7] <= dataOutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[8] <= dataOutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[9] <= dataOutB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[10] <= dataOutB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[11] <= dataOutB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[12] <= dataOutB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[13] <= dataOutB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[14] <= dataOutB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[15] <= dataOutB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[16] <= dataOutB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[17] <= dataOutB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[18] <= dataOutB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[19] <= dataOutB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[20] <= dataOutB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[21] <= dataOutB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[22] <= dataOutB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[23] <= dataOutB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[24] <= dataOutB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[25] <= dataOutB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[26] <= dataOutB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[27] <= dataOutB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[28] <= dataOutB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[29] <= dataOutB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[30] <= dataOutB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutB[31] <= dataOutB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1
cpuClock => cpuClock.IN7
cpuReset => cpuReset.IN6
irq => irq.IN1
cpuIsStalled <= cpuIsStalled~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCacheReqBus <= fetchStage:fetch.requestTheBus
dCacheReqBus <= dCache:loadStore.requestTheBus
iCacheBusGrant => iCacheBusGrant.IN1
dCacheBusGrant => dCacheBusGrant.IN1
busErrorIn => busErrorIn.IN2
busyIn => busyIn.IN1
beginTransActionOut <= beginTransActionOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataIn[0] => addressDataIn[0].IN2
addressDataIn[1] => addressDataIn[1].IN2
addressDataIn[2] => addressDataIn[2].IN2
addressDataIn[3] => addressDataIn[3].IN2
addressDataIn[4] => addressDataIn[4].IN2
addressDataIn[5] => addressDataIn[5].IN2
addressDataIn[6] => addressDataIn[6].IN2
addressDataIn[7] => addressDataIn[7].IN2
addressDataIn[8] => addressDataIn[8].IN2
addressDataIn[9] => addressDataIn[9].IN2
addressDataIn[10] => addressDataIn[10].IN2
addressDataIn[11] => addressDataIn[11].IN2
addressDataIn[12] => addressDataIn[12].IN2
addressDataIn[13] => addressDataIn[13].IN2
addressDataIn[14] => addressDataIn[14].IN2
addressDataIn[15] => addressDataIn[15].IN2
addressDataIn[16] => addressDataIn[16].IN2
addressDataIn[17] => addressDataIn[17].IN2
addressDataIn[18] => addressDataIn[18].IN2
addressDataIn[19] => addressDataIn[19].IN2
addressDataIn[20] => addressDataIn[20].IN2
addressDataIn[21] => addressDataIn[21].IN2
addressDataIn[22] => addressDataIn[22].IN2
addressDataIn[23] => addressDataIn[23].IN2
addressDataIn[24] => addressDataIn[24].IN2
addressDataIn[25] => addressDataIn[25].IN2
addressDataIn[26] => addressDataIn[26].IN2
addressDataIn[27] => addressDataIn[27].IN2
addressDataIn[28] => addressDataIn[28].IN2
addressDataIn[29] => addressDataIn[29].IN2
addressDataIn[30] => addressDataIn[30].IN2
addressDataIn[31] => addressDataIn[31].IN2
addressDataOut[0] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
endTransactionIn => endTransactionIn.IN2
endTransactionOut <= endTransactionOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[0] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[1] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[2] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[3] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
dataValidIn => dataValidIn.IN2
dataValidOut <= dCache:loadStore.dataValidOut
readNotWriteOut <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[0] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[1] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[2] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[3] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[4] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[5] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[6] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[7] <= burstSizeOut.DB_MAX_OUTPUT_PORT_TYPE
ciStart <= decodeStage:decode.customInstructionStart
ciReadRa <= decodeStage:decode.customInstructionReadRa
ciReadRb <= decodeStage:decode.customInstructionReadRb
ciWriteRd <= decodeStage:decode.customInstructionWriteRd
ciN[0] <= decodeStage:decode.customInatructionN
ciN[1] <= decodeStage:decode.customInatructionN
ciN[2] <= decodeStage:decode.customInatructionN
ciN[3] <= decodeStage:decode.customInatructionN
ciN[4] <= decodeStage:decode.customInatructionN
ciN[5] <= decodeStage:decode.customInatructionN
ciN[6] <= decodeStage:decode.customInatructionN
ciN[7] <= decodeStage:decode.customInatructionN
ciA[0] <= decodeStage:decode.customInstructionA
ciA[1] <= decodeStage:decode.customInstructionA
ciA[2] <= decodeStage:decode.customInstructionA
ciA[3] <= decodeStage:decode.customInstructionA
ciA[4] <= decodeStage:decode.customInstructionA
ciB[0] <= decodeStage:decode.customInstructionB
ciB[1] <= decodeStage:decode.customInstructionB
ciB[2] <= decodeStage:decode.customInstructionB
ciB[3] <= decodeStage:decode.customInstructionB
ciB[4] <= decodeStage:decode.customInstructionB
ciD[0] <= decodeStage:decode.customInstructionD
ciD[1] <= decodeStage:decode.customInstructionD
ciD[2] <= decodeStage:decode.customInstructionD
ciD[3] <= decodeStage:decode.customInstructionD
ciD[4] <= decodeStage:decode.customInstructionD
ciDataA[0] <= executeStage:exe.customInstructionDataA
ciDataA[1] <= executeStage:exe.customInstructionDataA
ciDataA[2] <= executeStage:exe.customInstructionDataA
ciDataA[3] <= executeStage:exe.customInstructionDataA
ciDataA[4] <= executeStage:exe.customInstructionDataA
ciDataA[5] <= executeStage:exe.customInstructionDataA
ciDataA[6] <= executeStage:exe.customInstructionDataA
ciDataA[7] <= executeStage:exe.customInstructionDataA
ciDataA[8] <= executeStage:exe.customInstructionDataA
ciDataA[9] <= executeStage:exe.customInstructionDataA
ciDataA[10] <= executeStage:exe.customInstructionDataA
ciDataA[11] <= executeStage:exe.customInstructionDataA
ciDataA[12] <= executeStage:exe.customInstructionDataA
ciDataA[13] <= executeStage:exe.customInstructionDataA
ciDataA[14] <= executeStage:exe.customInstructionDataA
ciDataA[15] <= executeStage:exe.customInstructionDataA
ciDataA[16] <= executeStage:exe.customInstructionDataA
ciDataA[17] <= executeStage:exe.customInstructionDataA
ciDataA[18] <= executeStage:exe.customInstructionDataA
ciDataA[19] <= executeStage:exe.customInstructionDataA
ciDataA[20] <= executeStage:exe.customInstructionDataA
ciDataA[21] <= executeStage:exe.customInstructionDataA
ciDataA[22] <= executeStage:exe.customInstructionDataA
ciDataA[23] <= executeStage:exe.customInstructionDataA
ciDataA[24] <= executeStage:exe.customInstructionDataA
ciDataA[25] <= executeStage:exe.customInstructionDataA
ciDataA[26] <= executeStage:exe.customInstructionDataA
ciDataA[27] <= executeStage:exe.customInstructionDataA
ciDataA[28] <= executeStage:exe.customInstructionDataA
ciDataA[29] <= executeStage:exe.customInstructionDataA
ciDataA[30] <= executeStage:exe.customInstructionDataA
ciDataA[31] <= executeStage:exe.customInstructionDataA
ciDataB[0] <= executeStage:exe.customInstructionDataB
ciDataB[1] <= executeStage:exe.customInstructionDataB
ciDataB[2] <= executeStage:exe.customInstructionDataB
ciDataB[3] <= executeStage:exe.customInstructionDataB
ciDataB[4] <= executeStage:exe.customInstructionDataB
ciDataB[5] <= executeStage:exe.customInstructionDataB
ciDataB[6] <= executeStage:exe.customInstructionDataB
ciDataB[7] <= executeStage:exe.customInstructionDataB
ciDataB[8] <= executeStage:exe.customInstructionDataB
ciDataB[9] <= executeStage:exe.customInstructionDataB
ciDataB[10] <= executeStage:exe.customInstructionDataB
ciDataB[11] <= executeStage:exe.customInstructionDataB
ciDataB[12] <= executeStage:exe.customInstructionDataB
ciDataB[13] <= executeStage:exe.customInstructionDataB
ciDataB[14] <= executeStage:exe.customInstructionDataB
ciDataB[15] <= executeStage:exe.customInstructionDataB
ciDataB[16] <= executeStage:exe.customInstructionDataB
ciDataB[17] <= executeStage:exe.customInstructionDataB
ciDataB[18] <= executeStage:exe.customInstructionDataB
ciDataB[19] <= executeStage:exe.customInstructionDataB
ciDataB[20] <= executeStage:exe.customInstructionDataB
ciDataB[21] <= executeStage:exe.customInstructionDataB
ciDataB[22] <= executeStage:exe.customInstructionDataB
ciDataB[23] <= executeStage:exe.customInstructionDataB
ciDataB[24] <= executeStage:exe.customInstructionDataB
ciDataB[25] <= executeStage:exe.customInstructionDataB
ciDataB[26] <= executeStage:exe.customInstructionDataB
ciDataB[27] <= executeStage:exe.customInstructionDataB
ciDataB[28] <= executeStage:exe.customInstructionDataB
ciDataB[29] <= executeStage:exe.customInstructionDataB
ciDataB[30] <= executeStage:exe.customInstructionDataB
ciDataB[31] <= executeStage:exe.customInstructionDataB
ciResult[0] => ciResult[0].IN1
ciResult[1] => ciResult[1].IN1
ciResult[2] => ciResult[2].IN1
ciResult[3] => ciResult[3].IN1
ciResult[4] => ciResult[4].IN1
ciResult[5] => ciResult[5].IN1
ciResult[6] => ciResult[6].IN1
ciResult[7] => ciResult[7].IN1
ciResult[8] => ciResult[8].IN1
ciResult[9] => ciResult[9].IN1
ciResult[10] => ciResult[10].IN1
ciResult[11] => ciResult[11].IN1
ciResult[12] => ciResult[12].IN1
ciResult[13] => ciResult[13].IN1
ciResult[14] => ciResult[14].IN1
ciResult[15] => ciResult[15].IN1
ciResult[16] => ciResult[16].IN1
ciResult[17] => ciResult[17].IN1
ciResult[18] => ciResult[18].IN1
ciResult[19] => ciResult[19].IN1
ciResult[20] => ciResult[20].IN1
ciResult[21] => ciResult[21].IN1
ciResult[22] => ciResult[22].IN1
ciResult[23] => ciResult[23].IN1
ciResult[24] => ciResult[24].IN1
ciResult[25] => ciResult[25].IN1
ciResult[26] => ciResult[26].IN1
ciResult[27] => ciResult[27].IN1
ciResult[28] => ciResult[28].IN1
ciResult[29] => ciResult[29].IN1
ciResult[30] => ciResult[30].IN1
ciResult[31] => ciResult[31].IN1
ciDone => ciDone.IN2


|or1420SingleCore|or1420Top:cpu1|fetchStage:fetch
cpuClock => s_tagMemory.we_a.CLK
cpuClock => s_tagMemory.waddr_a[4].CLK
cpuClock => s_tagMemory.waddr_a[3].CLK
cpuClock => s_tagMemory.waddr_a[2].CLK
cpuClock => s_tagMemory.waddr_a[1].CLK
cpuClock => s_tagMemory.waddr_a[0].CLK
cpuClock => s_tagMemory.data_a[31].CLK
cpuClock => s_tagMemory.data_a[30].CLK
cpuClock => s_tagMemory.data_a[29].CLK
cpuClock => s_tagMemory.data_a[28].CLK
cpuClock => s_tagMemory.data_a[27].CLK
cpuClock => s_tagMemory.data_a[26].CLK
cpuClock => s_tagMemory.data_a[25].CLK
cpuClock => s_tagMemory.data_a[24].CLK
cpuClock => s_tagMemory.data_a[23].CLK
cpuClock => s_tagMemory.data_a[22].CLK
cpuClock => s_tagMemory.data_a[21].CLK
cpuClock => s_tagMemory.data_a[20].CLK
cpuClock => s_tagMemory.data_a[19].CLK
cpuClock => s_tagMemory.data_a[18].CLK
cpuClock => s_tagMemory.data_a[17].CLK
cpuClock => s_tagMemory.data_a[16].CLK
cpuClock => s_tagMemory.data_a[15].CLK
cpuClock => s_tagMemory.data_a[14].CLK
cpuClock => s_tagMemory.data_a[13].CLK
cpuClock => s_tagMemory.data_a[12].CLK
cpuClock => s_tagMemory.data_a[11].CLK
cpuClock => s_dataMemory.we_a.CLK
cpuClock => s_dataMemory.waddr_a[8].CLK
cpuClock => s_dataMemory.waddr_a[7].CLK
cpuClock => s_dataMemory.waddr_a[6].CLK
cpuClock => s_dataMemory.waddr_a[5].CLK
cpuClock => s_dataMemory.waddr_a[4].CLK
cpuClock => s_dataMemory.waddr_a[3].CLK
cpuClock => s_dataMemory.waddr_a[2].CLK
cpuClock => s_dataMemory.waddr_a[1].CLK
cpuClock => s_dataMemory.waddr_a[0].CLK
cpuClock => s_dataMemory.data_a[31].CLK
cpuClock => s_dataMemory.data_a[30].CLK
cpuClock => s_dataMemory.data_a[29].CLK
cpuClock => s_dataMemory.data_a[28].CLK
cpuClock => s_dataMemory.data_a[27].CLK
cpuClock => s_dataMemory.data_a[26].CLK
cpuClock => s_dataMemory.data_a[25].CLK
cpuClock => s_dataMemory.data_a[24].CLK
cpuClock => s_dataMemory.data_a[23].CLK
cpuClock => s_dataMemory.data_a[22].CLK
cpuClock => s_dataMemory.data_a[21].CLK
cpuClock => s_dataMemory.data_a[20].CLK
cpuClock => s_dataMemory.data_a[19].CLK
cpuClock => s_dataMemory.data_a[18].CLK
cpuClock => s_dataMemory.data_a[17].CLK
cpuClock => s_dataMemory.data_a[16].CLK
cpuClock => s_dataMemory.data_a[15].CLK
cpuClock => s_dataMemory.data_a[14].CLK
cpuClock => s_dataMemory.data_a[13].CLK
cpuClock => s_dataMemory.data_a[12].CLK
cpuClock => s_dataMemory.data_a[11].CLK
cpuClock => s_dataMemory.data_a[10].CLK
cpuClock => s_dataMemory.data_a[9].CLK
cpuClock => s_dataMemory.data_a[8].CLK
cpuClock => s_dataMemory.data_a[7].CLK
cpuClock => s_dataMemory.data_a[6].CLK
cpuClock => s_dataMemory.data_a[5].CLK
cpuClock => s_dataMemory.data_a[4].CLK
cpuClock => s_dataMemory.data_a[3].CLK
cpuClock => s_dataMemory.data_a[2].CLK
cpuClock => s_dataMemory.data_a[1].CLK
cpuClock => s_dataMemory.data_a[0].CLK
cpuClock => s_busErrorReg.CLK
cpuClock => s_fetchedInstructionReg[0].CLK
cpuClock => s_fetchedInstructionReg[1].CLK
cpuClock => s_fetchedInstructionReg[2].CLK
cpuClock => s_fetchedInstructionReg[3].CLK
cpuClock => s_fetchedInstructionReg[4].CLK
cpuClock => s_fetchedInstructionReg[5].CLK
cpuClock => s_fetchedInstructionReg[6].CLK
cpuClock => s_fetchedInstructionReg[7].CLK
cpuClock => s_fetchedInstructionReg[8].CLK
cpuClock => s_fetchedInstructionReg[9].CLK
cpuClock => s_fetchedInstructionReg[10].CLK
cpuClock => s_fetchedInstructionReg[11].CLK
cpuClock => s_fetchedInstructionReg[12].CLK
cpuClock => s_fetchedInstructionReg[13].CLK
cpuClock => s_fetchedInstructionReg[14].CLK
cpuClock => s_fetchedInstructionReg[15].CLK
cpuClock => s_fetchedInstructionReg[16].CLK
cpuClock => s_fetchedInstructionReg[17].CLK
cpuClock => s_fetchedInstructionReg[18].CLK
cpuClock => s_fetchedInstructionReg[19].CLK
cpuClock => s_fetchedInstructionReg[20].CLK
cpuClock => s_fetchedInstructionReg[21].CLK
cpuClock => s_fetchedInstructionReg[22].CLK
cpuClock => s_fetchedInstructionReg[23].CLK
cpuClock => s_fetchedInstructionReg[24].CLK
cpuClock => s_fetchedInstructionReg[25].CLK
cpuClock => s_fetchedInstructionReg[26].CLK
cpuClock => s_fetchedInstructionReg[27].CLK
cpuClock => s_fetchedInstructionReg[28].CLK
cpuClock => s_fetchedInstructionReg[29].CLK
cpuClock => s_fetchedInstructionReg[30].CLK
cpuClock => s_fetchedInstructionReg[31].CLK
cpuClock => s_burstCountReg[0].CLK
cpuClock => s_burstCountReg[1].CLK
cpuClock => s_burstCountReg[2].CLK
cpuClock => s_burstCountReg[3].CLK
cpuClock => s_dataInValidReg.CLK
cpuClock => s_dataInReg[0].CLK
cpuClock => s_dataInReg[1].CLK
cpuClock => s_dataInReg[2].CLK
cpuClock => s_dataInReg[3].CLK
cpuClock => s_dataInReg[4].CLK
cpuClock => s_dataInReg[5].CLK
cpuClock => s_dataInReg[6].CLK
cpuClock => s_dataInReg[7].CLK
cpuClock => s_dataInReg[8].CLK
cpuClock => s_dataInReg[9].CLK
cpuClock => s_dataInReg[10].CLK
cpuClock => s_dataInReg[11].CLK
cpuClock => s_dataInReg[12].CLK
cpuClock => s_dataInReg[13].CLK
cpuClock => s_dataInReg[14].CLK
cpuClock => s_dataInReg[15].CLK
cpuClock => s_dataInReg[16].CLK
cpuClock => s_dataInReg[17].CLK
cpuClock => s_dataInReg[18].CLK
cpuClock => s_dataInReg[19].CLK
cpuClock => s_dataInReg[20].CLK
cpuClock => s_dataInReg[21].CLK
cpuClock => s_dataInReg[22].CLK
cpuClock => s_dataInReg[23].CLK
cpuClock => s_dataInReg[24].CLK
cpuClock => s_dataInReg[25].CLK
cpuClock => s_dataInReg[26].CLK
cpuClock => s_dataInReg[27].CLK
cpuClock => s_dataInReg[28].CLK
cpuClock => s_dataInReg[29].CLK
cpuClock => s_dataInReg[30].CLK
cpuClock => s_dataInReg[31].CLK
cpuClock => instruction[0]~reg0.CLK
cpuClock => instruction[1]~reg0.CLK
cpuClock => instruction[2]~reg0.CLK
cpuClock => instruction[3]~reg0.CLK
cpuClock => instruction[4]~reg0.CLK
cpuClock => instruction[5]~reg0.CLK
cpuClock => instruction[6]~reg0.CLK
cpuClock => instruction[7]~reg0.CLK
cpuClock => instruction[8]~reg0.CLK
cpuClock => instruction[9]~reg0.CLK
cpuClock => instruction[10]~reg0.CLK
cpuClock => instruction[11]~reg0.CLK
cpuClock => instruction[12]~reg0.CLK
cpuClock => instruction[13]~reg0.CLK
cpuClock => instruction[14]~reg0.CLK
cpuClock => instruction[15]~reg0.CLK
cpuClock => instruction[16]~reg0.CLK
cpuClock => instruction[17]~reg0.CLK
cpuClock => instruction[18]~reg0.CLK
cpuClock => instruction[19]~reg0.CLK
cpuClock => instruction[20]~reg0.CLK
cpuClock => instruction[21]~reg0.CLK
cpuClock => instruction[22]~reg0.CLK
cpuClock => instruction[23]~reg0.CLK
cpuClock => instruction[24]~reg0.CLK
cpuClock => instruction[25]~reg0.CLK
cpuClock => instruction[26]~reg0.CLK
cpuClock => instruction[27]~reg0.CLK
cpuClock => instruction[28]~reg0.CLK
cpuClock => instruction[29]~reg0.CLK
cpuClock => instruction[30]~reg0.CLK
cpuClock => instruction[31]~reg0.CLK
cpuClock => validInstruction~reg0.CLK
cpuClock => s_insertNopReg.CLK
cpuClock => s_stallReg.CLK
cpuClock => s_delayedResetReg.CLK
cpuClock => s_instruction[0].CLK
cpuClock => s_instruction[1].CLK
cpuClock => s_instruction[2].CLK
cpuClock => s_instruction[3].CLK
cpuClock => s_instruction[4].CLK
cpuClock => s_instruction[5].CLK
cpuClock => s_instruction[6].CLK
cpuClock => s_instruction[7].CLK
cpuClock => s_instruction[8].CLK
cpuClock => s_instruction[9].CLK
cpuClock => s_instruction[10].CLK
cpuClock => s_instruction[11].CLK
cpuClock => s_instruction[12].CLK
cpuClock => s_instruction[13].CLK
cpuClock => s_instruction[14].CLK
cpuClock => s_instruction[15].CLK
cpuClock => s_instruction[16].CLK
cpuClock => s_instruction[17].CLK
cpuClock => s_instruction[18].CLK
cpuClock => s_instruction[19].CLK
cpuClock => s_instruction[20].CLK
cpuClock => s_instruction[21].CLK
cpuClock => s_instruction[22].CLK
cpuClock => s_instruction[23].CLK
cpuClock => s_instruction[24].CLK
cpuClock => s_instruction[25].CLK
cpuClock => s_instruction[26].CLK
cpuClock => s_instruction[27].CLK
cpuClock => s_instruction[28].CLK
cpuClock => s_instruction[29].CLK
cpuClock => s_instruction[30].CLK
cpuClock => s_instruction[31].CLK
cpuClock => s_hitReg.CLK
cpuClock => s_validBits[31].CLK
cpuClock => s_validBits[30].CLK
cpuClock => s_validBits[29].CLK
cpuClock => s_validBits[28].CLK
cpuClock => s_validBits[27].CLK
cpuClock => s_validBits[26].CLK
cpuClock => s_validBits[25].CLK
cpuClock => s_validBits[24].CLK
cpuClock => s_validBits[23].CLK
cpuClock => s_validBits[22].CLK
cpuClock => s_validBits[21].CLK
cpuClock => s_validBits[20].CLK
cpuClock => s_validBits[19].CLK
cpuClock => s_validBits[18].CLK
cpuClock => s_validBits[17].CLK
cpuClock => s_validBits[16].CLK
cpuClock => s_validBits[15].CLK
cpuClock => s_validBits[14].CLK
cpuClock => s_validBits[13].CLK
cpuClock => s_validBits[12].CLK
cpuClock => s_validBits[11].CLK
cpuClock => s_validBits[10].CLK
cpuClock => s_validBits[9].CLK
cpuClock => s_validBits[8].CLK
cpuClock => s_validBits[7].CLK
cpuClock => s_validBits[6].CLK
cpuClock => s_validBits[5].CLK
cpuClock => s_validBits[4].CLK
cpuClock => s_validBits[3].CLK
cpuClock => s_validBits[2].CLK
cpuClock => s_validBits[1].CLK
cpuClock => s_validBits[0].CLK
cpuClock => s_programCounterReg[2].CLK
cpuClock => s_programCounterReg[3].CLK
cpuClock => s_programCounterReg[4].CLK
cpuClock => s_programCounterReg[5].CLK
cpuClock => s_programCounterReg[6].CLK
cpuClock => s_programCounterReg[7].CLK
cpuClock => s_programCounterReg[8].CLK
cpuClock => s_programCounterReg[9].CLK
cpuClock => s_programCounterReg[10].CLK
cpuClock => s_programCounterReg[11].CLK
cpuClock => s_programCounterReg[12].CLK
cpuClock => s_programCounterReg[13].CLK
cpuClock => s_programCounterReg[14].CLK
cpuClock => s_programCounterReg[15].CLK
cpuClock => s_programCounterReg[16].CLK
cpuClock => s_programCounterReg[17].CLK
cpuClock => s_programCounterReg[18].CLK
cpuClock => s_programCounterReg[19].CLK
cpuClock => s_programCounterReg[20].CLK
cpuClock => s_programCounterReg[21].CLK
cpuClock => s_programCounterReg[22].CLK
cpuClock => s_programCounterReg[23].CLK
cpuClock => s_programCounterReg[24].CLK
cpuClock => s_programCounterReg[25].CLK
cpuClock => s_programCounterReg[26].CLK
cpuClock => s_programCounterReg[27].CLK
cpuClock => s_programCounterReg[28].CLK
cpuClock => s_programCounterReg[29].CLK
cpuClock => s_programCounterReg[30].CLK
cpuClock => s_programCounterReg[31].CLK
cpuClock => s_pcReg[2].CLK
cpuClock => s_pcReg[3].CLK
cpuClock => s_pcReg[4].CLK
cpuClock => s_pcReg[5].CLK
cpuClock => s_pcReg[6].CLK
cpuClock => s_pcReg[7].CLK
cpuClock => s_pcReg[8].CLK
cpuClock => s_pcReg[9].CLK
cpuClock => s_pcReg[10].CLK
cpuClock => s_pcReg[11].CLK
cpuClock => s_pcReg[12].CLK
cpuClock => s_pcReg[13].CLK
cpuClock => s_pcReg[14].CLK
cpuClock => s_pcReg[15].CLK
cpuClock => s_pcReg[16].CLK
cpuClock => s_pcReg[17].CLK
cpuClock => s_pcReg[18].CLK
cpuClock => s_pcReg[19].CLK
cpuClock => s_pcReg[20].CLK
cpuClock => s_pcReg[21].CLK
cpuClock => s_pcReg[22].CLK
cpuClock => s_pcReg[23].CLK
cpuClock => s_pcReg[24].CLK
cpuClock => s_pcReg[25].CLK
cpuClock => s_pcReg[26].CLK
cpuClock => s_pcReg[27].CLK
cpuClock => s_pcReg[28].CLK
cpuClock => s_pcReg[29].CLK
cpuClock => s_pcReg[30].CLK
cpuClock => s_pcReg[31].CLK
cpuClock => s_busStateReg~1.DATAIN
cpuClock => s_stateReg~1.DATAIN
cpuClock => s_dataMemory.CLK0
cpuClock => s_tagMemory.CLK0
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_pcReg.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_validBits.OUTPUTSELECT
cpuReset => s_hitReg.OUTPUTSELECT
cpuReset => s_stallReg.IN0
cpuReset => s_insertNopReg.OUTPUTSELECT
cpuReset => comb.IN1
cpuReset => always36.IN1
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_busErrorReg.IN0
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_delayedResetReg.DATAIN
requestTheBus <= requestTheBus.DB_MAX_OUTPUT_PORT_TYPE
busAccessGranted => s_nextBusState.INIT_TRANSACTION.DATAB
busAccessGranted => Selector3.IN1
busErrorIn => s_nextBusState.OUTPUTSELECT
busErrorIn => s_nextBusState.OUTPUTSELECT
busErrorIn => s_nextBusState.BUS_ERROR.DATAB
beginTransactionOut <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataIn[0] => s_dataInReg.DATAB
addressDataIn[1] => s_dataInReg.DATAB
addressDataIn[2] => s_dataInReg.DATAB
addressDataIn[3] => s_dataInReg.DATAB
addressDataIn[4] => s_dataInReg.DATAB
addressDataIn[5] => s_dataInReg.DATAB
addressDataIn[6] => s_dataInReg.DATAB
addressDataIn[7] => s_dataInReg.DATAB
addressDataIn[8] => s_dataInReg.DATAB
addressDataIn[9] => s_dataInReg.DATAB
addressDataIn[10] => s_dataInReg.DATAB
addressDataIn[11] => s_dataInReg.DATAB
addressDataIn[12] => s_dataInReg.DATAB
addressDataIn[13] => s_dataInReg.DATAB
addressDataIn[14] => s_dataInReg.DATAB
addressDataIn[15] => s_dataInReg.DATAB
addressDataIn[16] => s_dataInReg.DATAB
addressDataIn[17] => s_dataInReg.DATAB
addressDataIn[18] => s_dataInReg.DATAB
addressDataIn[19] => s_dataInReg.DATAB
addressDataIn[20] => s_dataInReg.DATAB
addressDataIn[21] => s_dataInReg.DATAB
addressDataIn[22] => s_dataInReg.DATAB
addressDataIn[23] => s_dataInReg.DATAB
addressDataIn[24] => s_dataInReg.DATAB
addressDataIn[25] => s_dataInReg.DATAB
addressDataIn[26] => s_dataInReg.DATAB
addressDataIn[27] => s_dataInReg.DATAB
addressDataIn[28] => s_dataInReg.DATAB
addressDataIn[29] => s_dataInReg.DATAB
addressDataIn[30] => s_dataInReg.DATAB
addressDataIn[31] => s_dataInReg.DATAB
addressDataOut[0] <= <GND>
addressDataOut[1] <= <GND>
addressDataOut[2] <= <GND>
addressDataOut[3] <= <GND>
addressDataOut[4] <= <GND>
addressDataOut[5] <= <GND>
addressDataOut[6] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
endTransactionIn => s_nextBusState.DATAA
endTransactionIn => s_nextBusState.DATAA
endTransactionOut <= endTransactionOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[0] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[1] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[2] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[3] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
dataValidIn => s_dataInValidReg.DATAB
burstSizeOut[0] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[1] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[2] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[3] <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[4] <= <GND>
burstSizeOut[5] <= <GND>
burstSizeOut[6] <= <GND>
burstSizeOut[7] <= <GND>
readNotWriteOut <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE
dCacheStall => s_stall.IN1
dCacheStall => s_stallReg.IN1
stallOut <= stallOut.DB_MAX_OUTPUT_PORT_TYPE
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => comb.OUTPUTSELECT
insertNop => s_insertNopReg.DATAA
doJump => s_programCounterNext[31].OUTPUTSELECT
doJump => s_programCounterNext[30].OUTPUTSELECT
doJump => s_programCounterNext[29].OUTPUTSELECT
doJump => s_programCounterNext[28].OUTPUTSELECT
doJump => s_programCounterNext[27].OUTPUTSELECT
doJump => s_programCounterNext[26].OUTPUTSELECT
doJump => s_programCounterNext[25].OUTPUTSELECT
doJump => s_programCounterNext[24].OUTPUTSELECT
doJump => s_programCounterNext[23].OUTPUTSELECT
doJump => s_programCounterNext[22].OUTPUTSELECT
doJump => s_programCounterNext[21].OUTPUTSELECT
doJump => s_programCounterNext[20].OUTPUTSELECT
doJump => s_programCounterNext[19].OUTPUTSELECT
doJump => s_programCounterNext[18].OUTPUTSELECT
doJump => s_programCounterNext[17].OUTPUTSELECT
doJump => s_programCounterNext[16].OUTPUTSELECT
doJump => s_programCounterNext[15].OUTPUTSELECT
doJump => s_programCounterNext[14].OUTPUTSELECT
doJump => s_programCounterNext[13].OUTPUTSELECT
doJump => s_programCounterNext[12].OUTPUTSELECT
doJump => s_programCounterNext[11].OUTPUTSELECT
doJump => s_programCounterNext[10].OUTPUTSELECT
doJump => s_programCounterNext[9].OUTPUTSELECT
doJump => s_programCounterNext[8].OUTPUTSELECT
doJump => s_programCounterNext[7].OUTPUTSELECT
doJump => s_programCounterNext[6].OUTPUTSELECT
doJump => s_programCounterNext[5].OUTPUTSELECT
doJump => s_programCounterNext[4].OUTPUTSELECT
doJump => s_programCounterNext[3].OUTPUTSELECT
doJump => s_programCounterNext[2].OUTPUTSELECT
jumpTarget[2] => s_programCounterNext[2].DATAB
jumpTarget[3] => s_programCounterNext[3].DATAB
jumpTarget[4] => s_programCounterNext[4].DATAB
jumpTarget[5] => s_programCounterNext[5].DATAB
jumpTarget[6] => s_programCounterNext[6].DATAB
jumpTarget[7] => s_programCounterNext[7].DATAB
jumpTarget[8] => s_programCounterNext[8].DATAB
jumpTarget[9] => s_programCounterNext[9].DATAB
jumpTarget[10] => s_programCounterNext[10].DATAB
jumpTarget[11] => s_programCounterNext[11].DATAB
jumpTarget[12] => s_programCounterNext[12].DATAB
jumpTarget[13] => s_programCounterNext[13].DATAB
jumpTarget[14] => s_programCounterNext[14].DATAB
jumpTarget[15] => s_programCounterNext[15].DATAB
jumpTarget[16] => s_programCounterNext[16].DATAB
jumpTarget[17] => s_programCounterNext[17].DATAB
jumpTarget[18] => s_programCounterNext[18].DATAB
jumpTarget[19] => s_programCounterNext[19].DATAB
jumpTarget[20] => s_programCounterNext[20].DATAB
jumpTarget[21] => s_programCounterNext[21].DATAB
jumpTarget[22] => s_programCounterNext[22].DATAB
jumpTarget[23] => s_programCounterNext[23].DATAB
jumpTarget[24] => s_programCounterNext[24].DATAB
jumpTarget[25] => s_programCounterNext[25].DATAB
jumpTarget[26] => s_programCounterNext[26].DATAB
jumpTarget[27] => s_programCounterNext[27].DATAB
jumpTarget[28] => s_programCounterNext[28].DATAB
jumpTarget[29] => s_programCounterNext[29].DATAB
jumpTarget[30] => s_programCounterNext[30].DATAB
jumpTarget[31] => s_programCounterNext[31].DATAB
linkAddress[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
programCounter[2] <= s_programCounterReg[2].DB_MAX_OUTPUT_PORT_TYPE
programCounter[3] <= s_programCounterReg[3].DB_MAX_OUTPUT_PORT_TYPE
programCounter[4] <= s_programCounterReg[4].DB_MAX_OUTPUT_PORT_TYPE
programCounter[5] <= s_programCounterReg[5].DB_MAX_OUTPUT_PORT_TYPE
programCounter[6] <= s_programCounterReg[6].DB_MAX_OUTPUT_PORT_TYPE
programCounter[7] <= s_programCounterReg[7].DB_MAX_OUTPUT_PORT_TYPE
programCounter[8] <= s_programCounterReg[8].DB_MAX_OUTPUT_PORT_TYPE
programCounter[9] <= s_programCounterReg[9].DB_MAX_OUTPUT_PORT_TYPE
programCounter[10] <= s_programCounterReg[10].DB_MAX_OUTPUT_PORT_TYPE
programCounter[11] <= s_programCounterReg[11].DB_MAX_OUTPUT_PORT_TYPE
programCounter[12] <= s_programCounterReg[12].DB_MAX_OUTPUT_PORT_TYPE
programCounter[13] <= s_programCounterReg[13].DB_MAX_OUTPUT_PORT_TYPE
programCounter[14] <= s_programCounterReg[14].DB_MAX_OUTPUT_PORT_TYPE
programCounter[15] <= s_programCounterReg[15].DB_MAX_OUTPUT_PORT_TYPE
programCounter[16] <= s_programCounterReg[16].DB_MAX_OUTPUT_PORT_TYPE
programCounter[17] <= s_programCounterReg[17].DB_MAX_OUTPUT_PORT_TYPE
programCounter[18] <= s_programCounterReg[18].DB_MAX_OUTPUT_PORT_TYPE
programCounter[19] <= s_programCounterReg[19].DB_MAX_OUTPUT_PORT_TYPE
programCounter[20] <= s_programCounterReg[20].DB_MAX_OUTPUT_PORT_TYPE
programCounter[21] <= s_programCounterReg[21].DB_MAX_OUTPUT_PORT_TYPE
programCounter[22] <= s_programCounterReg[22].DB_MAX_OUTPUT_PORT_TYPE
programCounter[23] <= s_programCounterReg[23].DB_MAX_OUTPUT_PORT_TYPE
programCounter[24] <= s_programCounterReg[24].DB_MAX_OUTPUT_PORT_TYPE
programCounter[25] <= s_programCounterReg[25].DB_MAX_OUTPUT_PORT_TYPE
programCounter[26] <= s_programCounterReg[26].DB_MAX_OUTPUT_PORT_TYPE
programCounter[27] <= s_programCounterReg[27].DB_MAX_OUTPUT_PORT_TYPE
programCounter[28] <= s_programCounterReg[28].DB_MAX_OUTPUT_PORT_TYPE
programCounter[29] <= s_programCounterReg[29].DB_MAX_OUTPUT_PORT_TYPE
programCounter[30] <= s_programCounterReg[30].DB_MAX_OUTPUT_PORT_TYPE
programCounter[31] <= s_programCounterReg[31].DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
validInstruction <= validInstruction~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|decodeStage:decode
cpuClock => customInstructionWriteRd~reg0.CLK
cpuClock => customInstructionReadRb~reg0.CLK
cpuClock => customInstructionReadRa~reg0.CLK
cpuClock => customInstructionD[0]~reg0.CLK
cpuClock => customInstructionD[1]~reg0.CLK
cpuClock => customInstructionD[2]~reg0.CLK
cpuClock => customInstructionD[3]~reg0.CLK
cpuClock => customInstructionD[4]~reg0.CLK
cpuClock => customInstructionB[0]~reg0.CLK
cpuClock => customInstructionB[1]~reg0.CLK
cpuClock => customInstructionB[2]~reg0.CLK
cpuClock => customInstructionB[3]~reg0.CLK
cpuClock => customInstructionB[4]~reg0.CLK
cpuClock => customInstructionA[0]~reg0.CLK
cpuClock => customInstructionA[1]~reg0.CLK
cpuClock => customInstructionA[2]~reg0.CLK
cpuClock => customInstructionA[3]~reg0.CLK
cpuClock => customInstructionA[4]~reg0.CLK
cpuClock => customInatructionN[0]~reg0.CLK
cpuClock => customInatructionN[1]~reg0.CLK
cpuClock => customInatructionN[2]~reg0.CLK
cpuClock => customInatructionN[3]~reg0.CLK
cpuClock => customInatructionN[4]~reg0.CLK
cpuClock => customInatructionN[5]~reg0.CLK
cpuClock => customInatructionN[6]~reg0.CLK
cpuClock => customInatructionN[7]~reg0.CLK
cpuClock => s_extendedDoneReg.CLK
cpuClock => s_doneReg.CLK
cpuClock => s_startReg.CLK
cpuClock => s_isCustomReg.CLK
cpuClock => exeForwardCntrlB[0]~reg0.CLK
cpuClock => exeForwardCntrlB[1]~reg0.CLK
cpuClock => exeForwardCntrlA[0]~reg0.CLK
cpuClock => exeForwardCntrlA[1]~reg0.CLK
cpuClock => s_flushReg.CLK
cpuClock => s_inExcepModeReg.CLK
cpuClock => s_irqRequestReg[0].CLK
cpuClock => s_irqRequestReg[1].CLK
cpuClock => s_irqRequestReg[2].CLK
cpuClock => s_irqRequestReg[3].CLK
cpuClock => s_dCacheErrorReg.CLK
cpuClock => s_rfeDelayReg[0].CLK
cpuClock => s_rfeDelayReg[1].CLK
cpuClock => exeRfe~reg0.CLK
cpuClock => s_nopDelayReg[0].CLK
cpuClock => s_nopDelayReg[1].CLK
cpuClock => exeSoftReset~reg0.CLK
cpuClock => exeMult~reg0.CLK
cpuClock => exeShiftCntrl[0]~reg0.CLK
cpuClock => exeShiftCntrl[1]~reg0.CLK
cpuClock => exeShiftCntrl[2]~reg0.CLK
cpuClock => exeSprControl[0]~reg0.CLK
cpuClock => exeSprControl[1]~reg0.CLK
cpuClock => exeLogicCntrl[0]~reg0.CLK
cpuClock => exeLogicCntrl[1]~reg0.CLK
cpuClock => exeLogicCntrl[2]~reg0.CLK
cpuClock => exeImmediate[0]~reg0.CLK
cpuClock => exeImmediate[1]~reg0.CLK
cpuClock => exeImmediate[2]~reg0.CLK
cpuClock => exeImmediate[3]~reg0.CLK
cpuClock => exeImmediate[4]~reg0.CLK
cpuClock => exeImmediate[5]~reg0.CLK
cpuClock => exeImmediate[6]~reg0.CLK
cpuClock => exeImmediate[7]~reg0.CLK
cpuClock => exeImmediate[8]~reg0.CLK
cpuClock => exeImmediate[9]~reg0.CLK
cpuClock => exeImmediate[10]~reg0.CLK
cpuClock => exeImmediate[11]~reg0.CLK
cpuClock => exeImmediate[12]~reg0.CLK
cpuClock => exeImmediate[13]~reg0.CLK
cpuClock => exeImmediate[14]~reg0.CLK
cpuClock => exeImmediate[15]~reg0.CLK
cpuClock => exeFlagMode[0]~reg0.CLK
cpuClock => exeFlagMode[1]~reg0.CLK
cpuClock => exeFlagMode[2]~reg0.CLK
cpuClock => exeFlagMode[3]~reg0.CLK
cpuClock => exeLink~reg0.CLK
cpuClock => exeJumpMode[0]~reg0.CLK
cpuClock => exeJumpMode[1]~reg0.CLK
cpuClock => s_exeLoadModeReg[0].CLK
cpuClock => s_exeLoadModeReg[1].CLK
cpuClock => s_exeLoadModeReg[2].CLK
cpuClock => memStoreMode[0]~reg0.CLK
cpuClock => memStoreMode[1]~reg0.CLK
cpuClock => exeUpdateFlags~reg0.CLK
cpuClock => exeAdderCntrl[0]~reg0.CLK
cpuClock => exeAdderCntrl[1]~reg0.CLK
cpuClock => exePortBData[0]~reg0.CLK
cpuClock => exePortBData[1]~reg0.CLK
cpuClock => exePortBData[2]~reg0.CLK
cpuClock => exePortBData[3]~reg0.CLK
cpuClock => exePortBData[4]~reg0.CLK
cpuClock => exePortBData[5]~reg0.CLK
cpuClock => exePortBData[6]~reg0.CLK
cpuClock => exePortBData[7]~reg0.CLK
cpuClock => exePortBData[8]~reg0.CLK
cpuClock => exePortBData[9]~reg0.CLK
cpuClock => exePortBData[10]~reg0.CLK
cpuClock => exePortBData[11]~reg0.CLK
cpuClock => exePortBData[12]~reg0.CLK
cpuClock => exePortBData[13]~reg0.CLK
cpuClock => exePortBData[14]~reg0.CLK
cpuClock => exePortBData[15]~reg0.CLK
cpuClock => exePortBData[16]~reg0.CLK
cpuClock => exePortBData[17]~reg0.CLK
cpuClock => exePortBData[18]~reg0.CLK
cpuClock => exePortBData[19]~reg0.CLK
cpuClock => exePortBData[20]~reg0.CLK
cpuClock => exePortBData[21]~reg0.CLK
cpuClock => exePortBData[22]~reg0.CLK
cpuClock => exePortBData[23]~reg0.CLK
cpuClock => exePortBData[24]~reg0.CLK
cpuClock => exePortBData[25]~reg0.CLK
cpuClock => exePortBData[26]~reg0.CLK
cpuClock => exePortBData[27]~reg0.CLK
cpuClock => exePortBData[28]~reg0.CLK
cpuClock => exePortBData[29]~reg0.CLK
cpuClock => exePortBData[30]~reg0.CLK
cpuClock => exePortBData[31]~reg0.CLK
cpuClock => exePortAData[0]~reg0.CLK
cpuClock => exePortAData[1]~reg0.CLK
cpuClock => exePortAData[2]~reg0.CLK
cpuClock => exePortAData[3]~reg0.CLK
cpuClock => exePortAData[4]~reg0.CLK
cpuClock => exePortAData[5]~reg0.CLK
cpuClock => exePortAData[6]~reg0.CLK
cpuClock => exePortAData[7]~reg0.CLK
cpuClock => exePortAData[8]~reg0.CLK
cpuClock => exePortAData[9]~reg0.CLK
cpuClock => exePortAData[10]~reg0.CLK
cpuClock => exePortAData[11]~reg0.CLK
cpuClock => exePortAData[12]~reg0.CLK
cpuClock => exePortAData[13]~reg0.CLK
cpuClock => exePortAData[14]~reg0.CLK
cpuClock => exePortAData[15]~reg0.CLK
cpuClock => exePortAData[16]~reg0.CLK
cpuClock => exePortAData[17]~reg0.CLK
cpuClock => exePortAData[18]~reg0.CLK
cpuClock => exePortAData[19]~reg0.CLK
cpuClock => exePortAData[20]~reg0.CLK
cpuClock => exePortAData[21]~reg0.CLK
cpuClock => exePortAData[22]~reg0.CLK
cpuClock => exePortAData[23]~reg0.CLK
cpuClock => exePortAData[24]~reg0.CLK
cpuClock => exePortAData[25]~reg0.CLK
cpuClock => exePortAData[26]~reg0.CLK
cpuClock => exePortAData[27]~reg0.CLK
cpuClock => exePortAData[28]~reg0.CLK
cpuClock => exePortAData[29]~reg0.CLK
cpuClock => exePortAData[30]~reg0.CLK
cpuClock => exePortAData[31]~reg0.CLK
cpuClock => wbWriteEnable~reg0.CLK
cpuClock => wbWriteIndex[0]~reg0.CLK
cpuClock => wbWriteIndex[1]~reg0.CLK
cpuClock => wbWriteIndex[2]~reg0.CLK
cpuClock => wbWriteIndex[3]~reg0.CLK
cpuClock => wbWriteIndex[4]~reg0.CLK
cpuClock => exeProgramCounter[2]~reg0.CLK
cpuClock => exeProgramCounter[3]~reg0.CLK
cpuClock => exeProgramCounter[4]~reg0.CLK
cpuClock => exeProgramCounter[5]~reg0.CLK
cpuClock => exeProgramCounter[6]~reg0.CLK
cpuClock => exeProgramCounter[7]~reg0.CLK
cpuClock => exeProgramCounter[8]~reg0.CLK
cpuClock => exeProgramCounter[9]~reg0.CLK
cpuClock => exeProgramCounter[10]~reg0.CLK
cpuClock => exeProgramCounter[11]~reg0.CLK
cpuClock => exeProgramCounter[12]~reg0.CLK
cpuClock => exeProgramCounter[13]~reg0.CLK
cpuClock => exeProgramCounter[14]~reg0.CLK
cpuClock => exeProgramCounter[15]~reg0.CLK
cpuClock => exeProgramCounter[16]~reg0.CLK
cpuClock => exeProgramCounter[17]~reg0.CLK
cpuClock => exeProgramCounter[18]~reg0.CLK
cpuClock => exeProgramCounter[19]~reg0.CLK
cpuClock => exeProgramCounter[20]~reg0.CLK
cpuClock => exeProgramCounter[21]~reg0.CLK
cpuClock => exeProgramCounter[22]~reg0.CLK
cpuClock => exeProgramCounter[23]~reg0.CLK
cpuClock => exeProgramCounter[24]~reg0.CLK
cpuClock => exeProgramCounter[25]~reg0.CLK
cpuClock => exeProgramCounter[26]~reg0.CLK
cpuClock => exeProgramCounter[27]~reg0.CLK
cpuClock => exeProgramCounter[28]~reg0.CLK
cpuClock => exeProgramCounter[29]~reg0.CLK
cpuClock => exeProgramCounter[30]~reg0.CLK
cpuClock => exeProgramCounter[31]~reg0.CLK
cpuClock => s_exceptionModeReg~2.DATAIN
cpuReset => wbWriteEnable.OUTPUTSELECT
cpuReset => exeUpdateFlags.OUTPUTSELECT
cpuReset => memStoreMode.OUTPUTSELECT
cpuReset => memStoreMode.OUTPUTSELECT
cpuReset => s_exeLoadModeReg.OUTPUTSELECT
cpuReset => s_exeLoadModeReg.OUTPUTSELECT
cpuReset => s_exeLoadModeReg.OUTPUTSELECT
cpuReset => exeJumpMode.OUTPUTSELECT
cpuReset => exeJumpMode.OUTPUTSELECT
cpuReset => exeLink.OUTPUTSELECT
cpuReset => exeLogicCntrl.OUTPUTSELECT
cpuReset => exeLogicCntrl.OUTPUTSELECT
cpuReset => exeLogicCntrl.OUTPUTSELECT
cpuReset => exeSprControl.OUTPUTSELECT
cpuReset => exeSprControl.OUTPUTSELECT
cpuReset => exeMult.OUTPUTSELECT
cpuReset => exeSoftReset.OUTPUTSELECT
cpuReset => s_nopDelayReg.OUTPUTSELECT
cpuReset => s_nopDelayReg.OUTPUTSELECT
cpuReset => exeRfe.OUTPUTSELECT
cpuReset => s_rfeDelayReg.OUTPUTSELECT
cpuReset => s_rfeDelayReg.OUTPUTSELECT
cpuReset => s_exceptionModeReg.OUTPUTSELECT
cpuReset => s_exceptionModeReg.OUTPUTSELECT
cpuReset => s_exceptionModeReg.OUTPUTSELECT
cpuReset => s_exceptionModeReg.OUTPUTSELECT
cpuReset => s_exceptionModeReg.OUTPUTSELECT
cpuReset => s_exceptionModeReg.OUTPUTSELECT
cpuReset => comb.IN1
cpuReset => s_irqRequestReg.OUTPUTSELECT
cpuReset => s_irqRequestReg.OUTPUTSELECT
cpuReset => s_irqRequestReg.OUTPUTSELECT
cpuReset => s_irqRequestReg.OUTPUTSELECT
cpuReset => comb.IN1
cpuReset => s_flushNext.OUTPUTSELECT
cpuReset => exeForwardCntrlA.OUTPUTSELECT
cpuReset => exeForwardCntrlA.OUTPUTSELECT
cpuReset => exeForwardCntrlB.OUTPUTSELECT
cpuReset => exeForwardCntrlB.OUTPUTSELECT
cpuReset => s_isCustomReg.OUTPUTSELECT
cpuReset => comb.IN0
cpuReset => s_extendedDoneNext.OUTPUTSELECT
cpuReset => comb.IN0
stall => comb.IN1
stall => comb.IN0
stall => wbWriteEnable.OUTPUTSELECT
stall => exeUpdateFlags.OUTPUTSELECT
stall => exeLink.OUTPUTSELECT
stall => exeMult.OUTPUTSELECT
stall => exeSoftReset.OUTPUTSELECT
stall => exeRfe.OUTPUTSELECT
stall => s_isCustomReg.OUTPUTSELECT
stall => comb.OUTPUTSELECT
stall => comb.IN1
stall => comb.IN1
stall => exeForwardCntrlA.OUTPUTSELECT
stall => exeForwardCntrlA.OUTPUTSELECT
stall => exeForwardCntrlB.OUTPUTSELECT
stall => exeForwardCntrlB.OUTPUTSELECT
stall => exeLogicCntrl.OUTPUTSELECT
stall => exeLogicCntrl.OUTPUTSELECT
stall => exeLogicCntrl.OUTPUTSELECT
stall => exeJumpMode.OUTPUTSELECT
stall => exeJumpMode.OUTPUTSELECT
stall => exeSprControl.OUTPUTSELECT
stall => exeSprControl.OUTPUTSELECT
stall => memStoreMode.OUTPUTSELECT
stall => memStoreMode.OUTPUTSELECT
stall => s_exeLoadModeReg.OUTPUTSELECT
stall => s_exeLoadModeReg.OUTPUTSELECT
stall => s_exeLoadModeReg.OUTPUTSELECT
stall => comb.IN1
stall => comb.IN1
stall => s_exceptionModeReg.OUTPUTSELECT
stall => s_exceptionModeReg.OUTPUTSELECT
stall => s_exceptionModeReg.OUTPUTSELECT
stall => s_exceptionModeReg.OUTPUTSELECT
stall => s_exceptionModeReg.OUTPUTSELECT
stall => s_exceptionModeReg.OUTPUTSELECT
stall => comb.IN0
stall => exeProgramCounter[31]~reg0.ENA
stall => exeProgramCounter[30]~reg0.ENA
stall => exeProgramCounter[29]~reg0.ENA
stall => exeProgramCounter[28]~reg0.ENA
stall => exeProgramCounter[27]~reg0.ENA
stall => exeProgramCounter[26]~reg0.ENA
stall => exeProgramCounter[25]~reg0.ENA
stall => exeProgramCounter[24]~reg0.ENA
stall => exeProgramCounter[23]~reg0.ENA
stall => exeProgramCounter[22]~reg0.ENA
stall => exeProgramCounter[21]~reg0.ENA
stall => exeProgramCounter[20]~reg0.ENA
stall => exeProgramCounter[19]~reg0.ENA
stall => exeProgramCounter[18]~reg0.ENA
stall => exeProgramCounter[17]~reg0.ENA
stall => exeProgramCounter[16]~reg0.ENA
stall => exeProgramCounter[2]~reg0.ENA
stall => exeProgramCounter[15]~reg0.ENA
stall => exeProgramCounter[14]~reg0.ENA
stall => exeProgramCounter[13]~reg0.ENA
stall => exeProgramCounter[12]~reg0.ENA
stall => exeProgramCounter[11]~reg0.ENA
stall => exeProgramCounter[10]~reg0.ENA
stall => exeProgramCounter[9]~reg0.ENA
stall => exeProgramCounter[8]~reg0.ENA
stall => exeProgramCounter[7]~reg0.ENA
stall => exeProgramCounter[6]~reg0.ENA
stall => exeProgramCounter[5]~reg0.ENA
stall => exeProgramCounter[4]~reg0.ENA
stall => exeProgramCounter[3]~reg0.ENA
stall => wbWriteIndex[4]~reg0.ENA
stall => wbWriteIndex[3]~reg0.ENA
stall => wbWriteIndex[2]~reg0.ENA
stall => wbWriteIndex[1]~reg0.ENA
stall => exePortAData[31]~reg0.ENA
stall => exePortAData[30]~reg0.ENA
stall => exePortAData[29]~reg0.ENA
stall => exePortAData[28]~reg0.ENA
stall => exePortAData[27]~reg0.ENA
stall => exePortAData[26]~reg0.ENA
stall => exePortAData[25]~reg0.ENA
stall => exePortAData[24]~reg0.ENA
stall => exePortAData[23]~reg0.ENA
stall => exePortAData[22]~reg0.ENA
stall => exePortAData[21]~reg0.ENA
stall => exePortAData[20]~reg0.ENA
stall => exePortAData[19]~reg0.ENA
stall => exePortAData[18]~reg0.ENA
stall => exePortAData[17]~reg0.ENA
stall => exePortAData[16]~reg0.ENA
stall => exePortAData[15]~reg0.ENA
stall => exePortAData[14]~reg0.ENA
stall => exePortAData[13]~reg0.ENA
stall => exePortAData[12]~reg0.ENA
stall => exePortAData[11]~reg0.ENA
stall => exePortAData[10]~reg0.ENA
stall => exePortAData[9]~reg0.ENA
stall => exePortAData[8]~reg0.ENA
stall => exePortAData[7]~reg0.ENA
stall => exePortAData[6]~reg0.ENA
stall => exePortAData[5]~reg0.ENA
stall => exePortAData[4]~reg0.ENA
stall => exePortAData[3]~reg0.ENA
stall => exePortAData[2]~reg0.ENA
stall => exePortAData[1]~reg0.ENA
stall => exePortBData[31]~reg0.ENA
stall => exePortBData[30]~reg0.ENA
stall => exePortBData[29]~reg0.ENA
stall => exePortBData[28]~reg0.ENA
stall => exePortBData[27]~reg0.ENA
stall => exePortBData[26]~reg0.ENA
stall => exePortBData[25]~reg0.ENA
stall => exePortBData[24]~reg0.ENA
stall => exePortBData[23]~reg0.ENA
stall => wbWriteIndex[0]~reg0.ENA
stall => exePortBData[22]~reg0.ENA
stall => exePortBData[21]~reg0.ENA
stall => exePortBData[20]~reg0.ENA
stall => exePortBData[19]~reg0.ENA
stall => exePortBData[18]~reg0.ENA
stall => exePortBData[17]~reg0.ENA
stall => exePortBData[16]~reg0.ENA
stall => exePortBData[15]~reg0.ENA
stall => exePortBData[14]~reg0.ENA
stall => exePortBData[13]~reg0.ENA
stall => exePortBData[12]~reg0.ENA
stall => exePortBData[11]~reg0.ENA
stall => exePortBData[10]~reg0.ENA
stall => exePortBData[9]~reg0.ENA
stall => exePortBData[8]~reg0.ENA
stall => exePortBData[7]~reg0.ENA
stall => exePortBData[6]~reg0.ENA
stall => exePortAData[0]~reg0.ENA
stall => exePortBData[5]~reg0.ENA
stall => exePortBData[4]~reg0.ENA
stall => exePortBData[3]~reg0.ENA
stall => exePortBData[2]~reg0.ENA
stall => exePortBData[1]~reg0.ENA
stall => exeAdderCntrl[1]~reg0.ENA
stall => exePortBData[0]~reg0.ENA
stall => exeFlagMode[3]~reg0.ENA
stall => exeFlagMode[2]~reg0.ENA
stall => exeFlagMode[1]~reg0.ENA
stall => exeAdderCntrl[0]~reg0.ENA
stall => exeImmediate[15]~reg0.ENA
stall => exeImmediate[14]~reg0.ENA
stall => exeImmediate[13]~reg0.ENA
stall => exeImmediate[12]~reg0.ENA
stall => exeImmediate[11]~reg0.ENA
stall => exeImmediate[10]~reg0.ENA
stall => exeImmediate[9]~reg0.ENA
stall => exeImmediate[8]~reg0.ENA
stall => exeImmediate[7]~reg0.ENA
stall => exeImmediate[6]~reg0.ENA
stall => exeImmediate[5]~reg0.ENA
stall => customInstructionWriteRd~reg0.ENA
stall => exeImmediate[4]~reg0.ENA
stall => exeImmediate[3]~reg0.ENA
stall => exeImmediate[2]~reg0.ENA
stall => exeImmediate[1]~reg0.ENA
stall => exeFlagMode[0]~reg0.ENA
stall => exeShiftCntrl[2]~reg0.ENA
stall => exeShiftCntrl[1]~reg0.ENA
stall => exeImmediate[0]~reg0.ENA
stall => customInatructionN[7]~reg0.ENA
stall => customInatructionN[6]~reg0.ENA
stall => customInatructionN[5]~reg0.ENA
stall => customInatructionN[4]~reg0.ENA
stall => exeShiftCntrl[0]~reg0.ENA
stall => customInatructionN[3]~reg0.ENA
stall => customInatructionN[2]~reg0.ENA
stall => customInatructionN[1]~reg0.ENA
stall => customInatructionN[0]~reg0.ENA
stall => customInstructionA[4]~reg0.ENA
stall => customInstructionA[3]~reg0.ENA
stall => customInstructionA[2]~reg0.ENA
stall => customInstructionA[1]~reg0.ENA
stall => customInstructionA[0]~reg0.ENA
stall => customInstructionB[4]~reg0.ENA
stall => customInstructionB[3]~reg0.ENA
stall => customInstructionB[2]~reg0.ENA
stall => customInstructionB[1]~reg0.ENA
stall => customInstructionB[0]~reg0.ENA
stall => customInstructionD[4]~reg0.ENA
stall => customInstructionD[3]~reg0.ENA
stall => customInstructionD[2]~reg0.ENA
stall => customInstructionD[1]~reg0.ENA
stall => customInstructionD[0]~reg0.ENA
stall => customInstructionReadRa~reg0.ENA
stall => customInstructionReadRb~reg0.ENA
irq => s_irqRequestReg.DATAA
dCacheError => comb.IN1
dCacheError => comb.IN1
dCacheError => s_isException.IN1
dataDependencyStall <= comb.DB_MAX_OUTPUT_PORT_TYPE
customInstructionStall <= customInstructionStall.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] => s_immediateValue[2].DATAB
instruction[0] => s_immediateValue[0].DATAA
instruction[0] => Equal1.IN3
instruction[0] => Equal2.IN3
instruction[0] => Equal3.IN0
instruction[0] => Equal13.IN1
instruction[0] => Equal14.IN3
instruction[0] => Equal15.IN1
instruction[0] => Equal17.IN3
instruction[0] => Equal18.IN3
instruction[0] => Equal20.IN3
instruction[0] => Equal21.IN2
instruction[0] => Equal34.IN2
instruction[0] => Equal43.IN3
instruction[0] => exeImmediate[0]~reg0.DATAIN
instruction[0] => customInatructionN[0]~reg0.DATAIN
instruction[1] => s_immediateValue[3].DATAB
instruction[1] => s_immediateValue[1].DATAA
instruction[1] => Equal1.IN0
instruction[1] => Equal2.IN2
instruction[1] => Equal3.IN3
instruction[1] => Equal13.IN0
instruction[1] => Equal14.IN2
instruction[1] => Equal15.IN3
instruction[1] => Equal17.IN2
instruction[1] => Equal18.IN2
instruction[1] => Equal20.IN1
instruction[1] => Equal21.IN1
instruction[1] => Equal34.IN3
instruction[1] => Equal43.IN2
instruction[1] => exeImmediate[1]~reg0.DATAIN
instruction[1] => customInatructionN[1]~reg0.DATAIN
instruction[2] => s_immediateValue[4].DATAB
instruction[2] => s_immediateValue[2].DATAA
instruction[2] => Equal1.IN2
instruction[2] => Equal2.IN1
instruction[2] => Equal3.IN2
instruction[2] => Equal13.IN3
instruction[2] => Equal14.IN0
instruction[2] => Equal15.IN0
instruction[2] => Equal17.IN1
instruction[2] => Equal18.IN1
instruction[2] => Equal20.IN0
instruction[2] => Equal21.IN3
instruction[2] => Equal34.IN1
instruction[2] => Equal43.IN1
instruction[2] => exeImmediate[2]~reg0.DATAIN
instruction[2] => customInatructionN[2]~reg0.DATAIN
instruction[3] => s_immediateValue[5].DATAB
instruction[3] => s_immediateValue[3].DATAA
instruction[3] => Equal1.IN1
instruction[3] => Equal2.IN0
instruction[3] => Equal3.IN1
instruction[3] => Equal13.IN2
instruction[3] => Equal14.IN1
instruction[3] => Equal15.IN2
instruction[3] => Equal17.IN0
instruction[3] => Equal18.IN0
instruction[3] => Equal20.IN2
instruction[3] => Equal21.IN0
instruction[3] => Equal34.IN0
instruction[3] => Equal43.IN0
instruction[3] => exeImmediate[3]~reg0.DATAIN
instruction[3] => customInatructionN[3]~reg0.DATAIN
instruction[4] => s_immediateValue[6].DATAB
instruction[4] => s_immediateValue[4].DATAA
instruction[4] => exeImmediate[4]~reg0.DATAIN
instruction[4] => customInatructionN[4]~reg0.DATAIN
instruction[5] => s_immediateValue[7].DATAB
instruction[5] => s_immediateValue[5].DATAA
instruction[5] => exeImmediate[5]~reg0.DATAIN
instruction[5] => customInatructionN[5]~reg0.DATAIN
instruction[6] => s_immediateValue[8].DATAB
instruction[6] => s_immediateValue[6].DATAA
instruction[6] => s_exeLogicControlNext.IN1
instruction[6] => s_exeShiftCntrlNext.IN1
instruction[6] => s_exeShiftCntrlNext.IN1
instruction[6] => Equal32.IN3
instruction[6] => Equal33.IN0
instruction[6] => exeImmediate[6]~reg0.DATAIN
instruction[6] => customInatructionN[6]~reg0.DATAIN
instruction[7] => s_immediateValue[9].DATAB
instruction[7] => s_immediateValue[7].DATAA
instruction[7] => s_exeLogicControlNext.IN1
instruction[7] => s_exeShiftCntrlNext.IN1
instruction[7] => s_exeShiftCntrlNext.IN1
instruction[7] => Equal32.IN2
instruction[7] => Equal33.IN3
instruction[7] => exeImmediate[7]~reg0.DATAIN
instruction[7] => customInatructionN[7]~reg0.DATAIN
instruction[8] => comb.IN1
instruction[8] => s_immediateValue[10].DATAB
instruction[8] => s_immediateValue[8].DATAA
instruction[8] => Equal16.IN2
instruction[8] => Equal19.IN1
instruction[8] => Equal32.IN1
instruction[8] => Equal33.IN2
instruction[8] => Equal42.IN1
instruction[8] => comb.IN1
instruction[8] => exeImmediate[8]~reg0.DATAIN
instruction[8] => customInstructionWriteRd~reg0.DATAIN
instruction[9] => s_immediateValue[11].DATAB
instruction[9] => s_immediateValue[9].DATAA
instruction[9] => Equal16.IN1
instruction[9] => Equal19.IN0
instruction[9] => Equal32.IN0
instruction[9] => Equal33.IN1
instruction[9] => Equal42.IN0
instruction[9] => Equal48.IN1
instruction[9] => exeImmediate[9]~reg0.DATAIN
instruction[9] => customInstructionReadRb~reg0.DATAIN
instruction[10] => comb.IN1
instruction[10] => s_immediateValue[12].DATAB
instruction[10] => s_immediateValue[10].DATAA
instruction[10] => Equal16.IN0
instruction[10] => Equal19.IN2
instruction[10] => comb.IN1
instruction[10] => Equal48.IN0
instruction[10] => exeImmediate[10]~reg0.DATAIN
instruction[10] => customInstructionReadRa~reg0.DATAIN
instruction[11] => s_regBIdxNext[0].DATAA
instruction[11] => Equal58.IN4
instruction[11] => Equal59.IN4
instruction[11] => Equal60.IN4
instruction[11] => s_immediateValue[13].DATAB
instruction[11] => s_immediateValue[11].DATAA
instruction[11] => s_exeImmediateNext[11].DATAA
instruction[11] => readAddressB[0].DATAIN
instruction[11] => Equal57.IN4
instruction[11] => customInstructionB[0]~reg0.DATAIN
instruction[12] => s_regBIdxNext[1].DATAA
instruction[12] => Equal58.IN3
instruction[12] => Equal59.IN3
instruction[12] => Equal60.IN3
instruction[12] => s_immediateValue[14].DATAB
instruction[12] => s_immediateValue[12].DATAA
instruction[12] => s_exeImmediateNext[12].DATAA
instruction[12] => readAddressB[1].DATAIN
instruction[12] => Equal57.IN3
instruction[12] => customInstructionB[1]~reg0.DATAIN
instruction[13] => s_regBIdxNext[2].DATAA
instruction[13] => Equal58.IN2
instruction[13] => Equal59.IN2
instruction[13] => Equal60.IN2
instruction[13] => s_immediateValue[15].DATAB
instruction[13] => s_immediateValue[13].DATAA
instruction[13] => s_exeImmediateNext[13].DATAA
instruction[13] => readAddressB[2].DATAIN
instruction[13] => Equal57.IN2
instruction[13] => customInstructionB[2]~reg0.DATAIN
instruction[14] => s_regBIdxNext[3].DATAA
instruction[14] => Equal58.IN1
instruction[14] => Equal59.IN1
instruction[14] => Equal60.IN1
instruction[14] => s_immediateValue.DATAB
instruction[14] => s_immediateValue[14].DATAA
instruction[14] => s_exeImmediateNext[14].DATAA
instruction[14] => readAddressB[3].DATAIN
instruction[14] => Equal57.IN1
instruction[14] => customInstructionB[3]~reg0.DATAIN
instruction[15] => s_regBIdxNext[4].DATAA
instruction[15] => Equal58.IN0
instruction[15] => Equal59.IN0
instruction[15] => Equal60.IN0
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue.DATAA
instruction[15] => s_immediateValue[17].DATAA
instruction[15] => s_immediateValue[15].DATAA
instruction[15] => s_exeImmediateNext[15].DATAA
instruction[15] => readAddressB[4].DATAIN
instruction[15] => Equal57.IN0
instruction[15] => customInstructionB[4]~reg0.DATAIN
instruction[16] => s_regAIdxNext[0].DATAA
instruction[16] => s_immediateValue.DATAB
instruction[16] => readAddressA[0].DATAIN
instruction[16] => Equal0.IN15
instruction[16] => Equal40.IN4
instruction[16] => customInstructionA[0]~reg0.DATAIN
instruction[17] => s_regAIdxNext[1].DATAA
instruction[17] => s_immediateValue.DATAB
instruction[17] => readAddressA[1].DATAIN
instruction[17] => Equal0.IN14
instruction[17] => Equal40.IN3
instruction[17] => customInstructionA[1]~reg0.DATAIN
instruction[18] => s_regAIdxNext[2].DATAA
instruction[18] => s_immediateValue.DATAB
instruction[18] => readAddressA[2].DATAIN
instruction[18] => Equal0.IN13
instruction[18] => Equal40.IN2
instruction[18] => customInstructionA[2]~reg0.DATAIN
instruction[19] => s_regAIdxNext[3].DATAA
instruction[19] => s_immediateValue.DATAB
instruction[19] => readAddressA[3].DATAIN
instruction[19] => Equal0.IN12
instruction[19] => Equal40.IN1
instruction[19] => customInstructionA[3]~reg0.DATAIN
instruction[20] => s_regAIdxNext[4].DATAA
instruction[20] => s_immediateValue.DATAB
instruction[20] => readAddressA[4].DATAIN
instruction[20] => Equal0.IN11
instruction[20] => Equal40.IN0
instruction[20] => customInstructionA[4]~reg0.DATAIN
instruction[21] => comb.DATAA
instruction[21] => s_immediateValue.DATAB
instruction[21] => s_exeFlagModeNext[0].DATAB
instruction[21] => s_exeImmediateNext[11].DATAB
instruction[21] => Equal0.IN10
instruction[21] => customInstructionD[0]~reg0.DATAIN
instruction[22] => comb.DATAA
instruction[22] => s_immediateValue.DATAB
instruction[22] => s_exeFlagModeNext[1].DATAB
instruction[22] => s_exeImmediateNext[12].DATAB
instruction[22] => Equal0.IN9
instruction[22] => customInstructionD[1]~reg0.DATAIN
instruction[23] => comb.DATAA
instruction[23] => s_immediateValue.DATAB
instruction[23] => s_exeFlagModeNext[2].DATAB
instruction[23] => s_exeImmediateNext[13].DATAB
instruction[23] => Equal0.IN8
instruction[23] => customInstructionD[2]~reg0.DATAIN
instruction[24] => comb.DATAA
instruction[24] => s_immediateValue.DATAB
instruction[24] => s_exeFlagModeNext[3].DATAB
instruction[24] => s_exeImmediateNext[14].DATAB
instruction[24] => Equal0.IN7
instruction[24] => Equal24.IN2
instruction[24] => customInstructionD[3]~reg0.DATAIN
instruction[25] => comb.DATAA
instruction[25] => s_immediateValue.DATAB
instruction[25] => s_exeImmediateNext[15].DATAB
instruction[25] => Equal0.IN6
instruction[25] => Equal12.IN6
instruction[25] => Equal24.IN7
instruction[25] => Equal31.IN6
instruction[25] => customInstructionD[4]~reg0.DATAIN
instruction[26] => Equal0.IN5
instruction[26] => Equal4.IN3
instruction[26] => Equal5.IN5
instruction[26] => Equal6.IN5
instruction[26] => Equal7.IN2
instruction[26] => Equal8.IN5
instruction[26] => Equal9.IN2
instruction[26] => Equal10.IN5
instruction[26] => Equal11.IN1
instruction[26] => Equal12.IN3
instruction[26] => Equal22.IN1
instruction[26] => Equal23.IN5
instruction[26] => Equal24.IN1
instruction[26] => Equal25.IN3
instruction[26] => Equal26.IN5
instruction[26] => Equal27.IN5
instruction[26] => Equal28.IN0
instruction[26] => Equal29.IN5
instruction[26] => Equal30.IN1
instruction[26] => Equal31.IN4
instruction[26] => Equal35.IN2
instruction[26] => Equal36.IN5
instruction[26] => Equal37.IN3
instruction[26] => Equal38.IN5
instruction[26] => Equal39.IN5
instruction[26] => Equal41.IN5
instruction[26] => Equal44.IN3
instruction[26] => Equal45.IN1
instruction[26] => Equal46.IN5
instruction[26] => Equal47.IN5
instruction[26] => Equal61.IN5
instruction[26] => Equal62.IN4
instruction[26] => Equal63.IN3
instruction[27] => Equal0.IN4
instruction[27] => Equal4.IN5
instruction[27] => Equal5.IN4
instruction[27] => Equal6.IN4
instruction[27] => Equal7.IN1
instruction[27] => Equal8.IN2
instruction[27] => Equal9.IN5
instruction[27] => Equal10.IN1
instruction[27] => Equal11.IN5
instruction[27] => Equal12.IN5
instruction[27] => Equal22.IN5
instruction[27] => Equal23.IN1
instruction[27] => Equal24.IN6
instruction[27] => Equal25.IN2
instruction[27] => Equal26.IN4
instruction[27] => Equal27.IN4
instruction[27] => Equal28.IN5
instruction[27] => Equal29.IN4
instruction[27] => Equal30.IN0
instruction[27] => Equal31.IN3
instruction[27] => Equal35.IN5
instruction[27] => Equal36.IN2
instruction[27] => Equal37.IN2
instruction[27] => Equal38.IN3
instruction[27] => Equal39.IN1
instruction[27] => Equal41.IN4
instruction[27] => Equal44.IN5
instruction[27] => Equal45.IN5
instruction[27] => Equal46.IN4
instruction[27] => Equal47.IN4
instruction[27] => Equal61.IN3
instruction[27] => Equal62.IN3
instruction[27] => Equal63.IN5
instruction[28] => Equal0.IN3
instruction[28] => Equal4.IN2
instruction[28] => Equal5.IN3
instruction[28] => Equal6.IN1
instruction[28] => Equal7.IN5
instruction[28] => Equal8.IN1
instruction[28] => Equal9.IN1
instruction[28] => Equal10.IN4
instruction[28] => Equal11.IN4
instruction[28] => Equal12.IN4
instruction[28] => Equal22.IN4
instruction[28] => Equal23.IN4
instruction[28] => Equal24.IN0
instruction[28] => Equal25.IN1
instruction[28] => Equal26.IN3
instruction[28] => Equal27.IN3
instruction[28] => Equal28.IN4
instruction[28] => Equal29.IN0
instruction[28] => Equal30.IN5
instruction[28] => Equal31.IN2
instruction[28] => Equal35.IN4
instruction[28] => Equal36.IN4
instruction[28] => Equal37.IN5
instruction[28] => Equal38.IN2
instruction[28] => Equal39.IN0
instruction[28] => Equal41.IN3
instruction[28] => Equal44.IN2
instruction[28] => Equal45.IN4
instruction[28] => Equal46.IN2
instruction[28] => Equal47.IN2
instruction[28] => Equal61.IN2
instruction[28] => Equal62.IN2
instruction[28] => Equal63.IN2
instruction[29] => Equal0.IN0
instruction[29] => Equal4.IN1
instruction[29] => Equal5.IN2
instruction[29] => Equal6.IN3
instruction[29] => Equal7.IN4
instruction[29] => Equal8.IN4
instruction[29] => Equal9.IN4
instruction[29] => Equal10.IN3
instruction[29] => Equal11.IN3
instruction[29] => Equal12.IN2
instruction[29] => Equal22.IN3
instruction[29] => Equal23.IN3
instruction[29] => Equal24.IN5
instruction[29] => Equal25.IN5
instruction[29] => Equal26.IN1
instruction[29] => Equal27.IN2
instruction[29] => Equal28.IN3
instruction[29] => Equal29.IN3
instruction[29] => Equal30.IN4
instruction[29] => Equal31.IN1
instruction[29] => Equal35.IN1
instruction[29] => Equal36.IN1
instruction[29] => Equal37.IN1
instruction[29] => Equal38.IN1
instruction[29] => Equal39.IN4
instruction[29] => Equal41.IN2
instruction[29] => Equal44.IN1
instruction[29] => Equal45.IN0
instruction[29] => Equal46.IN1
instruction[29] => Equal47.IN1
instruction[29] => Equal61.IN4
instruction[29] => Equal62.IN5
instruction[29] => Equal63.IN4
instruction[30] => Equal0.IN2
instruction[30] => Equal4.IN4
instruction[30] => Equal5.IN1
instruction[30] => Equal6.IN2
instruction[30] => Equal7.IN3
instruction[30] => Equal8.IN3
instruction[30] => Equal9.IN3
instruction[30] => Equal10.IN2
instruction[30] => Equal11.IN2
instruction[30] => Equal12.IN1
instruction[30] => Equal22.IN0
instruction[30] => Equal23.IN0
instruction[30] => Equal24.IN4
instruction[30] => Equal25.IN4
instruction[30] => Equal26.IN2
instruction[30] => Equal27.IN1
instruction[30] => Equal28.IN2
instruction[30] => Equal29.IN2
instruction[30] => Equal30.IN3
instruction[30] => Equal31.IN5
instruction[30] => Equal35.IN3
instruction[30] => Equal36.IN3
instruction[30] => Equal37.IN4
instruction[30] => Equal38.IN4
instruction[30] => Equal39.IN3
instruction[30] => Equal41.IN1
instruction[30] => Equal44.IN0
instruction[30] => Equal45.IN3
instruction[30] => Equal46.IN0
instruction[30] => Equal47.IN3
instruction[30] => Equal61.IN1
instruction[30] => Equal62.IN1
instruction[30] => Equal63.IN1
instruction[31] => Equal0.IN1
instruction[31] => Equal4.IN0
instruction[31] => Equal5.IN0
instruction[31] => Equal6.IN0
instruction[31] => Equal7.IN0
instruction[31] => Equal8.IN0
instruction[31] => Equal9.IN0
instruction[31] => Equal10.IN0
instruction[31] => Equal11.IN0
instruction[31] => Equal12.IN0
instruction[31] => Equal22.IN2
instruction[31] => Equal23.IN2
instruction[31] => Equal24.IN3
instruction[31] => Equal25.IN0
instruction[31] => Equal26.IN0
instruction[31] => Equal27.IN0
instruction[31] => Equal28.IN1
instruction[31] => Equal29.IN1
instruction[31] => Equal30.IN2
instruction[31] => Equal31.IN0
instruction[31] => Equal35.IN0
instruction[31] => Equal36.IN0
instruction[31] => Equal37.IN0
instruction[31] => Equal38.IN0
instruction[31] => Equal39.IN2
instruction[31] => Equal41.IN0
instruction[31] => Equal44.IN4
instruction[31] => Equal45.IN2
instruction[31] => Equal46.IN3
instruction[31] => Equal47.IN0
instruction[31] => Equal61.IN0
instruction[31] => Equal62.IN0
instruction[31] => Equal63.IN0
validInstruction => comb.IN1
validInstruction => comb.OUTPUTSELECT
validInstruction => comb.OUTPUTSELECT
validInstruction => comb.OUTPUTSELECT
validInstruction => comb.OUTPUTSELECT
validInstruction => comb.OUTPUTSELECT
validInstruction => s_exceptionModeNext.001.DATAA
validInstruction => s_isException.IN1
programCounter[2] => comb.DATAB
programCounter[2] => exeProgramCounter[2]~reg0.DATAIN
programCounter[3] => comb.DATAB
programCounter[3] => exeProgramCounter[3]~reg0.DATAIN
programCounter[4] => comb.DATAB
programCounter[4] => exeProgramCounter[4]~reg0.DATAIN
programCounter[5] => comb.DATAB
programCounter[5] => exeProgramCounter[5]~reg0.DATAIN
programCounter[6] => comb.DATAB
programCounter[6] => exeProgramCounter[6]~reg0.DATAIN
programCounter[7] => comb.DATAB
programCounter[7] => exeProgramCounter[7]~reg0.DATAIN
programCounter[8] => comb.DATAB
programCounter[8] => exeProgramCounter[8]~reg0.DATAIN
programCounter[9] => comb.DATAB
programCounter[9] => exeProgramCounter[9]~reg0.DATAIN
programCounter[10] => comb.DATAB
programCounter[10] => exeProgramCounter[10]~reg0.DATAIN
programCounter[11] => comb.DATAB
programCounter[11] => exeProgramCounter[11]~reg0.DATAIN
programCounter[12] => comb.DATAB
programCounter[12] => exeProgramCounter[12]~reg0.DATAIN
programCounter[13] => comb.DATAB
programCounter[13] => exeProgramCounter[13]~reg0.DATAIN
programCounter[14] => comb.DATAB
programCounter[14] => exeProgramCounter[14]~reg0.DATAIN
programCounter[15] => comb.DATAB
programCounter[15] => exeProgramCounter[15]~reg0.DATAIN
programCounter[16] => comb.DATAB
programCounter[16] => exeProgramCounter[16]~reg0.DATAIN
programCounter[17] => comb.DATAB
programCounter[17] => exeProgramCounter[17]~reg0.DATAIN
programCounter[18] => comb.DATAB
programCounter[18] => exeProgramCounter[18]~reg0.DATAIN
programCounter[19] => comb.DATAB
programCounter[19] => exeProgramCounter[19]~reg0.DATAIN
programCounter[20] => comb.DATAB
programCounter[20] => exeProgramCounter[20]~reg0.DATAIN
programCounter[21] => comb.DATAB
programCounter[21] => exeProgramCounter[21]~reg0.DATAIN
programCounter[22] => comb.DATAB
programCounter[22] => exeProgramCounter[22]~reg0.DATAIN
programCounter[23] => comb.DATAB
programCounter[23] => exeProgramCounter[23]~reg0.DATAIN
programCounter[24] => comb.DATAB
programCounter[24] => exeProgramCounter[24]~reg0.DATAIN
programCounter[25] => comb.DATAB
programCounter[25] => exeProgramCounter[25]~reg0.DATAIN
programCounter[26] => comb.DATAB
programCounter[26] => exeProgramCounter[26]~reg0.DATAIN
programCounter[27] => comb.DATAB
programCounter[27] => exeProgramCounter[27]~reg0.DATAIN
programCounter[28] => comb.DATAB
programCounter[28] => exeProgramCounter[28]~reg0.DATAIN
programCounter[29] => comb.DATAB
programCounter[29] => exeProgramCounter[29]~reg0.DATAIN
programCounter[30] => comb.DATAB
programCounter[30] => exeProgramCounter[30]~reg0.DATAIN
programCounter[31] => comb.DATAB
programCounter[31] => exeProgramCounter[31]~reg0.DATAIN
insertNop <= comb.DB_MAX_OUTPUT_PORT_TYPE
readAddressA[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
readAddressA[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
readAddressA[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
readAddressA[3] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
readAddressA[4] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
readAddressB[0] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
readAddressB[1] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
readAddressB[2] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
readAddressB[3] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
readAddressB[4] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
registerDataA[0] => comb.DATAA
registerDataA[1] => comb.DATAA
registerDataA[2] => comb.DATAA
registerDataA[3] => comb.DATAA
registerDataA[4] => comb.DATAA
registerDataA[5] => comb.DATAA
registerDataA[6] => comb.DATAA
registerDataA[7] => comb.DATAA
registerDataA[8] => comb.DATAA
registerDataA[9] => comb.DATAA
registerDataA[10] => comb.DATAA
registerDataA[11] => comb.DATAA
registerDataA[12] => comb.DATAA
registerDataA[13] => comb.DATAA
registerDataA[14] => comb.DATAA
registerDataA[15] => comb.DATAA
registerDataA[16] => comb.DATAA
registerDataA[17] => comb.DATAA
registerDataA[18] => comb.DATAA
registerDataA[19] => comb.DATAA
registerDataA[20] => comb.DATAA
registerDataA[21] => comb.DATAA
registerDataA[22] => comb.DATAA
registerDataA[23] => comb.DATAA
registerDataA[24] => comb.DATAA
registerDataA[25] => comb.DATAA
registerDataA[26] => comb.DATAA
registerDataA[27] => comb.DATAA
registerDataA[28] => comb.DATAA
registerDataA[29] => comb.DATAA
registerDataA[30] => comb.DATAA
registerDataA[31] => comb.DATAA
registerDataB[0] => s_regBNext[0].DATAA
registerDataB[1] => s_regBNext[1].DATAA
registerDataB[2] => s_regBNext[2].DATAA
registerDataB[3] => s_regBNext[3].DATAA
registerDataB[4] => s_regBNext[4].DATAA
registerDataB[5] => s_regBNext[5].DATAA
registerDataB[6] => s_regBNext[6].DATAA
registerDataB[7] => s_regBNext[7].DATAA
registerDataB[8] => s_regBNext[8].DATAA
registerDataB[9] => s_regBNext[9].DATAA
registerDataB[10] => s_regBNext[10].DATAA
registerDataB[11] => s_regBNext[11].DATAA
registerDataB[12] => s_regBNext[12].DATAA
registerDataB[13] => s_regBNext[13].DATAA
registerDataB[14] => s_regBNext[14].DATAA
registerDataB[15] => s_regBNext[15].DATAA
registerDataB[16] => s_regBNext[16].DATAA
registerDataB[17] => s_regBNext[17].DATAA
registerDataB[18] => s_regBNext[18].DATAA
registerDataB[19] => s_regBNext[19].DATAA
registerDataB[20] => s_regBNext[20].DATAA
registerDataB[21] => s_regBNext[21].DATAA
registerDataB[22] => s_regBNext[22].DATAA
registerDataB[23] => s_regBNext[23].DATAA
registerDataB[24] => s_regBNext[24].DATAA
registerDataB[25] => s_regBNext[25].DATAA
registerDataB[26] => s_regBNext[26].DATAA
registerDataB[27] => s_regBNext[27].DATAA
registerDataB[28] => s_regBNext[28].DATAA
registerDataB[29] => s_regBNext[29].DATAA
registerDataB[30] => s_regBNext[30].DATAA
registerDataB[31] => s_regBNext[31].DATAA
inExceptionMode <= s_inExcepModeReg.DB_MAX_OUTPUT_PORT_TYPE
exeStageWbIndex[0] => Equal50.IN4
exeStageWbIndex[0] => Equal54.IN4
exeStageWbIndex[0] => Equal58.IN9
exeStageWbIndex[1] => Equal50.IN3
exeStageWbIndex[1] => Equal54.IN3
exeStageWbIndex[1] => Equal58.IN8
exeStageWbIndex[2] => Equal50.IN2
exeStageWbIndex[2] => Equal54.IN2
exeStageWbIndex[2] => Equal58.IN7
exeStageWbIndex[3] => Equal50.IN1
exeStageWbIndex[3] => Equal54.IN1
exeStageWbIndex[3] => Equal58.IN6
exeStageWbIndex[4] => Equal50.IN0
exeStageWbIndex[4] => Equal54.IN0
exeStageWbIndex[4] => Equal58.IN5
memStageWbIndex[0] => Equal51.IN4
memStageWbIndex[0] => Equal55.IN4
memStageWbIndex[0] => Equal59.IN9
memStageWbIndex[1] => Equal51.IN3
memStageWbIndex[1] => Equal55.IN3
memStageWbIndex[1] => Equal59.IN8
memStageWbIndex[2] => Equal51.IN2
memStageWbIndex[2] => Equal55.IN2
memStageWbIndex[2] => Equal59.IN7
memStageWbIndex[3] => Equal51.IN1
memStageWbIndex[3] => Equal55.IN1
memStageWbIndex[3] => Equal59.IN6
memStageWbIndex[4] => Equal51.IN0
memStageWbIndex[4] => Equal55.IN0
memStageWbIndex[4] => Equal59.IN5
wbStageWbIndex[0] => Equal52.IN4
wbStageWbIndex[0] => Equal56.IN4
wbStageWbIndex[0] => Equal60.IN9
wbStageWbIndex[1] => Equal52.IN3
wbStageWbIndex[1] => Equal56.IN3
wbStageWbIndex[1] => Equal60.IN8
wbStageWbIndex[2] => Equal52.IN2
wbStageWbIndex[2] => Equal56.IN2
wbStageWbIndex[2] => Equal60.IN7
wbStageWbIndex[3] => Equal52.IN1
wbStageWbIndex[3] => Equal56.IN1
wbStageWbIndex[3] => Equal60.IN6
wbStageWbIndex[4] => Equal52.IN0
wbStageWbIndex[4] => Equal56.IN0
wbStageWbIndex[4] => Equal60.IN5
exeStageWbWe => comb.IN1
exeStageWbWe => comb.IN1
memStageWbWe => comb.IN1
memStageWbWe => comb.IN1
wbStageWbWe => comb.IN1
wbStageWbWe => comb.IN1
exeProgramCounter[2] <= exeProgramCounter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[3] <= exeProgramCounter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[4] <= exeProgramCounter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[5] <= exeProgramCounter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[6] <= exeProgramCounter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[7] <= exeProgramCounter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[8] <= exeProgramCounter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[9] <= exeProgramCounter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[10] <= exeProgramCounter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[11] <= exeProgramCounter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[12] <= exeProgramCounter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[13] <= exeProgramCounter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[14] <= exeProgramCounter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[15] <= exeProgramCounter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[16] <= exeProgramCounter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[17] <= exeProgramCounter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[18] <= exeProgramCounter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[19] <= exeProgramCounter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[20] <= exeProgramCounter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[21] <= exeProgramCounter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[22] <= exeProgramCounter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[23] <= exeProgramCounter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[24] <= exeProgramCounter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[25] <= exeProgramCounter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[26] <= exeProgramCounter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[27] <= exeProgramCounter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[28] <= exeProgramCounter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[29] <= exeProgramCounter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[30] <= exeProgramCounter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeProgramCounter[31] <= exeProgramCounter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[0] <= exePortAData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[1] <= exePortAData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[2] <= exePortAData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[3] <= exePortAData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[4] <= exePortAData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[5] <= exePortAData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[6] <= exePortAData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[7] <= exePortAData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[8] <= exePortAData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[9] <= exePortAData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[10] <= exePortAData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[11] <= exePortAData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[12] <= exePortAData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[13] <= exePortAData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[14] <= exePortAData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[15] <= exePortAData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[16] <= exePortAData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[17] <= exePortAData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[18] <= exePortAData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[19] <= exePortAData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[20] <= exePortAData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[21] <= exePortAData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[22] <= exePortAData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[23] <= exePortAData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[24] <= exePortAData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[25] <= exePortAData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[26] <= exePortAData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[27] <= exePortAData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[28] <= exePortAData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[29] <= exePortAData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[30] <= exePortAData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortAData[31] <= exePortAData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[0] <= exePortBData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[1] <= exePortBData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[2] <= exePortBData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[3] <= exePortBData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[4] <= exePortBData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[5] <= exePortBData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[6] <= exePortBData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[7] <= exePortBData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[8] <= exePortBData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[9] <= exePortBData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[10] <= exePortBData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[11] <= exePortBData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[12] <= exePortBData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[13] <= exePortBData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[14] <= exePortBData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[15] <= exePortBData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[16] <= exePortBData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[17] <= exePortBData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[18] <= exePortBData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[19] <= exePortBData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[20] <= exePortBData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[21] <= exePortBData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[22] <= exePortBData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[23] <= exePortBData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[24] <= exePortBData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[25] <= exePortBData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[26] <= exePortBData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[27] <= exePortBData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[28] <= exePortBData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[29] <= exePortBData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[30] <= exePortBData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exePortBData[31] <= exePortBData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeForwardCntrlA[0] <= exeForwardCntrlA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeForwardCntrlA[1] <= exeForwardCntrlA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeForwardCntrlB[0] <= exeForwardCntrlB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeForwardCntrlB[1] <= exeForwardCntrlB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeAdderCntrl[0] <= exeAdderCntrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeAdderCntrl[1] <= exeAdderCntrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeLogicCntrl[0] <= exeLogicCntrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeLogicCntrl[1] <= exeLogicCntrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeLogicCntrl[2] <= exeLogicCntrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeShiftCntrl[0] <= exeShiftCntrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeShiftCntrl[1] <= exeShiftCntrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeShiftCntrl[2] <= exeShiftCntrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeUpdateFlags <= exeUpdateFlags~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeJumpMode[0] <= exeJumpMode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeJumpMode[1] <= exeJumpMode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeSprControl[0] <= exeSprControl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeSprControl[1] <= exeSprControl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeLink <= exeLink~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeFlagMode[0] <= exeFlagMode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeFlagMode[1] <= exeFlagMode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeFlagMode[2] <= exeFlagMode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeFlagMode[3] <= exeFlagMode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeSoftReset <= exeSoftReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeExceptionMode[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
exeExceptionMode[1] <= exeExceptionMode.DB_MAX_OUTPUT_PORT_TYPE
exeExceptionMode[2] <= exeExceptionMode.DB_MAX_OUTPUT_PORT_TYPE
exeRfe <= exeRfe~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[0] <= exeImmediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[1] <= exeImmediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[2] <= exeImmediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[3] <= exeImmediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[4] <= exeImmediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[5] <= exeImmediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[6] <= exeImmediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[7] <= exeImmediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[8] <= exeImmediate[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[9] <= exeImmediate[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[10] <= exeImmediate[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[11] <= exeImmediate[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[12] <= exeImmediate[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[13] <= exeImmediate[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[14] <= exeImmediate[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeImmediate[15] <= exeImmediate[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exeCustom <= s_isCustomReg.DB_MAX_OUTPUT_PORT_TYPE
exeMult <= exeMult~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreMode[0] <= memStoreMode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreMode[1] <= memStoreMode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memLoadMode[0] <= s_exeLoadModeReg[0].DB_MAX_OUTPUT_PORT_TYPE
memLoadMode[1] <= s_exeLoadModeReg[1].DB_MAX_OUTPUT_PORT_TYPE
memLoadMode[2] <= s_exeLoadModeReg[2].DB_MAX_OUTPUT_PORT_TYPE
memstageLoadMode[0] => Equal65.IN2
memstageLoadMode[1] => Equal65.IN1
memstageLoadMode[2] => Equal65.IN0
wbStageLoadPending => comb.IN1
wbWriteIndex[0] <= wbWriteIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[1] <= wbWriteIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[2] <= wbWriteIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[3] <= wbWriteIndex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[4] <= wbWriteIndex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteEnable <= wbWriteEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionStart <= s_startReg.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[0] <= customInatructionN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[1] <= customInatructionN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[2] <= customInatructionN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[3] <= customInatructionN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[4] <= customInatructionN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[5] <= customInatructionN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[6] <= customInatructionN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInatructionN[7] <= customInatructionN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionA[0] <= customInstructionA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionA[1] <= customInstructionA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionA[2] <= customInstructionA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionA[3] <= customInstructionA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionA[4] <= customInstructionA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionB[0] <= customInstructionB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionB[1] <= customInstructionB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionB[2] <= customInstructionB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionB[3] <= customInstructionB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionB[4] <= customInstructionB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionD[0] <= customInstructionD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionD[1] <= customInstructionD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionD[2] <= customInstructionD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionD[3] <= customInstructionD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionD[4] <= customInstructionD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionReadRa <= customInstructionReadRa~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionReadRb <= customInstructionReadRb~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionWriteRd <= customInstructionWriteRd~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionDone => comb.IN1
customInstructionDone => comb.IN1
customInstructionDone => customInstructionStall.IN1
customInstructionDone => customInstructionStall.IN1


|or1420SingleCore|or1420Top:cpu1|executeStage:exe
cpuClock => s_savedCiValidReg.CLK
cpuClock => s_savedCiDataReg[0].CLK
cpuClock => s_savedCiDataReg[1].CLK
cpuClock => s_savedCiDataReg[2].CLK
cpuClock => s_savedCiDataReg[3].CLK
cpuClock => s_savedCiDataReg[4].CLK
cpuClock => s_savedCiDataReg[5].CLK
cpuClock => s_savedCiDataReg[6].CLK
cpuClock => s_savedCiDataReg[7].CLK
cpuClock => s_savedCiDataReg[8].CLK
cpuClock => s_savedCiDataReg[9].CLK
cpuClock => s_savedCiDataReg[10].CLK
cpuClock => s_savedCiDataReg[11].CLK
cpuClock => s_savedCiDataReg[12].CLK
cpuClock => s_savedCiDataReg[13].CLK
cpuClock => s_savedCiDataReg[14].CLK
cpuClock => s_savedCiDataReg[15].CLK
cpuClock => s_savedCiDataReg[16].CLK
cpuClock => s_savedCiDataReg[17].CLK
cpuClock => s_savedCiDataReg[18].CLK
cpuClock => s_savedCiDataReg[19].CLK
cpuClock => s_savedCiDataReg[20].CLK
cpuClock => s_savedCiDataReg[21].CLK
cpuClock => s_savedCiDataReg[22].CLK
cpuClock => s_savedCiDataReg[23].CLK
cpuClock => s_savedCiDataReg[24].CLK
cpuClock => s_savedCiDataReg[25].CLK
cpuClock => s_savedCiDataReg[26].CLK
cpuClock => s_savedCiDataReg[27].CLK
cpuClock => s_savedCiDataReg[28].CLK
cpuClock => s_savedCiDataReg[29].CLK
cpuClock => s_savedCiDataReg[30].CLK
cpuClock => s_savedCiDataReg[31].CLK
cpuClock => wbWriteData[0]~reg0.CLK
cpuClock => wbWriteData[1]~reg0.CLK
cpuClock => wbWriteData[2]~reg0.CLK
cpuClock => wbWriteData[3]~reg0.CLK
cpuClock => wbWriteData[4]~reg0.CLK
cpuClock => wbWriteData[5]~reg0.CLK
cpuClock => wbWriteData[6]~reg0.CLK
cpuClock => wbWriteData[7]~reg0.CLK
cpuClock => wbWriteData[8]~reg0.CLK
cpuClock => wbWriteData[9]~reg0.CLK
cpuClock => wbWriteData[10]~reg0.CLK
cpuClock => wbWriteData[11]~reg0.CLK
cpuClock => wbWriteData[12]~reg0.CLK
cpuClock => wbWriteData[13]~reg0.CLK
cpuClock => wbWriteData[14]~reg0.CLK
cpuClock => wbWriteData[15]~reg0.CLK
cpuClock => wbWriteData[16]~reg0.CLK
cpuClock => wbWriteData[17]~reg0.CLK
cpuClock => wbWriteData[18]~reg0.CLK
cpuClock => wbWriteData[19]~reg0.CLK
cpuClock => wbWriteData[20]~reg0.CLK
cpuClock => wbWriteData[21]~reg0.CLK
cpuClock => wbWriteData[22]~reg0.CLK
cpuClock => wbWriteData[23]~reg0.CLK
cpuClock => wbWriteData[24]~reg0.CLK
cpuClock => wbWriteData[25]~reg0.CLK
cpuClock => wbWriteData[26]~reg0.CLK
cpuClock => wbWriteData[27]~reg0.CLK
cpuClock => wbWriteData[28]~reg0.CLK
cpuClock => wbWriteData[29]~reg0.CLK
cpuClock => wbWriteData[30]~reg0.CLK
cpuClock => wbWriteData[31]~reg0.CLK
cpuClock => s_carryReg.CLK
cpuClock => s_flagReg.CLK
cpuClock => s_savedCarryReg.CLK
cpuClock => s_savedFlagReg.CLK
cpuClock => memStoreData[0]~reg0.CLK
cpuClock => memStoreData[1]~reg0.CLK
cpuClock => memStoreData[2]~reg0.CLK
cpuClock => memStoreData[3]~reg0.CLK
cpuClock => memStoreData[4]~reg0.CLK
cpuClock => memStoreData[5]~reg0.CLK
cpuClock => memStoreData[6]~reg0.CLK
cpuClock => memStoreData[7]~reg0.CLK
cpuClock => memStoreData[8]~reg0.CLK
cpuClock => memStoreData[9]~reg0.CLK
cpuClock => memStoreData[10]~reg0.CLK
cpuClock => memStoreData[11]~reg0.CLK
cpuClock => memStoreData[12]~reg0.CLK
cpuClock => memStoreData[13]~reg0.CLK
cpuClock => memStoreData[14]~reg0.CLK
cpuClock => memStoreData[15]~reg0.CLK
cpuClock => memStoreData[16]~reg0.CLK
cpuClock => memStoreData[17]~reg0.CLK
cpuClock => memStoreData[18]~reg0.CLK
cpuClock => memStoreData[19]~reg0.CLK
cpuClock => memStoreData[20]~reg0.CLK
cpuClock => memStoreData[21]~reg0.CLK
cpuClock => memStoreData[22]~reg0.CLK
cpuClock => memStoreData[23]~reg0.CLK
cpuClock => memStoreData[24]~reg0.CLK
cpuClock => memStoreData[25]~reg0.CLK
cpuClock => memStoreData[26]~reg0.CLK
cpuClock => memStoreData[27]~reg0.CLK
cpuClock => memStoreData[28]~reg0.CLK
cpuClock => memStoreData[29]~reg0.CLK
cpuClock => memStoreData[30]~reg0.CLK
cpuClock => memStoreData[31]~reg0.CLK
cpuClock => s_savedPcReg[2].CLK
cpuClock => s_savedPcReg[3].CLK
cpuClock => s_savedPcReg[4].CLK
cpuClock => s_savedPcReg[5].CLK
cpuClock => s_savedPcReg[6].CLK
cpuClock => s_savedPcReg[7].CLK
cpuClock => s_savedPcReg[8].CLK
cpuClock => s_savedPcReg[9].CLK
cpuClock => s_savedPcReg[10].CLK
cpuClock => s_savedPcReg[11].CLK
cpuClock => s_savedPcReg[12].CLK
cpuClock => s_savedPcReg[13].CLK
cpuClock => s_savedPcReg[14].CLK
cpuClock => s_savedPcReg[15].CLK
cpuClock => s_savedPcReg[16].CLK
cpuClock => s_savedPcReg[17].CLK
cpuClock => s_savedPcReg[18].CLK
cpuClock => s_savedPcReg[19].CLK
cpuClock => s_savedPcReg[20].CLK
cpuClock => s_savedPcReg[21].CLK
cpuClock => s_savedPcReg[22].CLK
cpuClock => s_savedPcReg[23].CLK
cpuClock => s_savedPcReg[24].CLK
cpuClock => s_savedPcReg[25].CLK
cpuClock => s_savedPcReg[26].CLK
cpuClock => s_savedPcReg[27].CLK
cpuClock => s_savedPcReg[28].CLK
cpuClock => s_savedPcReg[29].CLK
cpuClock => s_savedPcReg[30].CLK
cpuClock => s_savedPcReg[31].CLK
cpuClock => s_jumpPcReg[2].CLK
cpuClock => s_jumpPcReg[3].CLK
cpuClock => s_jumpPcReg[4].CLK
cpuClock => s_jumpPcReg[5].CLK
cpuClock => s_jumpPcReg[6].CLK
cpuClock => s_jumpPcReg[7].CLK
cpuClock => s_jumpPcReg[8].CLK
cpuClock => s_jumpPcReg[9].CLK
cpuClock => s_jumpPcReg[10].CLK
cpuClock => s_jumpPcReg[11].CLK
cpuClock => s_jumpPcReg[12].CLK
cpuClock => s_jumpPcReg[13].CLK
cpuClock => s_jumpPcReg[14].CLK
cpuClock => s_jumpPcReg[15].CLK
cpuClock => s_jumpPcReg[16].CLK
cpuClock => s_jumpPcReg[17].CLK
cpuClock => s_jumpPcReg[18].CLK
cpuClock => s_jumpPcReg[19].CLK
cpuClock => s_jumpPcReg[20].CLK
cpuClock => s_jumpPcReg[21].CLK
cpuClock => s_jumpPcReg[22].CLK
cpuClock => s_jumpPcReg[23].CLK
cpuClock => s_jumpPcReg[24].CLK
cpuClock => s_jumpPcReg[25].CLK
cpuClock => s_jumpPcReg[26].CLK
cpuClock => s_jumpPcReg[27].CLK
cpuClock => s_jumpPcReg[28].CLK
cpuClock => s_jumpPcReg[29].CLK
cpuClock => s_jumpPcReg[30].CLK
cpuClock => s_jumpPcReg[31].CLK
cpuClock => s_delaySlotReg.CLK
cpuClock => s_exceptionPrefixReg.CLK
cpuClock => wbWriteIndex[0]~reg0.CLK
cpuClock => wbWriteIndex[1]~reg0.CLK
cpuClock => wbWriteIndex[2]~reg0.CLK
cpuClock => wbWriteIndex[3]~reg0.CLK
cpuClock => wbWriteIndex[4]~reg0.CLK
cpuClock => memLoadMode[0]~reg0.CLK
cpuClock => memLoadMode[1]~reg0.CLK
cpuClock => memLoadMode[2]~reg0.CLK
cpuClock => memStoreMode[0]~reg0.CLK
cpuClock => memStoreMode[1]~reg0.CLK
cpuClock => wbWriteEnable~reg0.CLK
cpuReset => comb.IN1
cpuReset => s_exceptionPrefixNext.OUTPUTSELECT
cpuReset => comb.IN0
stall => s_weSavedCiReg.IN0
stall => wbWriteEnable.OUTPUTSELECT
stall => memStoreMode.OUTPUTSELECT
stall => memStoreMode.OUTPUTSELECT
stall => memLoadMode.OUTPUTSELECT
stall => memLoadMode.OUTPUTSELECT
stall => memLoadMode.OUTPUTSELECT
stall => sprWe.IN0
stall => comb.IN0
stall => comb.IN1
stall => s_flagReg.OUTPUTSELECT
stall => s_carryReg.OUTPUTSELECT
stall => wbWriteIndex[0]~reg0.ENA
stall => s_delaySlotReg.ENA
stall => s_jumpPcReg[2].ENA
stall => s_savedPcReg[2].ENA
stall => memStoreData[0]~reg0.ENA
stall => wbWriteData[0]~reg0.ENA
stall => wbWriteData[1]~reg0.ENA
stall => wbWriteData[2]~reg0.ENA
stall => wbWriteData[3]~reg0.ENA
stall => wbWriteData[4]~reg0.ENA
stall => wbWriteData[5]~reg0.ENA
stall => wbWriteData[6]~reg0.ENA
stall => wbWriteData[7]~reg0.ENA
stall => wbWriteData[8]~reg0.ENA
stall => wbWriteData[9]~reg0.ENA
stall => wbWriteData[10]~reg0.ENA
stall => wbWriteData[11]~reg0.ENA
stall => wbWriteData[12]~reg0.ENA
stall => wbWriteData[13]~reg0.ENA
stall => wbWriteData[14]~reg0.ENA
stall => wbWriteData[15]~reg0.ENA
stall => wbWriteData[16]~reg0.ENA
stall => wbWriteData[17]~reg0.ENA
stall => wbWriteData[18]~reg0.ENA
stall => wbWriteData[19]~reg0.ENA
stall => wbWriteData[20]~reg0.ENA
stall => wbWriteData[21]~reg0.ENA
stall => wbWriteData[22]~reg0.ENA
stall => wbWriteData[23]~reg0.ENA
stall => wbWriteData[24]~reg0.ENA
stall => wbWriteData[25]~reg0.ENA
stall => wbWriteData[26]~reg0.ENA
stall => wbWriteData[27]~reg0.ENA
stall => wbWriteData[28]~reg0.ENA
stall => wbWriteData[29]~reg0.ENA
stall => wbWriteData[30]~reg0.ENA
stall => wbWriteData[31]~reg0.ENA
stall => s_savedCarryReg.ENA
stall => s_savedFlagReg.ENA
stall => memStoreData[1]~reg0.ENA
stall => memStoreData[2]~reg0.ENA
stall => memStoreData[3]~reg0.ENA
stall => memStoreData[4]~reg0.ENA
stall => memStoreData[5]~reg0.ENA
stall => memStoreData[6]~reg0.ENA
stall => memStoreData[7]~reg0.ENA
stall => memStoreData[8]~reg0.ENA
stall => memStoreData[9]~reg0.ENA
stall => memStoreData[10]~reg0.ENA
stall => memStoreData[11]~reg0.ENA
stall => memStoreData[12]~reg0.ENA
stall => memStoreData[13]~reg0.ENA
stall => memStoreData[14]~reg0.ENA
stall => memStoreData[15]~reg0.ENA
stall => memStoreData[16]~reg0.ENA
stall => memStoreData[17]~reg0.ENA
stall => memStoreData[18]~reg0.ENA
stall => memStoreData[19]~reg0.ENA
stall => memStoreData[20]~reg0.ENA
stall => memStoreData[21]~reg0.ENA
stall => memStoreData[22]~reg0.ENA
stall => memStoreData[23]~reg0.ENA
stall => memStoreData[24]~reg0.ENA
stall => memStoreData[25]~reg0.ENA
stall => memStoreData[26]~reg0.ENA
stall => memStoreData[27]~reg0.ENA
stall => memStoreData[28]~reg0.ENA
stall => memStoreData[29]~reg0.ENA
stall => memStoreData[30]~reg0.ENA
stall => memStoreData[31]~reg0.ENA
stall => s_savedPcReg[3].ENA
stall => s_savedPcReg[4].ENA
stall => s_savedPcReg[5].ENA
stall => s_savedPcReg[6].ENA
stall => s_savedPcReg[7].ENA
stall => s_savedPcReg[8].ENA
stall => s_savedPcReg[9].ENA
stall => s_savedPcReg[10].ENA
stall => s_savedPcReg[11].ENA
stall => s_savedPcReg[12].ENA
stall => s_savedPcReg[13].ENA
stall => s_savedPcReg[14].ENA
stall => s_savedPcReg[15].ENA
stall => s_savedPcReg[16].ENA
stall => s_savedPcReg[17].ENA
stall => s_savedPcReg[18].ENA
stall => s_savedPcReg[19].ENA
stall => s_savedPcReg[20].ENA
stall => s_savedPcReg[21].ENA
stall => s_savedPcReg[22].ENA
stall => s_savedPcReg[23].ENA
stall => s_savedPcReg[24].ENA
stall => s_savedPcReg[25].ENA
stall => s_savedPcReg[26].ENA
stall => s_savedPcReg[27].ENA
stall => s_savedPcReg[28].ENA
stall => s_savedPcReg[29].ENA
stall => s_savedPcReg[30].ENA
stall => s_savedPcReg[31].ENA
stall => s_jumpPcReg[3].ENA
stall => s_jumpPcReg[4].ENA
stall => s_jumpPcReg[5].ENA
stall => s_jumpPcReg[6].ENA
stall => s_jumpPcReg[7].ENA
stall => s_jumpPcReg[8].ENA
stall => s_jumpPcReg[9].ENA
stall => s_jumpPcReg[10].ENA
stall => s_jumpPcReg[11].ENA
stall => s_jumpPcReg[12].ENA
stall => s_jumpPcReg[13].ENA
stall => s_jumpPcReg[14].ENA
stall => s_jumpPcReg[15].ENA
stall => s_jumpPcReg[16].ENA
stall => s_jumpPcReg[17].ENA
stall => s_jumpPcReg[18].ENA
stall => s_jumpPcReg[19].ENA
stall => s_jumpPcReg[20].ENA
stall => s_jumpPcReg[21].ENA
stall => s_jumpPcReg[22].ENA
stall => s_jumpPcReg[23].ENA
stall => s_jumpPcReg[24].ENA
stall => s_jumpPcReg[25].ENA
stall => s_jumpPcReg[26].ENA
stall => s_jumpPcReg[27].ENA
stall => s_jumpPcReg[28].ENA
stall => s_jumpPcReg[29].ENA
stall => s_jumpPcReg[30].ENA
stall => s_jumpPcReg[31].ENA
stall => wbWriteIndex[1]~reg0.ENA
stall => wbWriteIndex[2]~reg0.ENA
stall => wbWriteIndex[3]~reg0.ENA
stall => wbWriteIndex[4]~reg0.ENA
doJump <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[2] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[3] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[4] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[5] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[6] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[7] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[8] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[9] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[10] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[11] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[12] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[13] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[14] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[15] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[16] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[17] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[18] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[19] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[20] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[21] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[22] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[23] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[24] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[25] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[26] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[27] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[28] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[29] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[30] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
jumpTarget[31] <= jumpTarget.DB_MAX_OUTPUT_PORT_TYPE
linkAddress[2] => s_linkAddress[2].DATAB
linkAddress[3] => s_linkAddress[3].DATAB
linkAddress[4] => s_linkAddress[4].DATAB
linkAddress[5] => s_linkAddress[5].DATAB
linkAddress[6] => s_linkAddress[6].DATAB
linkAddress[7] => s_linkAddress[7].DATAB
linkAddress[8] => s_linkAddress[8].DATAB
linkAddress[9] => s_linkAddress[9].DATAB
linkAddress[10] => s_linkAddress[10].DATAB
linkAddress[11] => s_linkAddress[11].DATAB
linkAddress[12] => s_linkAddress[12].DATAB
linkAddress[13] => s_linkAddress[13].DATAB
linkAddress[14] => s_linkAddress[14].DATAB
linkAddress[15] => s_linkAddress[15].DATAB
linkAddress[16] => s_linkAddress[16].DATAB
linkAddress[17] => s_linkAddress[17].DATAB
linkAddress[18] => s_linkAddress[18].DATAB
linkAddress[19] => s_linkAddress[19].DATAB
linkAddress[20] => s_linkAddress[20].DATAB
linkAddress[21] => s_linkAddress[21].DATAB
linkAddress[22] => s_linkAddress[22].DATAB
linkAddress[23] => s_linkAddress[23].DATAB
linkAddress[24] => s_linkAddress[24].DATAB
linkAddress[25] => s_linkAddress[25].DATAB
linkAddress[26] => s_linkAddress[26].DATAB
linkAddress[27] => s_linkAddress[27].DATAB
linkAddress[28] => s_linkAddress[28].DATAB
linkAddress[29] => s_linkAddress[29].DATAB
linkAddress[30] => s_linkAddress[30].DATAB
linkAddress[31] => s_linkAddress[31].DATAB
sprDataOut[0] <= s_opperantB[0].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[1] <= s_opperantB[1].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[2] <= s_opperantB[2].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[3] <= s_opperantB[3].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[4] <= s_opperantB[4].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[5] <= s_opperantB[5].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[6] <= s_opperantB[6].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[7] <= s_opperantB[7].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[8] <= s_opperantB[8].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[9] <= s_opperantB[9].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[10] <= s_opperantB[10].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[11] <= s_opperantB[11].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[12] <= s_opperantB[12].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[13] <= s_opperantB[13].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[14] <= s_opperantB[14].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[15] <= s_opperantB[15].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[16] <= s_opperantB[16].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[17] <= s_opperantB[17].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[18] <= s_opperantB[18].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[19] <= s_opperantB[19].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[20] <= s_opperantB[20].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[21] <= s_opperantB[21].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[22] <= s_opperantB[22].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[23] <= s_opperantB[23].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[24] <= s_opperantB[24].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[25] <= s_opperantB[25].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[26] <= s_opperantB[26].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[27] <= s_opperantB[27].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[28] <= s_opperantB[28].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[29] <= s_opperantB[29].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[30] <= s_opperantB[30].DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[31] <= s_opperantB[31].DB_MAX_OUTPUT_PORT_TYPE
sprIndex[0] <= logicUnit:logicU.result
sprIndex[1] <= logicUnit:logicU.result
sprIndex[2] <= logicUnit:logicU.result
sprIndex[3] <= logicUnit:logicU.result
sprIndex[4] <= logicUnit:logicU.result
sprIndex[5] <= logicUnit:logicU.result
sprIndex[6] <= logicUnit:logicU.result
sprIndex[7] <= logicUnit:logicU.result
sprIndex[8] <= logicUnit:logicU.result
sprIndex[9] <= logicUnit:logicU.result
sprIndex[10] <= logicUnit:logicU.result
sprIndex[11] <= logicUnit:logicU.result
sprIndex[12] <= logicUnit:logicU.result
sprIndex[13] <= logicUnit:logicU.result
sprIndex[14] <= logicUnit:logicU.result
sprIndex[15] <= logicUnit:logicU.result
sprWe <= sprWe.DB_MAX_OUTPUT_PORT_TYPE
sprDataIn[0] => s_writeDataNext[0].DATAB
sprDataIn[1] => s_writeDataNext[1].DATAB
sprDataIn[2] => s_writeDataNext[2].DATAB
sprDataIn[3] => s_writeDataNext[3].DATAB
sprDataIn[4] => s_writeDataNext[4].DATAB
sprDataIn[5] => s_writeDataNext[5].DATAB
sprDataIn[6] => s_writeDataNext[6].DATAB
sprDataIn[7] => s_writeDataNext[7].DATAB
sprDataIn[8] => s_writeDataNext[8].DATAB
sprDataIn[9] => s_writeDataNext[9].DATAB
sprDataIn[10] => s_writeDataNext[10].DATAB
sprDataIn[11] => s_writeDataNext[11].DATAB
sprDataIn[12] => s_writeDataNext[12].DATAB
sprDataIn[13] => s_writeDataNext[13].DATAB
sprDataIn[14] => s_writeDataNext[14].DATAB
sprDataIn[15] => s_writeDataNext[15].DATAB
sprDataIn[16] => s_writeDataNext[16].DATAB
sprDataIn[17] => s_writeDataNext[17].DATAB
sprDataIn[18] => s_writeDataNext[18].DATAB
sprDataIn[19] => s_writeDataNext[19].DATAB
sprDataIn[20] => s_writeDataNext[20].DATAB
sprDataIn[21] => s_writeDataNext[21].DATAB
sprDataIn[22] => s_writeDataNext[22].DATAB
sprDataIn[23] => s_writeDataNext[23].DATAB
sprDataIn[24] => s_writeDataNext[24].DATAB
sprDataIn[25] => s_writeDataNext[25].DATAB
sprDataIn[26] => s_writeDataNext[26].DATAB
sprDataIn[27] => s_writeDataNext[27].DATAB
sprDataIn[28] => s_writeDataNext[28].DATAB
sprDataIn[29] => s_writeDataNext[29].DATAB
sprDataIn[30] => s_writeDataNext[30].DATAB
sprDataIn[31] => s_writeDataNext[31].DATAB
exceptionVector[0] => ~NO_FANOUT~
exceptionVector[1] => ~NO_FANOUT~
exceptionVector[2] => jumpTarget.DATAB
exceptionVector[3] => jumpTarget.DATAB
exceptionVector[4] => jumpTarget.DATAB
exceptionVector[5] => jumpTarget.DATAB
exceptionVector[6] => jumpTarget.DATAB
exceptionVector[7] => jumpTarget.DATAB
exceptionVector[8] => jumpTarget.DATAB
exceptionVector[9] => jumpTarget.DATAB
exceptionVector[10] => jumpTarget.DATAB
exceptionVector[11] => jumpTarget.DATAB
exceptionVector[12] => jumpTarget.DATAB
exceptionVector[13] => jumpTarget.DATAB
exceptionVector[14] => jumpTarget.DATAB
exceptionVector[15] => jumpTarget.DATAB
exceptionVector[16] => jumpTarget.DATAB
exceptionVector[17] => jumpTarget.DATAB
exceptionVector[18] => jumpTarget.DATAB
exceptionVector[19] => jumpTarget.DATAB
exceptionVector[20] => jumpTarget.DATAB
exceptionVector[21] => jumpTarget.DATAB
exceptionVector[22] => jumpTarget.DATAB
exceptionVector[23] => jumpTarget.DATAB
exceptionVector[24] => jumpTarget.DATAB
exceptionVector[25] => jumpTarget.DATAB
exceptionVector[26] => jumpTarget.DATAB
exceptionVector[27] => jumpTarget.DATAB
exceptionVector[28] => jumpTarget.DATAB
exceptionVector[29] => jumpTarget.DATAB
exceptionVector[30] => jumpTarget.DATAB
exceptionVector[31] => jumpTarget.DATAB
exceptionPrefix <= s_exceptionPrefixReg.DB_MAX_OUTPUT_PORT_TYPE
decProgramCounter[2] => comb.DATAB
decProgramCounter[3] => comb.DATAB
decProgramCounter[4] => comb.DATAB
decProgramCounter[5] => comb.DATAB
decProgramCounter[6] => comb.DATAB
decProgramCounter[7] => comb.DATAB
decProgramCounter[8] => comb.DATAB
decProgramCounter[9] => comb.DATAB
decProgramCounter[10] => comb.DATAB
decProgramCounter[11] => comb.DATAB
decProgramCounter[12] => comb.DATAB
decProgramCounter[13] => comb.DATAB
decProgramCounter[14] => comb.DATAB
decProgramCounter[15] => comb.DATAB
decProgramCounter[16] => comb.DATAB
decProgramCounter[17] => comb.DATAB
decProgramCounter[18] => comb.DATAB
decProgramCounter[19] => comb.DATAB
decProgramCounter[20] => comb.DATAB
decProgramCounter[21] => comb.DATAB
decProgramCounter[22] => comb.DATAB
decProgramCounter[23] => comb.DATAB
decProgramCounter[24] => comb.DATAB
decProgramCounter[25] => comb.DATAB
decProgramCounter[26] => comb.DATAB
decProgramCounter[27] => comb.DATAB
decProgramCounter[28] => comb.DATAB
decProgramCounter[29] => comb.DATAB
decProgramCounter[30] => comb.DATAB
decProgramCounter[31] => comb.DATAB
exeProgramCounter[2] => comb.DATAA
exeProgramCounter[2] => s_jumpPcReg[2].DATAIN
exeProgramCounter[3] => comb.DATAA
exeProgramCounter[3] => s_jumpPcReg[3].DATAIN
exeProgramCounter[4] => comb.DATAA
exeProgramCounter[4] => s_jumpPcReg[4].DATAIN
exeProgramCounter[5] => comb.DATAA
exeProgramCounter[5] => s_jumpPcReg[5].DATAIN
exeProgramCounter[6] => comb.DATAA
exeProgramCounter[6] => s_jumpPcReg[6].DATAIN
exeProgramCounter[7] => comb.DATAA
exeProgramCounter[7] => s_jumpPcReg[7].DATAIN
exeProgramCounter[8] => comb.DATAA
exeProgramCounter[8] => s_jumpPcReg[8].DATAIN
exeProgramCounter[9] => comb.DATAA
exeProgramCounter[9] => s_jumpPcReg[9].DATAIN
exeProgramCounter[10] => comb.DATAA
exeProgramCounter[10] => s_jumpPcReg[10].DATAIN
exeProgramCounter[11] => comb.DATAA
exeProgramCounter[11] => s_jumpPcReg[11].DATAIN
exeProgramCounter[12] => comb.DATAA
exeProgramCounter[12] => s_jumpPcReg[12].DATAIN
exeProgramCounter[13] => comb.DATAA
exeProgramCounter[13] => s_jumpPcReg[13].DATAIN
exeProgramCounter[14] => comb.DATAA
exeProgramCounter[14] => s_jumpPcReg[14].DATAIN
exeProgramCounter[15] => comb.DATAA
exeProgramCounter[15] => s_jumpPcReg[15].DATAIN
exeProgramCounter[16] => comb.DATAA
exeProgramCounter[16] => s_jumpPcReg[16].DATAIN
exeProgramCounter[17] => comb.DATAA
exeProgramCounter[17] => s_jumpPcReg[17].DATAIN
exeProgramCounter[18] => comb.DATAA
exeProgramCounter[18] => s_jumpPcReg[18].DATAIN
exeProgramCounter[19] => comb.DATAA
exeProgramCounter[19] => s_jumpPcReg[19].DATAIN
exeProgramCounter[20] => comb.DATAA
exeProgramCounter[20] => s_jumpPcReg[20].DATAIN
exeProgramCounter[21] => comb.DATAA
exeProgramCounter[21] => s_jumpPcReg[21].DATAIN
exeProgramCounter[22] => comb.DATAA
exeProgramCounter[22] => s_jumpPcReg[22].DATAIN
exeProgramCounter[23] => comb.DATAA
exeProgramCounter[23] => s_jumpPcReg[23].DATAIN
exeProgramCounter[24] => comb.DATAA
exeProgramCounter[24] => s_jumpPcReg[24].DATAIN
exeProgramCounter[25] => comb.DATAA
exeProgramCounter[25] => s_jumpPcReg[25].DATAIN
exeProgramCounter[26] => comb.DATAA
exeProgramCounter[26] => s_jumpPcReg[26].DATAIN
exeProgramCounter[27] => comb.DATAA
exeProgramCounter[27] => s_jumpPcReg[27].DATAIN
exeProgramCounter[28] => comb.DATAA
exeProgramCounter[28] => s_jumpPcReg[28].DATAIN
exeProgramCounter[29] => comb.DATAA
exeProgramCounter[29] => s_jumpPcReg[29].DATAIN
exeProgramCounter[30] => comb.DATAA
exeProgramCounter[30] => s_jumpPcReg[30].DATAIN
exeProgramCounter[31] => comb.DATAA
exeProgramCounter[31] => s_jumpPcReg[31].DATAIN
exePortADataIn[0] => Mux31.IN0
exePortADataIn[1] => Mux30.IN0
exePortADataIn[2] => Mux29.IN0
exePortADataIn[3] => Mux28.IN0
exePortADataIn[4] => Mux27.IN0
exePortADataIn[5] => Mux26.IN0
exePortADataIn[6] => Mux25.IN0
exePortADataIn[7] => Mux24.IN0
exePortADataIn[8] => Mux23.IN0
exePortADataIn[9] => Mux22.IN0
exePortADataIn[10] => Mux21.IN0
exePortADataIn[11] => Mux20.IN0
exePortADataIn[12] => Mux19.IN0
exePortADataIn[13] => Mux18.IN0
exePortADataIn[14] => Mux17.IN0
exePortADataIn[15] => Mux16.IN0
exePortADataIn[16] => Mux15.IN0
exePortADataIn[17] => Mux14.IN0
exePortADataIn[18] => Mux13.IN0
exePortADataIn[19] => Mux12.IN0
exePortADataIn[20] => Mux11.IN0
exePortADataIn[21] => Mux10.IN0
exePortADataIn[22] => Mux9.IN0
exePortADataIn[23] => Mux8.IN0
exePortADataIn[24] => Mux7.IN0
exePortADataIn[25] => Mux6.IN0
exePortADataIn[26] => Mux5.IN0
exePortADataIn[27] => Mux4.IN0
exePortADataIn[28] => Mux3.IN0
exePortADataIn[29] => Mux2.IN0
exePortADataIn[30] => Mux1.IN0
exePortADataIn[31] => Mux0.IN0
exePortBDataIn[0] => Mux63.IN0
exePortBDataIn[1] => Mux62.IN0
exePortBDataIn[2] => Mux61.IN0
exePortBDataIn[3] => Mux60.IN0
exePortBDataIn[4] => Mux59.IN0
exePortBDataIn[5] => Mux58.IN0
exePortBDataIn[6] => Mux57.IN0
exePortBDataIn[7] => Mux56.IN0
exePortBDataIn[8] => Mux55.IN0
exePortBDataIn[9] => Mux54.IN0
exePortBDataIn[10] => Mux53.IN0
exePortBDataIn[11] => Mux52.IN0
exePortBDataIn[12] => Mux51.IN0
exePortBDataIn[13] => Mux50.IN0
exePortBDataIn[14] => Mux49.IN0
exePortBDataIn[15] => Mux48.IN0
exePortBDataIn[16] => Mux47.IN0
exePortBDataIn[17] => Mux46.IN0
exePortBDataIn[18] => Mux45.IN0
exePortBDataIn[19] => Mux44.IN0
exePortBDataIn[20] => Mux43.IN0
exePortBDataIn[21] => Mux42.IN0
exePortBDataIn[22] => Mux41.IN0
exePortBDataIn[23] => Mux40.IN0
exePortBDataIn[24] => Mux39.IN0
exePortBDataIn[25] => Mux38.IN0
exePortBDataIn[26] => Mux37.IN0
exePortBDataIn[27] => Mux36.IN0
exePortBDataIn[28] => Mux35.IN0
exePortBDataIn[29] => Mux34.IN0
exePortBDataIn[30] => Mux33.IN0
exePortBDataIn[31] => Mux32.IN0
exeAdderCntrlIn[0] => exeAdderCntrlIn[0].IN1
exeAdderCntrlIn[1] => exeAdderCntrlIn[1].IN1
exeJumpMode[0] => Mux64.IN5
exeJumpMode[0] => comb.IN0
exeJumpMode[1] => Mux64.IN4
exeJumpMode[1] => comb.IN1
memStoreModeIn[0] => memStoreMode.DATAB
memStoreModeIn[0] => Equal2.IN3
memStoreModeIn[0] => Equal3.IN3
memStoreModeIn[0] => Equal6.IN1
memStoreModeIn[0] => Equal8.IN1
memStoreModeIn[1] => memStoreMode.DATAB
memStoreModeIn[1] => Equal2.IN2
memStoreModeIn[1] => Equal3.IN2
memStoreModeIn[1] => Equal6.IN0
memStoreModeIn[1] => Equal8.IN0
exeSprControl[0] => s_writeDataNext[31].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[30].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[29].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[28].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[27].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[26].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[25].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[24].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[23].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[22].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[21].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[20].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[19].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[18].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[17].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[16].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[15].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[14].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[13].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[12].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[11].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[10].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[9].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[8].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[7].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[6].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[5].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[4].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[3].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[2].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[1].OUTPUTSELECT
exeSprControl[0] => s_writeDataNext[0].OUTPUTSELECT
exeSprControl[0] => Equal5.IN1
exeSprControl[1] => sprWe.IN1
exeSprControl[1] => Equal5.IN0
exeLogicCntrl[0] => exeLogicCntrl[0].IN1
exeLogicCntrl[1] => exeLogicCntrl[1].IN1
exeLogicCntrl[2] => exeLogicCntrl[2].IN1
exeShiftCntrl[0] => exeShiftCntrl[0].IN1
exeShiftCntrl[1] => exeShiftCntrl[1].IN1
exeShiftCntrl[2] => exeShiftCntrl[2].IN1
exeExcepMode[0] => s_isException.IN1
exeExcepMode[0] => Equal0.IN1
exeExcepMode[0] => Equal1.IN2
exeExcepMode[1] => comb.IN0
exeExcepMode[1] => Equal0.IN2
exeExcepMode[1] => Equal1.IN1
exeExcepMode[2] => comb.IN1
exeExcepMode[2] => Equal0.IN0
exeExcepMode[2] => Equal1.IN0
memLoadModeIn[0] => memLoadMode.DATAB
memLoadModeIn[0] => Equal7.IN2
memLoadModeIn[0] => Equal9.IN2
memLoadModeIn[1] => memLoadMode.DATAB
memLoadModeIn[1] => Equal7.IN1
memLoadModeIn[1] => Equal9.IN1
memLoadModeIn[2] => memLoadMode.DATAB
memLoadModeIn[2] => Equal7.IN0
memLoadModeIn[2] => Equal9.IN0
exeFlagMode[0] => exeFlagMode[0].IN1
exeFlagMode[1] => exeFlagMode[1].IN1
exeFlagMode[2] => exeFlagMode[2].IN1
exeFlagMode[3] => exeFlagMode[3].IN1
wbWriteIndexIn[0] => wbWriteIndex[0]~reg0.DATAIN
wbWriteIndexIn[1] => wbWriteIndex[1]~reg0.DATAIN
wbWriteIndexIn[2] => wbWriteIndex[2]~reg0.DATAIN
wbWriteIndexIn[3] => wbWriteIndex[3]~reg0.DATAIN
wbWriteIndexIn[4] => wbWriteIndex[4]~reg0.DATAIN
exeImmediate[0] => comb.DATAA
exeImmediate[0] => s_adderOperantB.DATAA
exeImmediate[1] => comb.DATAA
exeImmediate[1] => s_adderOperantB.DATAA
exeImmediate[2] => comb.DATAA
exeImmediate[2] => s_adderOperantB.DATAA
exeImmediate[3] => comb.DATAA
exeImmediate[3] => s_adderOperantB.DATAA
exeImmediate[4] => comb.DATAA
exeImmediate[4] => s_adderOperantB.DATAA
exeImmediate[5] => comb.DATAA
exeImmediate[5] => s_adderOperantB.DATAA
exeImmediate[6] => comb.DATAA
exeImmediate[6] => s_adderOperantB.DATAA
exeImmediate[7] => comb.DATAA
exeImmediate[7] => s_adderOperantB.DATAA
exeImmediate[8] => comb.DATAA
exeImmediate[8] => s_adderOperantB.DATAA
exeImmediate[9] => comb.DATAA
exeImmediate[9] => s_adderOperantB.DATAA
exeImmediate[10] => comb.DATAA
exeImmediate[10] => s_adderOperantB.DATAA
exeImmediate[11] => comb.DATAA
exeImmediate[11] => s_adderOperantB.DATAA
exeImmediate[12] => comb.DATAA
exeImmediate[12] => s_adderOperantB.DATAA
exeImmediate[13] => comb.DATAA
exeImmediate[13] => s_adderOperantB.DATAA
exeImmediate[14] => comb.DATAA
exeImmediate[14] => s_adderOperantB.DATAA
exeImmediate[15] => comb.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeImmediate[15] => s_adderOperantB.DATAA
exeUpdateFlags => s_carryNext.OUTPUTSELECT
exeLink => s_linkAddress[31].OUTPUTSELECT
exeLink => s_linkAddress[30].OUTPUTSELECT
exeLink => s_linkAddress[29].OUTPUTSELECT
exeLink => s_linkAddress[28].OUTPUTSELECT
exeLink => s_linkAddress[27].OUTPUTSELECT
exeLink => s_linkAddress[26].OUTPUTSELECT
exeLink => s_linkAddress[25].OUTPUTSELECT
exeLink => s_linkAddress[24].OUTPUTSELECT
exeLink => s_linkAddress[23].OUTPUTSELECT
exeLink => s_linkAddress[22].OUTPUTSELECT
exeLink => s_linkAddress[21].OUTPUTSELECT
exeLink => s_linkAddress[20].OUTPUTSELECT
exeLink => s_linkAddress[19].OUTPUTSELECT
exeLink => s_linkAddress[18].OUTPUTSELECT
exeLink => s_linkAddress[17].OUTPUTSELECT
exeLink => s_linkAddress[16].OUTPUTSELECT
exeLink => s_linkAddress[15].OUTPUTSELECT
exeLink => s_linkAddress[14].OUTPUTSELECT
exeLink => s_linkAddress[13].OUTPUTSELECT
exeLink => s_linkAddress[12].OUTPUTSELECT
exeLink => s_linkAddress[11].OUTPUTSELECT
exeLink => s_linkAddress[10].OUTPUTSELECT
exeLink => s_linkAddress[9].OUTPUTSELECT
exeLink => s_linkAddress[8].OUTPUTSELECT
exeLink => s_linkAddress[7].OUTPUTSELECT
exeLink => s_linkAddress[6].OUTPUTSELECT
exeLink => s_linkAddress[5].OUTPUTSELECT
exeLink => s_linkAddress[4].OUTPUTSELECT
exeLink => s_linkAddress[3].OUTPUTSELECT
exeLink => s_linkAddress[2].OUTPUTSELECT
exeLink => s_writeDataNext.IN1
exeSoftReset => doJump.IN1
exeSoftReset => comb.IN1
exeSoftReset => s_delaySlotNext.IN1
exeRfe => doJump.IN1
exeRfe => doJump.IN1
exeRfe => doJump.IN1
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => jumpTarget.OUTPUTSELECT
exeRfe => s_flagNext.OUTPUTSELECT
exeRfe => s_carryNext.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeCustom => s_customResult.OUTPUTSELECT
exeMult => exeMult.IN1
wbWriteEnableIn => wbWriteEnable.DATAB
exeForwardCntrlA[0] => Mux0.IN2
exeForwardCntrlA[0] => Mux1.IN2
exeForwardCntrlA[0] => Mux2.IN2
exeForwardCntrlA[0] => Mux3.IN2
exeForwardCntrlA[0] => Mux4.IN2
exeForwardCntrlA[0] => Mux5.IN2
exeForwardCntrlA[0] => Mux6.IN2
exeForwardCntrlA[0] => Mux7.IN2
exeForwardCntrlA[0] => Mux8.IN2
exeForwardCntrlA[0] => Mux9.IN2
exeForwardCntrlA[0] => Mux10.IN2
exeForwardCntrlA[0] => Mux11.IN2
exeForwardCntrlA[0] => Mux12.IN2
exeForwardCntrlA[0] => Mux13.IN2
exeForwardCntrlA[0] => Mux14.IN2
exeForwardCntrlA[0] => Mux15.IN2
exeForwardCntrlA[0] => Mux16.IN2
exeForwardCntrlA[0] => Mux17.IN2
exeForwardCntrlA[0] => Mux18.IN2
exeForwardCntrlA[0] => Mux19.IN2
exeForwardCntrlA[0] => Mux20.IN2
exeForwardCntrlA[0] => Mux21.IN2
exeForwardCntrlA[0] => Mux22.IN2
exeForwardCntrlA[0] => Mux23.IN2
exeForwardCntrlA[0] => Mux24.IN2
exeForwardCntrlA[0] => Mux25.IN2
exeForwardCntrlA[0] => Mux26.IN2
exeForwardCntrlA[0] => Mux27.IN2
exeForwardCntrlA[0] => Mux28.IN2
exeForwardCntrlA[0] => Mux29.IN2
exeForwardCntrlA[0] => Mux30.IN2
exeForwardCntrlA[0] => Mux31.IN2
exeForwardCntrlA[1] => Mux0.IN1
exeForwardCntrlA[1] => Mux1.IN1
exeForwardCntrlA[1] => Mux2.IN1
exeForwardCntrlA[1] => Mux3.IN1
exeForwardCntrlA[1] => Mux4.IN1
exeForwardCntrlA[1] => Mux5.IN1
exeForwardCntrlA[1] => Mux6.IN1
exeForwardCntrlA[1] => Mux7.IN1
exeForwardCntrlA[1] => Mux8.IN1
exeForwardCntrlA[1] => Mux9.IN1
exeForwardCntrlA[1] => Mux10.IN1
exeForwardCntrlA[1] => Mux11.IN1
exeForwardCntrlA[1] => Mux12.IN1
exeForwardCntrlA[1] => Mux13.IN1
exeForwardCntrlA[1] => Mux14.IN1
exeForwardCntrlA[1] => Mux15.IN1
exeForwardCntrlA[1] => Mux16.IN1
exeForwardCntrlA[1] => Mux17.IN1
exeForwardCntrlA[1] => Mux18.IN1
exeForwardCntrlA[1] => Mux19.IN1
exeForwardCntrlA[1] => Mux20.IN1
exeForwardCntrlA[1] => Mux21.IN1
exeForwardCntrlA[1] => Mux22.IN1
exeForwardCntrlA[1] => Mux23.IN1
exeForwardCntrlA[1] => Mux24.IN1
exeForwardCntrlA[1] => Mux25.IN1
exeForwardCntrlA[1] => Mux26.IN1
exeForwardCntrlA[1] => Mux27.IN1
exeForwardCntrlA[1] => Mux28.IN1
exeForwardCntrlA[1] => Mux29.IN1
exeForwardCntrlA[1] => Mux30.IN1
exeForwardCntrlA[1] => Mux31.IN1
exeForwardCntrlB[0] => Mux32.IN2
exeForwardCntrlB[0] => Mux33.IN2
exeForwardCntrlB[0] => Mux34.IN2
exeForwardCntrlB[0] => Mux35.IN2
exeForwardCntrlB[0] => Mux36.IN2
exeForwardCntrlB[0] => Mux37.IN2
exeForwardCntrlB[0] => Mux38.IN2
exeForwardCntrlB[0] => Mux39.IN2
exeForwardCntrlB[0] => Mux40.IN2
exeForwardCntrlB[0] => Mux41.IN2
exeForwardCntrlB[0] => Mux42.IN2
exeForwardCntrlB[0] => Mux43.IN2
exeForwardCntrlB[0] => Mux44.IN2
exeForwardCntrlB[0] => Mux45.IN2
exeForwardCntrlB[0] => Mux46.IN2
exeForwardCntrlB[0] => Mux47.IN2
exeForwardCntrlB[0] => Mux48.IN2
exeForwardCntrlB[0] => Mux49.IN2
exeForwardCntrlB[0] => Mux50.IN2
exeForwardCntrlB[0] => Mux51.IN2
exeForwardCntrlB[0] => Mux52.IN2
exeForwardCntrlB[0] => Mux53.IN2
exeForwardCntrlB[0] => Mux54.IN2
exeForwardCntrlB[0] => Mux55.IN2
exeForwardCntrlB[0] => Mux56.IN2
exeForwardCntrlB[0] => Mux57.IN2
exeForwardCntrlB[0] => Mux58.IN2
exeForwardCntrlB[0] => Mux59.IN2
exeForwardCntrlB[0] => Mux60.IN2
exeForwardCntrlB[0] => Mux61.IN2
exeForwardCntrlB[0] => Mux62.IN2
exeForwardCntrlB[0] => Mux63.IN2
exeForwardCntrlB[1] => Mux32.IN1
exeForwardCntrlB[1] => Mux33.IN1
exeForwardCntrlB[1] => Mux34.IN1
exeForwardCntrlB[1] => Mux35.IN1
exeForwardCntrlB[1] => Mux36.IN1
exeForwardCntrlB[1] => Mux37.IN1
exeForwardCntrlB[1] => Mux38.IN1
exeForwardCntrlB[1] => Mux39.IN1
exeForwardCntrlB[1] => Mux40.IN1
exeForwardCntrlB[1] => Mux41.IN1
exeForwardCntrlB[1] => Mux42.IN1
exeForwardCntrlB[1] => Mux43.IN1
exeForwardCntrlB[1] => Mux44.IN1
exeForwardCntrlB[1] => Mux45.IN1
exeForwardCntrlB[1] => Mux46.IN1
exeForwardCntrlB[1] => Mux47.IN1
exeForwardCntrlB[1] => Mux48.IN1
exeForwardCntrlB[1] => Mux49.IN1
exeForwardCntrlB[1] => Mux50.IN1
exeForwardCntrlB[1] => Mux51.IN1
exeForwardCntrlB[1] => Mux52.IN1
exeForwardCntrlB[1] => Mux53.IN1
exeForwardCntrlB[1] => Mux54.IN1
exeForwardCntrlB[1] => Mux55.IN1
exeForwardCntrlB[1] => Mux56.IN1
exeForwardCntrlB[1] => Mux57.IN1
exeForwardCntrlB[1] => Mux58.IN1
exeForwardCntrlB[1] => Mux59.IN1
exeForwardCntrlB[1] => Mux60.IN1
exeForwardCntrlB[1] => Mux61.IN1
exeForwardCntrlB[1] => Mux62.IN1
exeForwardCntrlB[1] => Mux63.IN1
exeWbData[0] => Mux31.IN3
exeWbData[0] => Mux63.IN3
exeWbData[1] => Mux30.IN3
exeWbData[1] => Mux62.IN3
exeWbData[2] => Mux29.IN3
exeWbData[2] => Mux61.IN3
exeWbData[3] => Mux28.IN3
exeWbData[3] => Mux60.IN3
exeWbData[4] => Mux27.IN3
exeWbData[4] => Mux59.IN3
exeWbData[5] => Mux26.IN3
exeWbData[5] => Mux58.IN3
exeWbData[6] => Mux25.IN3
exeWbData[6] => Mux57.IN3
exeWbData[7] => Mux24.IN3
exeWbData[7] => Mux56.IN3
exeWbData[8] => Mux23.IN3
exeWbData[8] => Mux55.IN3
exeWbData[9] => Mux22.IN3
exeWbData[9] => Mux54.IN3
exeWbData[10] => Mux21.IN3
exeWbData[10] => Mux53.IN3
exeWbData[11] => Mux20.IN3
exeWbData[11] => Mux52.IN3
exeWbData[12] => Mux19.IN3
exeWbData[12] => Mux51.IN3
exeWbData[13] => Mux18.IN3
exeWbData[13] => Mux50.IN3
exeWbData[14] => Mux17.IN3
exeWbData[14] => Mux49.IN3
exeWbData[15] => Mux16.IN3
exeWbData[15] => Mux48.IN3
exeWbData[16] => Mux15.IN3
exeWbData[16] => Mux47.IN3
exeWbData[17] => Mux14.IN3
exeWbData[17] => Mux46.IN3
exeWbData[18] => Mux13.IN3
exeWbData[18] => Mux45.IN3
exeWbData[19] => Mux12.IN3
exeWbData[19] => Mux44.IN3
exeWbData[20] => Mux11.IN3
exeWbData[20] => Mux43.IN3
exeWbData[21] => Mux10.IN3
exeWbData[21] => Mux42.IN3
exeWbData[22] => Mux9.IN3
exeWbData[22] => Mux41.IN3
exeWbData[23] => Mux8.IN3
exeWbData[23] => Mux40.IN3
exeWbData[24] => Mux7.IN3
exeWbData[24] => Mux39.IN3
exeWbData[25] => Mux6.IN3
exeWbData[25] => Mux38.IN3
exeWbData[26] => Mux5.IN3
exeWbData[26] => Mux37.IN3
exeWbData[27] => Mux4.IN3
exeWbData[27] => Mux36.IN3
exeWbData[28] => Mux3.IN3
exeWbData[28] => Mux35.IN3
exeWbData[29] => Mux2.IN3
exeWbData[29] => Mux34.IN3
exeWbData[30] => Mux1.IN3
exeWbData[30] => Mux33.IN3
exeWbData[31] => Mux0.IN3
exeWbData[31] => Mux32.IN3
memWbData[0] => Mux31.IN4
memWbData[0] => Mux63.IN4
memWbData[1] => Mux30.IN4
memWbData[1] => Mux62.IN4
memWbData[2] => Mux29.IN4
memWbData[2] => Mux61.IN4
memWbData[3] => Mux28.IN4
memWbData[3] => Mux60.IN4
memWbData[4] => Mux27.IN4
memWbData[4] => Mux59.IN4
memWbData[5] => Mux26.IN4
memWbData[5] => Mux58.IN4
memWbData[6] => Mux25.IN4
memWbData[6] => Mux57.IN4
memWbData[7] => Mux24.IN4
memWbData[7] => Mux56.IN4
memWbData[8] => Mux23.IN4
memWbData[8] => Mux55.IN4
memWbData[9] => Mux22.IN4
memWbData[9] => Mux54.IN4
memWbData[10] => Mux21.IN4
memWbData[10] => Mux53.IN4
memWbData[11] => Mux20.IN4
memWbData[11] => Mux52.IN4
memWbData[12] => Mux19.IN4
memWbData[12] => Mux51.IN4
memWbData[13] => Mux18.IN4
memWbData[13] => Mux50.IN4
memWbData[14] => Mux17.IN4
memWbData[14] => Mux49.IN4
memWbData[15] => Mux16.IN4
memWbData[15] => Mux48.IN4
memWbData[16] => Mux15.IN4
memWbData[16] => Mux47.IN4
memWbData[17] => Mux14.IN4
memWbData[17] => Mux46.IN4
memWbData[18] => Mux13.IN4
memWbData[18] => Mux45.IN4
memWbData[19] => Mux12.IN4
memWbData[19] => Mux44.IN4
memWbData[20] => Mux11.IN4
memWbData[20] => Mux43.IN4
memWbData[21] => Mux10.IN4
memWbData[21] => Mux42.IN4
memWbData[22] => Mux9.IN4
memWbData[22] => Mux41.IN4
memWbData[23] => Mux8.IN4
memWbData[23] => Mux40.IN4
memWbData[24] => Mux7.IN4
memWbData[24] => Mux39.IN4
memWbData[25] => Mux6.IN4
memWbData[25] => Mux38.IN4
memWbData[26] => Mux5.IN4
memWbData[26] => Mux37.IN4
memWbData[27] => Mux4.IN4
memWbData[27] => Mux36.IN4
memWbData[28] => Mux3.IN4
memWbData[28] => Mux35.IN4
memWbData[29] => Mux2.IN4
memWbData[29] => Mux34.IN4
memWbData[30] => Mux1.IN4
memWbData[30] => Mux33.IN4
memWbData[31] => Mux0.IN4
memWbData[31] => Mux32.IN4
wbWbData[0] => Mux31.IN5
wbWbData[0] => Mux63.IN5
wbWbData[1] => Mux30.IN5
wbWbData[1] => Mux62.IN5
wbWbData[2] => Mux29.IN5
wbWbData[2] => Mux61.IN5
wbWbData[3] => Mux28.IN5
wbWbData[3] => Mux60.IN5
wbWbData[4] => Mux27.IN5
wbWbData[4] => Mux59.IN5
wbWbData[5] => Mux26.IN5
wbWbData[5] => Mux58.IN5
wbWbData[6] => Mux25.IN5
wbWbData[6] => Mux57.IN5
wbWbData[7] => Mux24.IN5
wbWbData[7] => Mux56.IN5
wbWbData[8] => Mux23.IN5
wbWbData[8] => Mux55.IN5
wbWbData[9] => Mux22.IN5
wbWbData[9] => Mux54.IN5
wbWbData[10] => Mux21.IN5
wbWbData[10] => Mux53.IN5
wbWbData[11] => Mux20.IN5
wbWbData[11] => Mux52.IN5
wbWbData[12] => Mux19.IN5
wbWbData[12] => Mux51.IN5
wbWbData[13] => Mux18.IN5
wbWbData[13] => Mux50.IN5
wbWbData[14] => Mux17.IN5
wbWbData[14] => Mux49.IN5
wbWbData[15] => Mux16.IN5
wbWbData[15] => Mux48.IN5
wbWbData[16] => Mux15.IN5
wbWbData[16] => Mux47.IN5
wbWbData[17] => Mux14.IN5
wbWbData[17] => Mux46.IN5
wbWbData[18] => Mux13.IN5
wbWbData[18] => Mux45.IN5
wbWbData[19] => Mux12.IN5
wbWbData[19] => Mux44.IN5
wbWbData[20] => Mux11.IN5
wbWbData[20] => Mux43.IN5
wbWbData[21] => Mux10.IN5
wbWbData[21] => Mux42.IN5
wbWbData[22] => Mux9.IN5
wbWbData[22] => Mux41.IN5
wbWbData[23] => Mux8.IN5
wbWbData[23] => Mux40.IN5
wbWbData[24] => Mux7.IN5
wbWbData[24] => Mux39.IN5
wbWbData[25] => Mux6.IN5
wbWbData[25] => Mux38.IN5
wbWbData[26] => Mux5.IN5
wbWbData[26] => Mux37.IN5
wbWbData[27] => Mux4.IN5
wbWbData[27] => Mux36.IN5
wbWbData[28] => Mux3.IN5
wbWbData[28] => Mux35.IN5
wbWbData[29] => Mux2.IN5
wbWbData[29] => Mux34.IN5
wbWbData[30] => Mux1.IN5
wbWbData[30] => Mux33.IN5
wbWbData[31] => Mux0.IN5
wbWbData[31] => Mux32.IN5
memStoreMode[0] <= memStoreMode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreMode[1] <= memStoreMode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memLoadMode[0] <= memLoadMode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memLoadMode[1] <= memLoadMode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memLoadMode[2] <= memLoadMode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[0] <= memStoreData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[1] <= memStoreData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[2] <= memStoreData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[3] <= memStoreData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[4] <= memStoreData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[5] <= memStoreData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[6] <= memStoreData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[7] <= memStoreData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[8] <= memStoreData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[9] <= memStoreData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[10] <= memStoreData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[11] <= memStoreData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[12] <= memStoreData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[13] <= memStoreData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[14] <= memStoreData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[15] <= memStoreData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[16] <= memStoreData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[17] <= memStoreData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[18] <= memStoreData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[19] <= memStoreData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[20] <= memStoreData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[21] <= memStoreData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[22] <= memStoreData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[23] <= memStoreData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[24] <= memStoreData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[25] <= memStoreData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[26] <= memStoreData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[27] <= memStoreData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[28] <= memStoreData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[29] <= memStoreData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[30] <= memStoreData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memStoreData[31] <= memStoreData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[0] <= wbWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[1] <= wbWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[2] <= wbWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[3] <= wbWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[4] <= wbWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[5] <= wbWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[6] <= wbWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[7] <= wbWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[8] <= wbWriteData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[9] <= wbWriteData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[10] <= wbWriteData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[11] <= wbWriteData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[12] <= wbWriteData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[13] <= wbWriteData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[14] <= wbWriteData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[15] <= wbWriteData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[16] <= wbWriteData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[17] <= wbWriteData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[18] <= wbWriteData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[19] <= wbWriteData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[20] <= wbWriteData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[21] <= wbWriteData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[22] <= wbWriteData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[23] <= wbWriteData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[24] <= wbWriteData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[25] <= wbWriteData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[26] <= wbWriteData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[27] <= wbWriteData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[28] <= wbWriteData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[29] <= wbWriteData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[30] <= wbWriteData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[31] <= wbWriteData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[0] <= wbWriteIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[1] <= wbWriteIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[2] <= wbWriteIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[3] <= wbWriteIndex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[4] <= wbWriteIndex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteEnable <= wbWriteEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[0] <= s_opperantA[0].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[1] <= s_opperantA[1].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[2] <= s_opperantA[2].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[3] <= s_opperantA[3].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[4] <= s_opperantA[4].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[5] <= s_opperantA[5].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[6] <= s_opperantA[6].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[7] <= s_opperantA[7].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[8] <= s_opperantA[8].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[9] <= s_opperantA[9].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[10] <= s_opperantA[10].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[11] <= s_opperantA[11].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[12] <= s_opperantA[12].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[13] <= s_opperantA[13].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[14] <= s_opperantA[14].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[15] <= s_opperantA[15].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[16] <= s_opperantA[16].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[17] <= s_opperantA[17].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[18] <= s_opperantA[18].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[19] <= s_opperantA[19].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[20] <= s_opperantA[20].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[21] <= s_opperantA[21].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[22] <= s_opperantA[22].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[23] <= s_opperantA[23].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[24] <= s_opperantA[24].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[25] <= s_opperantA[25].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[26] <= s_opperantA[26].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[27] <= s_opperantA[27].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[28] <= s_opperantA[28].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[29] <= s_opperantA[29].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[30] <= s_opperantA[30].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataA[31] <= s_opperantA[31].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[0] <= s_opperantB[0].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[1] <= s_opperantB[1].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[2] <= s_opperantB[2].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[3] <= s_opperantB[3].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[4] <= s_opperantB[4].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[5] <= s_opperantB[5].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[6] <= s_opperantB[6].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[7] <= s_opperantB[7].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[8] <= s_opperantB[8].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[9] <= s_opperantB[9].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[10] <= s_opperantB[10].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[11] <= s_opperantB[11].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[12] <= s_opperantB[12].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[13] <= s_opperantB[13].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[14] <= s_opperantB[14].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[15] <= s_opperantB[15].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[16] <= s_opperantB[16].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[17] <= s_opperantB[17].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[18] <= s_opperantB[18].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[19] <= s_opperantB[19].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[20] <= s_opperantB[20].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[21] <= s_opperantB[21].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[22] <= s_opperantB[22].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[23] <= s_opperantB[23].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[24] <= s_opperantB[24].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[25] <= s_opperantB[25].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[26] <= s_opperantB[26].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[27] <= s_opperantB[27].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[28] <= s_opperantB[28].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[29] <= s_opperantB[29].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[30] <= s_opperantB[30].DB_MAX_OUTPUT_PORT_TYPE
customInstructionDataB[31] <= s_opperantB[31].DB_MAX_OUTPUT_PORT_TYPE
customInstructionResult[0] => s_customResult.DATAB
customInstructionResult[0] => s_savedCiDataReg[0].DATAIN
customInstructionResult[1] => s_customResult.DATAB
customInstructionResult[1] => s_savedCiDataReg[1].DATAIN
customInstructionResult[2] => s_customResult.DATAB
customInstructionResult[2] => s_savedCiDataReg[2].DATAIN
customInstructionResult[3] => s_customResult.DATAB
customInstructionResult[3] => s_savedCiDataReg[3].DATAIN
customInstructionResult[4] => s_customResult.DATAB
customInstructionResult[4] => s_savedCiDataReg[4].DATAIN
customInstructionResult[5] => s_customResult.DATAB
customInstructionResult[5] => s_savedCiDataReg[5].DATAIN
customInstructionResult[6] => s_customResult.DATAB
customInstructionResult[6] => s_savedCiDataReg[6].DATAIN
customInstructionResult[7] => s_customResult.DATAB
customInstructionResult[7] => s_savedCiDataReg[7].DATAIN
customInstructionResult[8] => s_customResult.DATAB
customInstructionResult[8] => s_savedCiDataReg[8].DATAIN
customInstructionResult[9] => s_customResult.DATAB
customInstructionResult[9] => s_savedCiDataReg[9].DATAIN
customInstructionResult[10] => s_customResult.DATAB
customInstructionResult[10] => s_savedCiDataReg[10].DATAIN
customInstructionResult[11] => s_customResult.DATAB
customInstructionResult[11] => s_savedCiDataReg[11].DATAIN
customInstructionResult[12] => s_customResult.DATAB
customInstructionResult[12] => s_savedCiDataReg[12].DATAIN
customInstructionResult[13] => s_customResult.DATAB
customInstructionResult[13] => s_savedCiDataReg[13].DATAIN
customInstructionResult[14] => s_customResult.DATAB
customInstructionResult[14] => s_savedCiDataReg[14].DATAIN
customInstructionResult[15] => s_customResult.DATAB
customInstructionResult[15] => s_savedCiDataReg[15].DATAIN
customInstructionResult[16] => s_customResult.DATAB
customInstructionResult[16] => s_savedCiDataReg[16].DATAIN
customInstructionResult[17] => s_customResult.DATAB
customInstructionResult[17] => s_savedCiDataReg[17].DATAIN
customInstructionResult[18] => s_customResult.DATAB
customInstructionResult[18] => s_savedCiDataReg[18].DATAIN
customInstructionResult[19] => s_customResult.DATAB
customInstructionResult[19] => s_savedCiDataReg[19].DATAIN
customInstructionResult[20] => s_customResult.DATAB
customInstructionResult[20] => s_savedCiDataReg[20].DATAIN
customInstructionResult[21] => s_customResult.DATAB
customInstructionResult[21] => s_savedCiDataReg[21].DATAIN
customInstructionResult[22] => s_customResult.DATAB
customInstructionResult[22] => s_savedCiDataReg[22].DATAIN
customInstructionResult[23] => s_customResult.DATAB
customInstructionResult[23] => s_savedCiDataReg[23].DATAIN
customInstructionResult[24] => s_customResult.DATAB
customInstructionResult[24] => s_savedCiDataReg[24].DATAIN
customInstructionResult[25] => s_customResult.DATAB
customInstructionResult[25] => s_savedCiDataReg[25].DATAIN
customInstructionResult[26] => s_customResult.DATAB
customInstructionResult[26] => s_savedCiDataReg[26].DATAIN
customInstructionResult[27] => s_customResult.DATAB
customInstructionResult[27] => s_savedCiDataReg[27].DATAIN
customInstructionResult[28] => s_customResult.DATAB
customInstructionResult[28] => s_savedCiDataReg[28].DATAIN
customInstructionResult[29] => s_customResult.DATAB
customInstructionResult[29] => s_savedCiDataReg[29].DATAIN
customInstructionResult[30] => s_customResult.DATAB
customInstructionResult[30] => s_savedCiDataReg[30].DATAIN
customInstructionResult[31] => s_customResult.DATAB
customInstructionResult[31] => s_savedCiDataReg[31].DATAIN
customInstructionDone => s_weSavedCiReg.IN1


|or1420SingleCore|or1420Top:cpu1|executeStage:exe|adder:addSub
flagIn => Mux0.IN7
flagIn => Mux0.IN8
flagIn => Mux0.IN9
flagIn => Mux0.IN10
flagIn => Mux0.IN11
flagIn => Mux0.IN12
carryIn => Selector0.IN5
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN3
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN2
flagMode[0] => Mux0.IN16
flagMode[1] => Mux0.IN15
flagMode[2] => Mux0.IN14
flagMode[3] => Mux0.IN13
operantA[0] => Equal0.IN31
operantA[0] => LessThan0.IN32
operantA[0] => LessThan1.IN32
operantA[0] => Add0.IN34
operantA[1] => Equal0.IN30
operantA[1] => LessThan0.IN31
operantA[1] => LessThan1.IN31
operantA[1] => Add0.IN33
operantA[2] => Equal0.IN29
operantA[2] => LessThan0.IN30
operantA[2] => LessThan1.IN30
operantA[2] => Add0.IN32
operantA[3] => Equal0.IN28
operantA[3] => LessThan0.IN29
operantA[3] => LessThan1.IN29
operantA[3] => Add0.IN31
operantA[4] => Equal0.IN27
operantA[4] => LessThan0.IN28
operantA[4] => LessThan1.IN28
operantA[4] => Add0.IN30
operantA[5] => Equal0.IN26
operantA[5] => LessThan0.IN27
operantA[5] => LessThan1.IN27
operantA[5] => Add0.IN29
operantA[6] => Equal0.IN25
operantA[6] => LessThan0.IN26
operantA[6] => LessThan1.IN26
operantA[6] => Add0.IN28
operantA[7] => Equal0.IN24
operantA[7] => LessThan0.IN25
operantA[7] => LessThan1.IN25
operantA[7] => Add0.IN27
operantA[8] => Equal0.IN23
operantA[8] => LessThan0.IN24
operantA[8] => LessThan1.IN24
operantA[8] => Add0.IN26
operantA[9] => Equal0.IN22
operantA[9] => LessThan0.IN23
operantA[9] => LessThan1.IN23
operantA[9] => Add0.IN25
operantA[10] => Equal0.IN21
operantA[10] => LessThan0.IN22
operantA[10] => LessThan1.IN22
operantA[10] => Add0.IN24
operantA[11] => Equal0.IN20
operantA[11] => LessThan0.IN21
operantA[11] => LessThan1.IN21
operantA[11] => Add0.IN23
operantA[12] => Equal0.IN19
operantA[12] => LessThan0.IN20
operantA[12] => LessThan1.IN20
operantA[12] => Add0.IN22
operantA[13] => Equal0.IN18
operantA[13] => LessThan0.IN19
operantA[13] => LessThan1.IN19
operantA[13] => Add0.IN21
operantA[14] => Equal0.IN17
operantA[14] => LessThan0.IN18
operantA[14] => LessThan1.IN18
operantA[14] => Add0.IN20
operantA[15] => Equal0.IN16
operantA[15] => LessThan0.IN17
operantA[15] => LessThan1.IN17
operantA[15] => Add0.IN19
operantA[16] => Equal0.IN15
operantA[16] => LessThan0.IN16
operantA[16] => LessThan1.IN16
operantA[16] => Add0.IN18
operantA[17] => Equal0.IN14
operantA[17] => LessThan0.IN15
operantA[17] => LessThan1.IN15
operantA[17] => Add0.IN17
operantA[18] => Equal0.IN13
operantA[18] => LessThan0.IN14
operantA[18] => LessThan1.IN14
operantA[18] => Add0.IN16
operantA[19] => Equal0.IN12
operantA[19] => LessThan0.IN13
operantA[19] => LessThan1.IN13
operantA[19] => Add0.IN15
operantA[20] => Equal0.IN11
operantA[20] => LessThan0.IN12
operantA[20] => LessThan1.IN12
operantA[20] => Add0.IN14
operantA[21] => Equal0.IN10
operantA[21] => LessThan0.IN11
operantA[21] => LessThan1.IN11
operantA[21] => Add0.IN13
operantA[22] => Equal0.IN9
operantA[22] => LessThan0.IN10
operantA[22] => LessThan1.IN10
operantA[22] => Add0.IN12
operantA[23] => Equal0.IN8
operantA[23] => LessThan0.IN9
operantA[23] => LessThan1.IN9
operantA[23] => Add0.IN11
operantA[24] => Equal0.IN7
operantA[24] => LessThan0.IN8
operantA[24] => LessThan1.IN8
operantA[24] => Add0.IN10
operantA[25] => Equal0.IN6
operantA[25] => LessThan0.IN7
operantA[25] => LessThan1.IN7
operantA[25] => Add0.IN9
operantA[26] => Equal0.IN5
operantA[26] => LessThan0.IN6
operantA[26] => LessThan1.IN6
operantA[26] => Add0.IN8
operantA[27] => Equal0.IN4
operantA[27] => LessThan0.IN5
operantA[27] => LessThan1.IN5
operantA[27] => Add0.IN7
operantA[28] => Equal0.IN3
operantA[28] => LessThan0.IN4
operantA[28] => LessThan1.IN4
operantA[28] => Add0.IN6
operantA[29] => Equal0.IN2
operantA[29] => LessThan0.IN3
operantA[29] => LessThan1.IN3
operantA[29] => Add0.IN5
operantA[30] => Equal0.IN1
operantA[30] => LessThan0.IN2
operantA[30] => LessThan1.IN2
operantA[30] => Add0.IN4
operantA[31] => Equal0.IN0
operantA[31] => LessThan0.IN1
operantA[31] => LessThan1.IN1
operantA[31] => Add0.IN3
operantB[0] => Equal0.IN63
operantB[0] => LessThan0.IN64
operantB[0] => s_oppB[0].DATAA
operantB[0] => LessThan1.IN64
operantB[0] => s_oppB[0].DATAB
operantB[1] => Equal0.IN62
operantB[1] => LessThan0.IN63
operantB[1] => s_oppB[1].DATAA
operantB[1] => LessThan1.IN63
operantB[1] => s_oppB[1].DATAB
operantB[2] => Equal0.IN61
operantB[2] => LessThan0.IN62
operantB[2] => s_oppB[2].DATAA
operantB[2] => LessThan1.IN62
operantB[2] => s_oppB[2].DATAB
operantB[3] => Equal0.IN60
operantB[3] => LessThan0.IN61
operantB[3] => s_oppB[3].DATAA
operantB[3] => LessThan1.IN61
operantB[3] => s_oppB[3].DATAB
operantB[4] => Equal0.IN59
operantB[4] => LessThan0.IN60
operantB[4] => s_oppB[4].DATAA
operantB[4] => LessThan1.IN60
operantB[4] => s_oppB[4].DATAB
operantB[5] => Equal0.IN58
operantB[5] => LessThan0.IN59
operantB[5] => s_oppB[5].DATAA
operantB[5] => LessThan1.IN59
operantB[5] => s_oppB[5].DATAB
operantB[6] => Equal0.IN57
operantB[6] => LessThan0.IN58
operantB[6] => s_oppB[6].DATAA
operantB[6] => LessThan1.IN58
operantB[6] => s_oppB[6].DATAB
operantB[7] => Equal0.IN56
operantB[7] => LessThan0.IN57
operantB[7] => s_oppB[7].DATAA
operantB[7] => LessThan1.IN57
operantB[7] => s_oppB[7].DATAB
operantB[8] => Equal0.IN55
operantB[8] => LessThan0.IN56
operantB[8] => s_oppB[8].DATAA
operantB[8] => LessThan1.IN56
operantB[8] => s_oppB[8].DATAB
operantB[9] => Equal0.IN54
operantB[9] => LessThan0.IN55
operantB[9] => s_oppB[9].DATAA
operantB[9] => LessThan1.IN55
operantB[9] => s_oppB[9].DATAB
operantB[10] => Equal0.IN53
operantB[10] => LessThan0.IN54
operantB[10] => s_oppB[10].DATAA
operantB[10] => LessThan1.IN54
operantB[10] => s_oppB[10].DATAB
operantB[11] => Equal0.IN52
operantB[11] => LessThan0.IN53
operantB[11] => s_oppB[11].DATAA
operantB[11] => LessThan1.IN53
operantB[11] => s_oppB[11].DATAB
operantB[12] => Equal0.IN51
operantB[12] => LessThan0.IN52
operantB[12] => s_oppB[12].DATAA
operantB[12] => LessThan1.IN52
operantB[12] => s_oppB[12].DATAB
operantB[13] => Equal0.IN50
operantB[13] => LessThan0.IN51
operantB[13] => s_oppB[13].DATAA
operantB[13] => LessThan1.IN51
operantB[13] => s_oppB[13].DATAB
operantB[14] => Equal0.IN49
operantB[14] => LessThan0.IN50
operantB[14] => s_oppB[14].DATAA
operantB[14] => LessThan1.IN50
operantB[14] => s_oppB[14].DATAB
operantB[15] => Equal0.IN48
operantB[15] => LessThan0.IN49
operantB[15] => s_oppB[15].DATAA
operantB[15] => LessThan1.IN49
operantB[15] => s_oppB[15].DATAB
operantB[16] => Equal0.IN47
operantB[16] => LessThan0.IN48
operantB[16] => s_oppB[16].DATAA
operantB[16] => LessThan1.IN48
operantB[16] => s_oppB[16].DATAB
operantB[17] => Equal0.IN46
operantB[17] => LessThan0.IN47
operantB[17] => s_oppB[17].DATAA
operantB[17] => LessThan1.IN47
operantB[17] => s_oppB[17].DATAB
operantB[18] => Equal0.IN45
operantB[18] => LessThan0.IN46
operantB[18] => s_oppB[18].DATAA
operantB[18] => LessThan1.IN46
operantB[18] => s_oppB[18].DATAB
operantB[19] => Equal0.IN44
operantB[19] => LessThan0.IN45
operantB[19] => s_oppB[19].DATAA
operantB[19] => LessThan1.IN45
operantB[19] => s_oppB[19].DATAB
operantB[20] => Equal0.IN43
operantB[20] => LessThan0.IN44
operantB[20] => s_oppB[20].DATAA
operantB[20] => LessThan1.IN44
operantB[20] => s_oppB[20].DATAB
operantB[21] => Equal0.IN42
operantB[21] => LessThan0.IN43
operantB[21] => s_oppB[21].DATAA
operantB[21] => LessThan1.IN43
operantB[21] => s_oppB[21].DATAB
operantB[22] => Equal0.IN41
operantB[22] => LessThan0.IN42
operantB[22] => s_oppB[22].DATAA
operantB[22] => LessThan1.IN42
operantB[22] => s_oppB[22].DATAB
operantB[23] => Equal0.IN40
operantB[23] => LessThan0.IN41
operantB[23] => s_oppB[23].DATAA
operantB[23] => LessThan1.IN41
operantB[23] => s_oppB[23].DATAB
operantB[24] => Equal0.IN39
operantB[24] => LessThan0.IN40
operantB[24] => s_oppB[24].DATAA
operantB[24] => LessThan1.IN40
operantB[24] => s_oppB[24].DATAB
operantB[25] => Equal0.IN38
operantB[25] => LessThan0.IN39
operantB[25] => s_oppB[25].DATAA
operantB[25] => LessThan1.IN39
operantB[25] => s_oppB[25].DATAB
operantB[26] => Equal0.IN37
operantB[26] => LessThan0.IN38
operantB[26] => s_oppB[26].DATAA
operantB[26] => LessThan1.IN38
operantB[26] => s_oppB[26].DATAB
operantB[27] => Equal0.IN36
operantB[27] => LessThan0.IN37
operantB[27] => s_oppB[27].DATAA
operantB[27] => LessThan1.IN37
operantB[27] => s_oppB[27].DATAB
operantB[28] => Equal0.IN35
operantB[28] => LessThan0.IN36
operantB[28] => s_oppB[28].DATAA
operantB[28] => LessThan1.IN36
operantB[28] => s_oppB[28].DATAB
operantB[29] => Equal0.IN34
operantB[29] => LessThan0.IN35
operantB[29] => s_oppB[29].DATAA
operantB[29] => LessThan1.IN35
operantB[29] => s_oppB[29].DATAB
operantB[30] => Equal0.IN33
operantB[30] => LessThan0.IN34
operantB[30] => s_oppB[30].DATAA
operantB[30] => LessThan1.IN34
operantB[30] => s_oppB[30].DATAB
operantB[31] => Equal0.IN32
operantB[31] => LessThan0.IN33
operantB[31] => s_oppB[31].DATAA
operantB[31] => LessThan1.IN33
operantB[31] => s_oppB[31].DATAB
flagOut <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
carryOut <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|executeStage:exe|logicUnit:logicU
opcode[0] => Mux0.IN8
opcode[0] => Mux1.IN8
opcode[0] => Mux2.IN8
opcode[0] => Mux3.IN8
opcode[0] => Mux4.IN8
opcode[0] => Mux5.IN8
opcode[0] => Mux6.IN8
opcode[0] => Mux7.IN8
opcode[0] => Mux8.IN8
opcode[0] => Mux9.IN8
opcode[0] => Mux10.IN8
opcode[0] => Mux11.IN8
opcode[0] => Mux12.IN8
opcode[0] => Mux13.IN8
opcode[0] => Mux14.IN8
opcode[0] => Mux15.IN8
opcode[0] => Mux16.IN7
opcode[0] => Mux17.IN7
opcode[0] => Mux18.IN7
opcode[0] => Mux19.IN7
opcode[0] => Mux20.IN7
opcode[0] => Mux21.IN7
opcode[0] => Mux22.IN7
opcode[0] => Mux23.IN7
opcode[0] => Mux24.IN6
opcode[0] => Mux25.IN6
opcode[0] => Mux26.IN6
opcode[0] => Mux27.IN6
opcode[0] => Mux28.IN6
opcode[0] => Mux29.IN6
opcode[0] => Mux30.IN6
opcode[0] => Mux31.IN6
opcode[1] => Mux0.IN7
opcode[1] => Mux1.IN7
opcode[1] => Mux2.IN7
opcode[1] => Mux3.IN7
opcode[1] => Mux4.IN7
opcode[1] => Mux5.IN7
opcode[1] => Mux6.IN7
opcode[1] => Mux7.IN7
opcode[1] => Mux8.IN7
opcode[1] => Mux9.IN7
opcode[1] => Mux10.IN7
opcode[1] => Mux11.IN7
opcode[1] => Mux12.IN7
opcode[1] => Mux13.IN7
opcode[1] => Mux14.IN7
opcode[1] => Mux15.IN7
opcode[1] => Mux16.IN6
opcode[1] => Mux17.IN6
opcode[1] => Mux18.IN6
opcode[1] => Mux19.IN6
opcode[1] => Mux20.IN6
opcode[1] => Mux21.IN6
opcode[1] => Mux22.IN6
opcode[1] => Mux23.IN6
opcode[1] => Mux24.IN5
opcode[1] => Mux25.IN5
opcode[1] => Mux26.IN5
opcode[1] => Mux27.IN5
opcode[1] => Mux28.IN5
opcode[1] => Mux29.IN5
opcode[1] => Mux30.IN5
opcode[1] => Mux31.IN5
opcode[2] => Mux0.IN6
opcode[2] => Mux1.IN6
opcode[2] => Mux2.IN6
opcode[2] => Mux3.IN6
opcode[2] => Mux4.IN6
opcode[2] => Mux5.IN6
opcode[2] => Mux6.IN6
opcode[2] => Mux7.IN6
opcode[2] => Mux8.IN6
opcode[2] => Mux9.IN6
opcode[2] => Mux10.IN6
opcode[2] => Mux11.IN6
opcode[2] => Mux12.IN6
opcode[2] => Mux13.IN6
opcode[2] => Mux14.IN6
opcode[2] => Mux15.IN6
opcode[2] => Mux16.IN5
opcode[2] => Mux17.IN5
opcode[2] => Mux18.IN5
opcode[2] => Mux19.IN5
opcode[2] => Mux20.IN5
opcode[2] => Mux21.IN5
opcode[2] => Mux22.IN5
opcode[2] => Mux23.IN5
opcode[2] => Mux24.IN4
opcode[2] => Mux25.IN4
opcode[2] => Mux26.IN4
opcode[2] => Mux27.IN4
opcode[2] => Mux28.IN4
opcode[2] => Mux29.IN4
opcode[2] => Mux30.IN4
opcode[2] => Mux31.IN4
operantA[0] => result.IN0
operantA[0] => result.IN0
operantA[0] => result.IN0
operantA[0] => Mux31.IN7
operantA[0] => Mux31.IN8
operantA[0] => Mux31.IN9
operantA[0] => Mux31.IN10
operantA[1] => result.IN0
operantA[1] => result.IN0
operantA[1] => result.IN0
operantA[1] => Mux30.IN7
operantA[1] => Mux30.IN8
operantA[1] => Mux30.IN9
operantA[1] => Mux30.IN10
operantA[2] => result.IN0
operantA[2] => result.IN0
operantA[2] => result.IN0
operantA[2] => Mux29.IN7
operantA[2] => Mux29.IN8
operantA[2] => Mux29.IN9
operantA[2] => Mux29.IN10
operantA[3] => result.IN0
operantA[3] => result.IN0
operantA[3] => result.IN0
operantA[3] => Mux28.IN7
operantA[3] => Mux28.IN8
operantA[3] => Mux28.IN9
operantA[3] => Mux28.IN10
operantA[4] => result.IN0
operantA[4] => result.IN0
operantA[4] => result.IN0
operantA[4] => Mux27.IN7
operantA[4] => Mux27.IN8
operantA[4] => Mux27.IN9
operantA[4] => Mux27.IN10
operantA[5] => result.IN0
operantA[5] => result.IN0
operantA[5] => result.IN0
operantA[5] => Mux26.IN7
operantA[5] => Mux26.IN8
operantA[5] => Mux26.IN9
operantA[5] => Mux26.IN10
operantA[6] => result.IN0
operantA[6] => result.IN0
operantA[6] => result.IN0
operantA[6] => Mux25.IN7
operantA[6] => Mux25.IN8
operantA[6] => Mux25.IN9
operantA[6] => Mux25.IN10
operantA[7] => result.IN0
operantA[7] => result.IN0
operantA[7] => result.IN0
operantA[7] => Mux0.IN10
operantA[7] => Mux1.IN10
operantA[7] => Mux2.IN10
operantA[7] => Mux3.IN10
operantA[7] => Mux4.IN10
operantA[7] => Mux5.IN10
operantA[7] => Mux6.IN10
operantA[7] => Mux7.IN10
operantA[7] => Mux8.IN10
operantA[7] => Mux9.IN10
operantA[7] => Mux10.IN10
operantA[7] => Mux11.IN10
operantA[7] => Mux12.IN10
operantA[7] => Mux13.IN10
operantA[7] => Mux14.IN10
operantA[7] => Mux15.IN10
operantA[7] => Mux16.IN10
operantA[7] => Mux17.IN10
operantA[7] => Mux18.IN10
operantA[7] => Mux19.IN10
operantA[7] => Mux20.IN10
operantA[7] => Mux21.IN10
operantA[7] => Mux22.IN10
operantA[7] => Mux23.IN10
operantA[7] => Mux24.IN7
operantA[7] => Mux24.IN8
operantA[7] => Mux24.IN9
operantA[7] => Mux24.IN10
operantA[8] => result.IN0
operantA[8] => result.IN0
operantA[8] => result.IN0
operantA[8] => Mux23.IN8
operantA[8] => Mux23.IN9
operantA[9] => result.IN0
operantA[9] => result.IN0
operantA[9] => result.IN0
operantA[9] => Mux22.IN8
operantA[9] => Mux22.IN9
operantA[10] => result.IN0
operantA[10] => result.IN0
operantA[10] => result.IN0
operantA[10] => Mux21.IN8
operantA[10] => Mux21.IN9
operantA[11] => result.IN0
operantA[11] => result.IN0
operantA[11] => result.IN0
operantA[11] => Mux20.IN8
operantA[11] => Mux20.IN9
operantA[12] => result.IN0
operantA[12] => result.IN0
operantA[12] => result.IN0
operantA[12] => Mux19.IN8
operantA[12] => Mux19.IN9
operantA[13] => result.IN0
operantA[13] => result.IN0
operantA[13] => result.IN0
operantA[13] => Mux18.IN8
operantA[13] => Mux18.IN9
operantA[14] => result.IN0
operantA[14] => result.IN0
operantA[14] => result.IN0
operantA[14] => Mux17.IN8
operantA[14] => Mux17.IN9
operantA[15] => result.IN0
operantA[15] => result.IN0
operantA[15] => result.IN0
operantA[15] => Mux0.IN9
operantA[15] => Mux1.IN9
operantA[15] => Mux2.IN9
operantA[15] => Mux3.IN9
operantA[15] => Mux4.IN9
operantA[15] => Mux5.IN9
operantA[15] => Mux6.IN9
operantA[15] => Mux7.IN9
operantA[15] => Mux8.IN9
operantA[15] => Mux9.IN9
operantA[15] => Mux10.IN9
operantA[15] => Mux11.IN9
operantA[15] => Mux12.IN9
operantA[15] => Mux13.IN9
operantA[15] => Mux14.IN9
operantA[15] => Mux15.IN9
operantA[15] => Mux16.IN8
operantA[15] => Mux16.IN9
operantA[16] => result.IN0
operantA[16] => result.IN0
operantA[16] => result.IN0
operantA[17] => result.IN0
operantA[17] => result.IN0
operantA[17] => result.IN0
operantA[18] => result.IN0
operantA[18] => result.IN0
operantA[18] => result.IN0
operantA[19] => result.IN0
operantA[19] => result.IN0
operantA[19] => result.IN0
operantA[20] => result.IN0
operantA[20] => result.IN0
operantA[20] => result.IN0
operantA[21] => result.IN0
operantA[21] => result.IN0
operantA[21] => result.IN0
operantA[22] => result.IN0
operantA[22] => result.IN0
operantA[22] => result.IN0
operantA[23] => result.IN0
operantA[23] => result.IN0
operantA[23] => result.IN0
operantA[24] => result.IN0
operantA[24] => result.IN0
operantA[24] => result.IN0
operantA[25] => result.IN0
operantA[25] => result.IN0
operantA[25] => result.IN0
operantA[26] => result.IN0
operantA[26] => result.IN0
operantA[26] => result.IN0
operantA[27] => result.IN0
operantA[27] => result.IN0
operantA[27] => result.IN0
operantA[28] => result.IN0
operantA[28] => result.IN0
operantA[28] => result.IN0
operantA[29] => result.IN0
operantA[29] => result.IN0
operantA[29] => result.IN0
operantA[30] => result.IN0
operantA[30] => result.IN0
operantA[30] => result.IN0
operantA[31] => result.IN0
operantA[31] => result.IN0
operantA[31] => result.IN0
operantB[0] => result.IN1
operantB[0] => result.IN1
operantB[0] => result.IN1
operantB[1] => result.IN1
operantB[1] => result.IN1
operantB[1] => result.IN1
operantB[2] => result.IN1
operantB[2] => result.IN1
operantB[2] => result.IN1
operantB[3] => result.IN1
operantB[3] => result.IN1
operantB[3] => result.IN1
operantB[4] => result.IN1
operantB[4] => result.IN1
operantB[4] => result.IN1
operantB[5] => result.IN1
operantB[5] => result.IN1
operantB[5] => result.IN1
operantB[6] => result.IN1
operantB[6] => result.IN1
operantB[6] => result.IN1
operantB[7] => result.IN1
operantB[7] => result.IN1
operantB[7] => result.IN1
operantB[8] => result.IN1
operantB[8] => result.IN1
operantB[8] => result.IN1
operantB[9] => result.IN1
operantB[9] => result.IN1
operantB[9] => result.IN1
operantB[10] => result.IN1
operantB[10] => result.IN1
operantB[10] => result.IN1
operantB[11] => result.IN1
operantB[11] => result.IN1
operantB[11] => result.IN1
operantB[12] => result.IN1
operantB[12] => result.IN1
operantB[12] => result.IN1
operantB[13] => result.IN1
operantB[13] => result.IN1
operantB[13] => result.IN1
operantB[14] => result.IN1
operantB[14] => result.IN1
operantB[14] => result.IN1
operantB[15] => result.IN1
operantB[15] => result.IN1
operantB[15] => result.IN1
operantB[16] => result.IN1
operantB[16] => result.IN1
operantB[16] => result.IN1
operantB[17] => result.IN1
operantB[17] => result.IN1
operantB[17] => result.IN1
operantB[18] => result.IN1
operantB[18] => result.IN1
operantB[18] => result.IN1
operantB[19] => result.IN1
operantB[19] => result.IN1
operantB[19] => result.IN1
operantB[20] => result.IN1
operantB[20] => result.IN1
operantB[20] => result.IN1
operantB[21] => result.IN1
operantB[21] => result.IN1
operantB[21] => result.IN1
operantB[22] => result.IN1
operantB[22] => result.IN1
operantB[22] => result.IN1
operantB[23] => result.IN1
operantB[23] => result.IN1
operantB[23] => result.IN1
operantB[24] => result.IN1
operantB[24] => result.IN1
operantB[24] => result.IN1
operantB[25] => result.IN1
operantB[25] => result.IN1
operantB[25] => result.IN1
operantB[26] => result.IN1
operantB[26] => result.IN1
operantB[26] => result.IN1
operantB[27] => result.IN1
operantB[27] => result.IN1
operantB[27] => result.IN1
operantB[28] => result.IN1
operantB[28] => result.IN1
operantB[28] => result.IN1
operantB[29] => result.IN1
operantB[29] => result.IN1
operantB[29] => result.IN1
operantB[30] => result.IN1
operantB[30] => result.IN1
operantB[30] => result.IN1
operantB[31] => result.IN1
operantB[31] => result.IN1
operantB[31] => result.IN1
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|executeStage:exe|multiplier:mul
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
doMultiply => result.OUTPUTSELECT
operantA[0] => Mult0.IN31
operantA[1] => Mult0.IN30
operantA[2] => Mult0.IN29
operantA[3] => Mult0.IN28
operantA[4] => Mult0.IN27
operantA[5] => Mult0.IN26
operantA[6] => Mult0.IN25
operantA[7] => Mult0.IN24
operantA[8] => Mult0.IN23
operantA[9] => Mult0.IN22
operantA[10] => Mult0.IN21
operantA[11] => Mult0.IN20
operantA[12] => Mult0.IN19
operantA[13] => Mult0.IN18
operantA[14] => Mult0.IN17
operantA[15] => Mult0.IN16
operantA[16] => Mult0.IN15
operantA[17] => Mult0.IN14
operantA[18] => Mult0.IN13
operantA[19] => Mult0.IN12
operantA[20] => Mult0.IN11
operantA[21] => Mult0.IN10
operantA[22] => Mult0.IN9
operantA[23] => Mult0.IN8
operantA[24] => Mult0.IN7
operantA[25] => Mult0.IN6
operantA[26] => Mult0.IN5
operantA[27] => Mult0.IN4
operantA[28] => Mult0.IN3
operantA[29] => Mult0.IN2
operantA[30] => Mult0.IN1
operantA[31] => Mult0.IN0
operantB[0] => Mult0.IN63
operantB[1] => Mult0.IN62
operantB[2] => Mult0.IN61
operantB[3] => Mult0.IN60
operantB[4] => Mult0.IN59
operantB[5] => Mult0.IN58
operantB[6] => Mult0.IN57
operantB[7] => Mult0.IN56
operantB[8] => Mult0.IN55
operantB[9] => Mult0.IN54
operantB[10] => Mult0.IN53
operantB[11] => Mult0.IN52
operantB[12] => Mult0.IN51
operantB[13] => Mult0.IN50
operantB[14] => Mult0.IN49
operantB[15] => Mult0.IN48
operantB[16] => Mult0.IN47
operantB[17] => Mult0.IN46
operantB[18] => Mult0.IN45
operantB[19] => Mult0.IN44
operantB[20] => Mult0.IN43
operantB[21] => Mult0.IN42
operantB[22] => Mult0.IN41
operantB[23] => Mult0.IN40
operantB[24] => Mult0.IN39
operantB[25] => Mult0.IN38
operantB[26] => Mult0.IN37
operantB[27] => Mult0.IN36
operantB[28] => Mult0.IN35
operantB[29] => Mult0.IN34
operantB[30] => Mult0.IN33
operantB[31] => Mult0.IN32
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|executeStage:exe|shifter:shift
control[0] => Mux0.IN6
control[0] => Mux1.IN6
control[0] => Mux2.IN6
control[0] => Mux3.IN6
control[0] => Mux4.IN6
control[0] => Mux5.IN6
control[0] => Mux6.IN6
control[0] => Mux7.IN6
control[0] => Mux8.IN6
control[0] => Mux9.IN6
control[0] => Mux10.IN6
control[0] => Mux11.IN6
control[0] => Mux12.IN6
control[0] => Mux13.IN6
control[0] => Mux14.IN6
control[0] => Mux15.IN6
control[0] => Mux16.IN7
control[0] => Mux17.IN7
control[0] => Mux18.IN7
control[0] => Mux19.IN7
control[0] => Mux20.IN7
control[0] => Mux21.IN7
control[0] => Mux22.IN7
control[0] => Mux23.IN7
control[0] => Mux24.IN7
control[0] => Mux25.IN7
control[0] => Mux26.IN7
control[0] => Mux27.IN7
control[0] => Mux28.IN7
control[0] => Mux29.IN7
control[0] => Mux30.IN7
control[0] => Mux31.IN6
control[0] => Equal0.IN2
control[0] => Equal1.IN2
control[1] => Mux0.IN5
control[1] => Mux1.IN5
control[1] => Mux2.IN5
control[1] => Mux3.IN5
control[1] => Mux4.IN5
control[1] => Mux5.IN5
control[1] => Mux6.IN5
control[1] => Mux7.IN5
control[1] => Mux8.IN5
control[1] => Mux9.IN5
control[1] => Mux10.IN5
control[1] => Mux11.IN5
control[1] => Mux12.IN5
control[1] => Mux13.IN5
control[1] => Mux14.IN5
control[1] => Mux15.IN5
control[1] => Mux16.IN6
control[1] => Mux17.IN6
control[1] => Mux18.IN6
control[1] => Mux19.IN6
control[1] => Mux20.IN6
control[1] => Mux21.IN6
control[1] => Mux22.IN6
control[1] => Mux23.IN6
control[1] => Mux24.IN6
control[1] => Mux25.IN6
control[1] => Mux26.IN6
control[1] => Mux27.IN6
control[1] => Mux28.IN6
control[1] => Mux29.IN6
control[1] => Mux30.IN6
control[1] => Mux31.IN5
control[1] => Equal0.IN1
control[1] => Equal1.IN1
control[2] => Mux0.IN4
control[2] => Mux1.IN4
control[2] => Mux2.IN4
control[2] => Mux3.IN4
control[2] => Mux4.IN4
control[2] => Mux5.IN4
control[2] => Mux6.IN4
control[2] => Mux7.IN4
control[2] => Mux8.IN4
control[2] => Mux9.IN4
control[2] => Mux10.IN4
control[2] => Mux11.IN4
control[2] => Mux12.IN4
control[2] => Mux13.IN4
control[2] => Mux14.IN4
control[2] => Mux15.IN4
control[2] => Mux16.IN5
control[2] => Mux17.IN5
control[2] => Mux18.IN5
control[2] => Mux19.IN5
control[2] => Mux20.IN5
control[2] => Mux21.IN5
control[2] => Mux22.IN5
control[2] => Mux23.IN5
control[2] => Mux24.IN5
control[2] => Mux25.IN5
control[2] => Mux26.IN5
control[2] => Mux27.IN5
control[2] => Mux28.IN5
control[2] => Mux29.IN5
control[2] => Mux30.IN5
control[2] => Mux31.IN4
control[2] => Equal0.IN0
control[2] => Equal1.IN0
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
flagIn => result.OUTPUTSELECT
operantA[0] => s_shiftStage1[1].DATAA
operantA[0] => s_shiftStage1[0].DATAB
operantA[0] => result.DATAB
operantA[1] => s_shiftStage1[2].DATAA
operantA[1] => s_shiftStage1[1].DATAB
operantA[1] => result.DATAB
operantA[2] => s_shiftStage1[3].DATAA
operantA[2] => s_shiftStage1[2].DATAB
operantA[2] => result.DATAB
operantA[3] => s_shiftStage1[4].DATAA
operantA[3] => s_shiftStage1[3].DATAB
operantA[3] => result.DATAB
operantA[4] => s_shiftStage1[5].DATAA
operantA[4] => s_shiftStage1[4].DATAB
operantA[4] => result.DATAB
operantA[5] => s_shiftStage1[6].DATAA
operantA[5] => s_shiftStage1[5].DATAB
operantA[5] => result.DATAB
operantA[6] => s_shiftStage1[7].DATAA
operantA[6] => s_shiftStage1[6].DATAB
operantA[6] => result.DATAB
operantA[7] => s_shiftStage1[8].DATAA
operantA[7] => s_shiftStage1[7].DATAB
operantA[7] => result.DATAB
operantA[8] => s_shiftStage1[9].DATAA
operantA[8] => s_shiftStage1[8].DATAB
operantA[8] => result.DATAB
operantA[9] => s_shiftStage1[10].DATAA
operantA[9] => s_shiftStage1[9].DATAB
operantA[9] => result.DATAB
operantA[10] => s_shiftStage1[11].DATAA
operantA[10] => s_shiftStage1[10].DATAB
operantA[10] => result.DATAB
operantA[11] => s_shiftStage1[12].DATAA
operantA[11] => s_shiftStage1[11].DATAB
operantA[11] => result.DATAB
operantA[12] => s_shiftStage1[13].DATAA
operantA[12] => s_shiftStage1[12].DATAB
operantA[12] => result.DATAB
operantA[13] => s_shiftStage1[14].DATAA
operantA[13] => s_shiftStage1[13].DATAB
operantA[13] => result.DATAB
operantA[14] => s_shiftStage1[15].DATAA
operantA[14] => s_shiftStage1[14].DATAB
operantA[14] => result.DATAB
operantA[15] => s_shiftStage1[16].DATAA
operantA[15] => s_shiftStage1[15].DATAB
operantA[15] => result.DATAB
operantA[16] => s_shiftStage1[17].DATAA
operantA[16] => s_shiftStage1[16].DATAB
operantA[16] => result.DATAB
operantA[17] => s_shiftStage1[18].DATAA
operantA[17] => s_shiftStage1[17].DATAB
operantA[17] => result.DATAB
operantA[18] => s_shiftStage1[19].DATAA
operantA[18] => s_shiftStage1[18].DATAB
operantA[18] => result.DATAB
operantA[19] => s_shiftStage1[20].DATAA
operantA[19] => s_shiftStage1[19].DATAB
operantA[19] => result.DATAB
operantA[20] => s_shiftStage1[21].DATAA
operantA[20] => s_shiftStage1[20].DATAB
operantA[20] => result.DATAB
operantA[21] => s_shiftStage1[22].DATAA
operantA[21] => s_shiftStage1[21].DATAB
operantA[21] => result.DATAB
operantA[22] => s_shiftStage1[23].DATAA
operantA[22] => s_shiftStage1[22].DATAB
operantA[22] => result.DATAB
operantA[23] => s_shiftStage1[24].DATAA
operantA[23] => s_shiftStage1[23].DATAB
operantA[23] => result.DATAB
operantA[24] => s_shiftStage1[25].DATAA
operantA[24] => s_shiftStage1[24].DATAB
operantA[24] => result.DATAB
operantA[25] => s_shiftStage1[26].DATAA
operantA[25] => s_shiftStage1[25].DATAB
operantA[25] => result.DATAB
operantA[26] => s_shiftStage1[27].DATAA
operantA[26] => s_shiftStage1[26].DATAB
operantA[26] => result.DATAB
operantA[27] => s_shiftStage1[28].DATAA
operantA[27] => s_shiftStage1[27].DATAB
operantA[27] => result.DATAB
operantA[28] => s_shiftStage1[29].DATAA
operantA[28] => s_shiftStage1[28].DATAB
operantA[28] => result.DATAB
operantA[29] => s_shiftStage1[30].DATAA
operantA[29] => s_shiftStage1[29].DATAB
operantA[29] => result.DATAB
operantA[30] => s_shiftStage1[31].DATAA
operantA[30] => s_shiftStage1[30].DATAB
operantA[30] => result.DATAB
operantA[31] => s_shiftIn[62].DATAB
operantA[31] => s_shiftIn[61].DATAB
operantA[31] => s_shiftIn[60].DATAB
operantA[31] => s_shiftIn[59].DATAB
operantA[31] => s_shiftIn[58].DATAB
operantA[31] => s_shiftIn[57].DATAB
operantA[31] => s_shiftIn[56].DATAB
operantA[31] => s_shiftIn[55].DATAB
operantA[31] => s_shiftIn[54].DATAB
operantA[31] => s_shiftIn[53].DATAB
operantA[31] => s_shiftIn[52].DATAB
operantA[31] => s_shiftIn[51].DATAB
operantA[31] => s_shiftIn[50].DATAB
operantA[31] => s_shiftIn[49].DATAB
operantA[31] => s_shiftIn[48].DATAB
operantA[31] => s_shiftIn[47].DATAB
operantA[31] => s_shiftIn[46].DATAB
operantA[31] => s_shiftIn[45].DATAB
operantA[31] => s_shiftIn[44].DATAB
operantA[31] => s_shiftIn[43].DATAB
operantA[31] => s_shiftIn[42].DATAB
operantA[31] => s_shiftIn[41].DATAB
operantA[31] => s_shiftIn[40].DATAB
operantA[31] => s_shiftIn[39].DATAB
operantA[31] => s_shiftIn[38].DATAB
operantA[31] => s_shiftIn[37].DATAB
operantA[31] => s_shiftIn[36].DATAB
operantA[31] => s_shiftIn[35].DATAB
operantA[31] => s_shiftIn[34].DATAB
operantA[31] => s_shiftIn[33].DATAB
operantA[31] => s_shiftIn[32].DATAB
operantA[31] => result.DATAB
operantA[31] => s_shiftStage1[32].DATAA
operantA[31] => s_shiftStage1[31].DATAB
operantB[0] => s_shiftControl[0].DATAB
operantB[0] => result.DATAA
operantB[0] => Mux15.IN7
operantB[0] => s_shiftControl[0].DATAA
operantB[1] => s_shiftControl[1].DATAB
operantB[1] => result.DATAA
operantB[1] => Mux14.IN7
operantB[1] => s_shiftControl[1].DATAA
operantB[2] => s_shiftControl[2].DATAB
operantB[2] => result.DATAA
operantB[2] => Mux13.IN7
operantB[2] => s_shiftControl[2].DATAA
operantB[3] => s_shiftControl[3].DATAB
operantB[3] => result.DATAA
operantB[3] => Mux12.IN7
operantB[3] => s_shiftControl[3].DATAA
operantB[4] => s_shiftControl[4].DATAB
operantB[4] => result.DATAA
operantB[4] => Mux11.IN7
operantB[4] => s_shiftControl[4].DATAA
operantB[5] => result.DATAA
operantB[5] => Mux10.IN7
operantB[6] => result.DATAA
operantB[6] => Mux9.IN7
operantB[7] => result.DATAA
operantB[7] => Mux8.IN7
operantB[8] => result.DATAA
operantB[8] => Mux7.IN7
operantB[9] => result.DATAA
operantB[9] => Mux6.IN7
operantB[10] => result.DATAA
operantB[10] => Mux5.IN7
operantB[11] => result.DATAA
operantB[11] => Mux4.IN7
operantB[12] => result.DATAA
operantB[12] => Mux3.IN7
operantB[13] => result.DATAA
operantB[13] => Mux2.IN7
operantB[14] => result.DATAA
operantB[14] => Mux1.IN7
operantB[15] => result.DATAA
operantB[15] => Mux0.IN7
operantB[16] => result.DATAA
operantB[17] => result.DATAA
operantB[18] => result.DATAA
operantB[19] => result.DATAA
operantB[20] => result.DATAA
operantB[21] => result.DATAA
operantB[22] => result.DATAA
operantB[23] => result.DATAA
operantB[24] => result.DATAA
operantB[25] => result.DATAA
operantB[26] => result.DATAA
operantB[27] => result.DATAA
operantB[28] => result.DATAA
operantB[29] => result.DATAA
operantB[30] => result.DATAA
operantB[31] => result.DATAA
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|sprUnit:sprs
cpuClock => s_systemVectorReg[0].CLK
cpuClock => s_systemVectorReg[1].CLK
cpuClock => s_systemVectorReg[2].CLK
cpuClock => s_systemVectorReg[3].CLK
cpuClock => s_systemVectorReg[4].CLK
cpuClock => s_systemVectorReg[5].CLK
cpuClock => s_systemVectorReg[6].CLK
cpuClock => s_systemVectorReg[7].CLK
cpuClock => s_systemVectorReg[8].CLK
cpuClock => s_systemVectorReg[9].CLK
cpuClock => s_systemVectorReg[10].CLK
cpuClock => s_systemVectorReg[11].CLK
cpuClock => s_systemVectorReg[12].CLK
cpuClock => s_systemVectorReg[13].CLK
cpuClock => s_systemVectorReg[14].CLK
cpuClock => s_systemVectorReg[15].CLK
cpuClock => s_systemVectorReg[16].CLK
cpuClock => s_systemVectorReg[17].CLK
cpuClock => s_systemVectorReg[18].CLK
cpuClock => s_systemVectorReg[19].CLK
cpuClock => s_systemVectorReg[20].CLK
cpuClock => s_systemVectorReg[21].CLK
cpuClock => s_systemVectorReg[22].CLK
cpuClock => s_systemVectorReg[23].CLK
cpuClock => s_systemVectorReg[24].CLK
cpuClock => s_systemVectorReg[25].CLK
cpuClock => s_systemVectorReg[26].CLK
cpuClock => s_systemVectorReg[27].CLK
cpuClock => s_invalidVectorReg[0].CLK
cpuClock => s_invalidVectorReg[1].CLK
cpuClock => s_invalidVectorReg[2].CLK
cpuClock => s_invalidVectorReg[3].CLK
cpuClock => s_invalidVectorReg[4].CLK
cpuClock => s_invalidVectorReg[5].CLK
cpuClock => s_invalidVectorReg[6].CLK
cpuClock => s_invalidVectorReg[7].CLK
cpuClock => s_invalidVectorReg[8].CLK
cpuClock => s_invalidVectorReg[9].CLK
cpuClock => s_invalidVectorReg[10].CLK
cpuClock => s_invalidVectorReg[11].CLK
cpuClock => s_invalidVectorReg[12].CLK
cpuClock => s_invalidVectorReg[13].CLK
cpuClock => s_invalidVectorReg[14].CLK
cpuClock => s_invalidVectorReg[15].CLK
cpuClock => s_invalidVectorReg[16].CLK
cpuClock => s_invalidVectorReg[17].CLK
cpuClock => s_invalidVectorReg[18].CLK
cpuClock => s_invalidVectorReg[19].CLK
cpuClock => s_invalidVectorReg[20].CLK
cpuClock => s_invalidVectorReg[21].CLK
cpuClock => s_invalidVectorReg[22].CLK
cpuClock => s_invalidVectorReg[23].CLK
cpuClock => s_invalidVectorReg[24].CLK
cpuClock => s_invalidVectorReg[25].CLK
cpuClock => s_invalidVectorReg[26].CLK
cpuClock => s_invalidVectorReg[27].CLK
cpuClock => s_irqVectorReg[0].CLK
cpuClock => s_irqVectorReg[1].CLK
cpuClock => s_irqVectorReg[2].CLK
cpuClock => s_irqVectorReg[3].CLK
cpuClock => s_irqVectorReg[4].CLK
cpuClock => s_irqVectorReg[5].CLK
cpuClock => s_irqVectorReg[6].CLK
cpuClock => s_irqVectorReg[7].CLK
cpuClock => s_irqVectorReg[8].CLK
cpuClock => s_irqVectorReg[9].CLK
cpuClock => s_irqVectorReg[10].CLK
cpuClock => s_irqVectorReg[11].CLK
cpuClock => s_irqVectorReg[12].CLK
cpuClock => s_irqVectorReg[13].CLK
cpuClock => s_irqVectorReg[14].CLK
cpuClock => s_irqVectorReg[15].CLK
cpuClock => s_irqVectorReg[16].CLK
cpuClock => s_irqVectorReg[17].CLK
cpuClock => s_irqVectorReg[18].CLK
cpuClock => s_irqVectorReg[19].CLK
cpuClock => s_irqVectorReg[20].CLK
cpuClock => s_irqVectorReg[21].CLK
cpuClock => s_irqVectorReg[22].CLK
cpuClock => s_irqVectorReg[23].CLK
cpuClock => s_irqVectorReg[24].CLK
cpuClock => s_irqVectorReg[25].CLK
cpuClock => s_irqVectorReg[26].CLK
cpuClock => s_irqVectorReg[27].CLK
cpuClock => s_dCacheVectorReg[0].CLK
cpuClock => s_dCacheVectorReg[1].CLK
cpuClock => s_dCacheVectorReg[2].CLK
cpuClock => s_dCacheVectorReg[3].CLK
cpuClock => s_dCacheVectorReg[4].CLK
cpuClock => s_dCacheVectorReg[5].CLK
cpuClock => s_dCacheVectorReg[6].CLK
cpuClock => s_dCacheVectorReg[7].CLK
cpuClock => s_dCacheVectorReg[8].CLK
cpuClock => s_dCacheVectorReg[9].CLK
cpuClock => s_dCacheVectorReg[10].CLK
cpuClock => s_dCacheVectorReg[11].CLK
cpuClock => s_dCacheVectorReg[12].CLK
cpuClock => s_dCacheVectorReg[13].CLK
cpuClock => s_dCacheVectorReg[14].CLK
cpuClock => s_dCacheVectorReg[15].CLK
cpuClock => s_dCacheVectorReg[16].CLK
cpuClock => s_dCacheVectorReg[17].CLK
cpuClock => s_dCacheVectorReg[18].CLK
cpuClock => s_dCacheVectorReg[19].CLK
cpuClock => s_dCacheVectorReg[20].CLK
cpuClock => s_dCacheVectorReg[21].CLK
cpuClock => s_dCacheVectorReg[22].CLK
cpuClock => s_dCacheVectorReg[23].CLK
cpuClock => s_dCacheVectorReg[24].CLK
cpuClock => s_dCacheVectorReg[25].CLK
cpuClock => s_dCacheVectorReg[26].CLK
cpuClock => s_dCacheVectorReg[27].CLK
cpuClock => s_iCacheVectorReg[0].CLK
cpuClock => s_iCacheVectorReg[1].CLK
cpuClock => s_iCacheVectorReg[2].CLK
cpuClock => s_iCacheVectorReg[3].CLK
cpuClock => s_iCacheVectorReg[4].CLK
cpuClock => s_iCacheVectorReg[5].CLK
cpuClock => s_iCacheVectorReg[6].CLK
cpuClock => s_iCacheVectorReg[7].CLK
cpuClock => s_iCacheVectorReg[8].CLK
cpuClock => s_iCacheVectorReg[9].CLK
cpuClock => s_iCacheVectorReg[10].CLK
cpuClock => s_iCacheVectorReg[11].CLK
cpuClock => s_iCacheVectorReg[12].CLK
cpuClock => s_iCacheVectorReg[13].CLK
cpuClock => s_iCacheVectorReg[14].CLK
cpuClock => s_iCacheVectorReg[15].CLK
cpuClock => s_iCacheVectorReg[16].CLK
cpuClock => s_iCacheVectorReg[17].CLK
cpuClock => s_iCacheVectorReg[18].CLK
cpuClock => s_iCacheVectorReg[19].CLK
cpuClock => s_iCacheVectorReg[20].CLK
cpuClock => s_iCacheVectorReg[21].CLK
cpuClock => s_iCacheVectorReg[22].CLK
cpuClock => s_iCacheVectorReg[23].CLK
cpuClock => s_iCacheVectorReg[24].CLK
cpuClock => s_iCacheVectorReg[25].CLK
cpuClock => s_iCacheVectorReg[26].CLK
cpuClock => s_iCacheVectorReg[27].CLK
cpuClock => s_exceptionReg[0].CLK
cpuClock => s_exceptionReg[1].CLK
cpuClock => s_exceptionReg[2].CLK
cpuReset => s_exceptionReg.OUTPUTSELECT
cpuReset => s_exceptionReg.OUTPUTSELECT
cpuReset => s_exceptionReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_iCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_dCacheVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_irqVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_invalidVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
cpuReset => s_systemVectorReg.OUTPUTSELECT
stall => always0.IN1
sprDataOut[0] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[1] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[2] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[3] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[4] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[5] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[6] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[7] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[8] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[9] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[10] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[11] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[12] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[13] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[14] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[15] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[16] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[17] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[18] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[19] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[20] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[21] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[22] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[23] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[24] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[25] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[26] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[27] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[28] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[29] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[30] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprDataOut[31] <= sprDataOut.DB_MAX_OUTPUT_PORT_TYPE
sprIndex[0] => Decoder0.IN7
sprIndex[0] => Equal2.IN0
sprIndex[0] => Equal3.IN15
sprIndex[0] => Equal4.IN1
sprIndex[0] => Equal5.IN15
sprIndex[0] => Equal6.IN1
sprIndex[1] => Decoder0.IN6
sprIndex[1] => Equal2.IN15
sprIndex[1] => Equal3.IN0
sprIndex[1] => Equal4.IN0
sprIndex[1] => Equal5.IN14
sprIndex[1] => Equal6.IN15
sprIndex[2] => Decoder0.IN5
sprIndex[2] => Equal2.IN14
sprIndex[2] => Equal3.IN14
sprIndex[2] => Equal4.IN15
sprIndex[2] => Equal5.IN0
sprIndex[2] => Equal6.IN0
sprIndex[3] => Decoder0.IN4
sprIndex[3] => Equal2.IN13
sprIndex[3] => Equal3.IN13
sprIndex[3] => Equal4.IN14
sprIndex[3] => Equal5.IN13
sprIndex[3] => Equal6.IN14
sprIndex[4] => Decoder0.IN3
sprIndex[4] => Equal2.IN12
sprIndex[4] => Equal3.IN12
sprIndex[4] => Equal4.IN13
sprIndex[4] => Equal5.IN12
sprIndex[4] => Equal6.IN13
sprIndex[5] => Decoder0.IN2
sprIndex[5] => Equal2.IN11
sprIndex[5] => Equal3.IN11
sprIndex[5] => Equal4.IN12
sprIndex[5] => Equal5.IN11
sprIndex[5] => Equal6.IN12
sprIndex[6] => Decoder0.IN1
sprIndex[6] => Equal2.IN10
sprIndex[6] => Equal3.IN10
sprIndex[6] => Equal4.IN11
sprIndex[6] => Equal5.IN10
sprIndex[6] => Equal6.IN11
sprIndex[7] => Decoder0.IN0
sprIndex[7] => Equal2.IN9
sprIndex[7] => Equal3.IN9
sprIndex[7] => Equal4.IN10
sprIndex[7] => Equal5.IN9
sprIndex[7] => Equal6.IN10
sprIndex[8] => Equal1.IN7
sprIndex[8] => Equal2.IN8
sprIndex[8] => Equal3.IN8
sprIndex[8] => Equal4.IN9
sprIndex[8] => Equal5.IN8
sprIndex[8] => Equal6.IN9
sprIndex[9] => Equal1.IN6
sprIndex[9] => Equal2.IN7
sprIndex[9] => Equal3.IN7
sprIndex[9] => Equal4.IN8
sprIndex[9] => Equal5.IN7
sprIndex[9] => Equal6.IN8
sprIndex[10] => Equal1.IN5
sprIndex[10] => Equal2.IN6
sprIndex[10] => Equal3.IN6
sprIndex[10] => Equal4.IN7
sprIndex[10] => Equal5.IN6
sprIndex[10] => Equal6.IN7
sprIndex[11] => Equal1.IN4
sprIndex[11] => Equal2.IN5
sprIndex[11] => Equal3.IN5
sprIndex[11] => Equal4.IN6
sprIndex[11] => Equal5.IN5
sprIndex[11] => Equal6.IN6
sprIndex[12] => Equal1.IN3
sprIndex[12] => Equal2.IN4
sprIndex[12] => Equal3.IN4
sprIndex[12] => Equal4.IN5
sprIndex[12] => Equal5.IN4
sprIndex[12] => Equal6.IN5
sprIndex[13] => Equal1.IN2
sprIndex[13] => Equal2.IN3
sprIndex[13] => Equal3.IN3
sprIndex[13] => Equal4.IN4
sprIndex[13] => Equal5.IN3
sprIndex[13] => Equal6.IN4
sprIndex[14] => Equal1.IN1
sprIndex[14] => Equal2.IN2
sprIndex[14] => Equal3.IN2
sprIndex[14] => Equal4.IN3
sprIndex[14] => Equal5.IN2
sprIndex[14] => Equal6.IN3
sprIndex[15] => Equal1.IN0
sprIndex[15] => Equal2.IN1
sprIndex[15] => Equal3.IN1
sprIndex[15] => Equal4.IN2
sprIndex[15] => Equal5.IN1
sprIndex[15] => Equal6.IN2
sprWe => s_iCacheVectorReg.IN1
sprWe => s_dCacheVectorReg.IN1
sprWe => s_irqVectorReg.IN1
sprWe => s_invalidVectorReg.IN1
sprWe => s_systemVectorReg.IN1
sprDataIn[0] => s_iCacheVectorReg.DATAB
sprDataIn[0] => s_dCacheVectorReg.DATAB
sprDataIn[0] => s_irqVectorReg.DATAB
sprDataIn[0] => s_invalidVectorReg.DATAB
sprDataIn[0] => s_systemVectorReg.DATAB
sprDataIn[1] => s_iCacheVectorReg.DATAB
sprDataIn[1] => s_dCacheVectorReg.DATAB
sprDataIn[1] => s_irqVectorReg.DATAB
sprDataIn[1] => s_invalidVectorReg.DATAB
sprDataIn[1] => s_systemVectorReg.DATAB
sprDataIn[2] => s_iCacheVectorReg.DATAB
sprDataIn[2] => s_dCacheVectorReg.DATAB
sprDataIn[2] => s_irqVectorReg.DATAB
sprDataIn[2] => s_invalidVectorReg.DATAB
sprDataIn[2] => s_systemVectorReg.DATAB
sprDataIn[3] => s_iCacheVectorReg.DATAB
sprDataIn[3] => s_dCacheVectorReg.DATAB
sprDataIn[3] => s_irqVectorReg.DATAB
sprDataIn[3] => s_invalidVectorReg.DATAB
sprDataIn[3] => s_systemVectorReg.DATAB
sprDataIn[4] => s_iCacheVectorReg.DATAB
sprDataIn[4] => s_dCacheVectorReg.DATAB
sprDataIn[4] => s_irqVectorReg.DATAB
sprDataIn[4] => s_invalidVectorReg.DATAB
sprDataIn[4] => s_systemVectorReg.DATAB
sprDataIn[5] => s_iCacheVectorReg.DATAB
sprDataIn[5] => s_dCacheVectorReg.DATAB
sprDataIn[5] => s_irqVectorReg.DATAB
sprDataIn[5] => s_invalidVectorReg.DATAB
sprDataIn[5] => s_systemVectorReg.DATAB
sprDataIn[6] => s_iCacheVectorReg.DATAB
sprDataIn[6] => s_dCacheVectorReg.DATAB
sprDataIn[6] => s_irqVectorReg.DATAB
sprDataIn[6] => s_invalidVectorReg.DATAB
sprDataIn[6] => s_systemVectorReg.DATAB
sprDataIn[7] => s_iCacheVectorReg.DATAB
sprDataIn[7] => s_dCacheVectorReg.DATAB
sprDataIn[7] => s_irqVectorReg.DATAB
sprDataIn[7] => s_invalidVectorReg.DATAB
sprDataIn[7] => s_systemVectorReg.DATAB
sprDataIn[8] => s_iCacheVectorReg.DATAB
sprDataIn[8] => s_dCacheVectorReg.DATAB
sprDataIn[8] => s_irqVectorReg.DATAB
sprDataIn[8] => s_invalidVectorReg.DATAB
sprDataIn[8] => s_systemVectorReg.DATAB
sprDataIn[9] => s_iCacheVectorReg.DATAB
sprDataIn[9] => s_dCacheVectorReg.DATAB
sprDataIn[9] => s_irqVectorReg.DATAB
sprDataIn[9] => s_invalidVectorReg.DATAB
sprDataIn[9] => s_systemVectorReg.DATAB
sprDataIn[10] => s_iCacheVectorReg.DATAB
sprDataIn[10] => s_dCacheVectorReg.DATAB
sprDataIn[10] => s_irqVectorReg.DATAB
sprDataIn[10] => s_invalidVectorReg.DATAB
sprDataIn[10] => s_systemVectorReg.DATAB
sprDataIn[11] => s_iCacheVectorReg.DATAB
sprDataIn[11] => s_dCacheVectorReg.DATAB
sprDataIn[11] => s_irqVectorReg.DATAB
sprDataIn[11] => s_invalidVectorReg.DATAB
sprDataIn[11] => s_systemVectorReg.DATAB
sprDataIn[12] => s_iCacheVectorReg.DATAB
sprDataIn[12] => s_dCacheVectorReg.DATAB
sprDataIn[12] => s_irqVectorReg.DATAB
sprDataIn[12] => s_invalidVectorReg.DATAB
sprDataIn[12] => s_systemVectorReg.DATAB
sprDataIn[13] => s_iCacheVectorReg.DATAB
sprDataIn[13] => s_dCacheVectorReg.DATAB
sprDataIn[13] => s_irqVectorReg.DATAB
sprDataIn[13] => s_invalidVectorReg.DATAB
sprDataIn[13] => s_systemVectorReg.DATAB
sprDataIn[14] => s_iCacheVectorReg.DATAB
sprDataIn[14] => s_dCacheVectorReg.DATAB
sprDataIn[14] => s_irqVectorReg.DATAB
sprDataIn[14] => s_invalidVectorReg.DATAB
sprDataIn[14] => s_systemVectorReg.DATAB
sprDataIn[15] => s_iCacheVectorReg.DATAB
sprDataIn[15] => s_dCacheVectorReg.DATAB
sprDataIn[15] => s_irqVectorReg.DATAB
sprDataIn[15] => s_invalidVectorReg.DATAB
sprDataIn[15] => s_systemVectorReg.DATAB
sprDataIn[16] => s_iCacheVectorReg.DATAB
sprDataIn[16] => s_dCacheVectorReg.DATAB
sprDataIn[16] => s_irqVectorReg.DATAB
sprDataIn[16] => s_invalidVectorReg.DATAB
sprDataIn[16] => s_systemVectorReg.DATAB
sprDataIn[17] => s_iCacheVectorReg.DATAB
sprDataIn[17] => s_dCacheVectorReg.DATAB
sprDataIn[17] => s_irqVectorReg.DATAB
sprDataIn[17] => s_invalidVectorReg.DATAB
sprDataIn[17] => s_systemVectorReg.DATAB
sprDataIn[18] => s_iCacheVectorReg.DATAB
sprDataIn[18] => s_dCacheVectorReg.DATAB
sprDataIn[18] => s_irqVectorReg.DATAB
sprDataIn[18] => s_invalidVectorReg.DATAB
sprDataIn[18] => s_systemVectorReg.DATAB
sprDataIn[19] => s_iCacheVectorReg.DATAB
sprDataIn[19] => s_dCacheVectorReg.DATAB
sprDataIn[19] => s_irqVectorReg.DATAB
sprDataIn[19] => s_invalidVectorReg.DATAB
sprDataIn[19] => s_systemVectorReg.DATAB
sprDataIn[20] => s_iCacheVectorReg.DATAB
sprDataIn[20] => s_dCacheVectorReg.DATAB
sprDataIn[20] => s_irqVectorReg.DATAB
sprDataIn[20] => s_invalidVectorReg.DATAB
sprDataIn[20] => s_systemVectorReg.DATAB
sprDataIn[21] => s_iCacheVectorReg.DATAB
sprDataIn[21] => s_dCacheVectorReg.DATAB
sprDataIn[21] => s_irqVectorReg.DATAB
sprDataIn[21] => s_invalidVectorReg.DATAB
sprDataIn[21] => s_systemVectorReg.DATAB
sprDataIn[22] => s_iCacheVectorReg.DATAB
sprDataIn[22] => s_dCacheVectorReg.DATAB
sprDataIn[22] => s_irqVectorReg.DATAB
sprDataIn[22] => s_invalidVectorReg.DATAB
sprDataIn[22] => s_systemVectorReg.DATAB
sprDataIn[23] => s_iCacheVectorReg.DATAB
sprDataIn[23] => s_dCacheVectorReg.DATAB
sprDataIn[23] => s_irqVectorReg.DATAB
sprDataIn[23] => s_invalidVectorReg.DATAB
sprDataIn[23] => s_systemVectorReg.DATAB
sprDataIn[24] => s_iCacheVectorReg.DATAB
sprDataIn[24] => s_dCacheVectorReg.DATAB
sprDataIn[24] => s_irqVectorReg.DATAB
sprDataIn[24] => s_invalidVectorReg.DATAB
sprDataIn[24] => s_systemVectorReg.DATAB
sprDataIn[25] => s_iCacheVectorReg.DATAB
sprDataIn[25] => s_dCacheVectorReg.DATAB
sprDataIn[25] => s_irqVectorReg.DATAB
sprDataIn[25] => s_invalidVectorReg.DATAB
sprDataIn[25] => s_systemVectorReg.DATAB
sprDataIn[26] => s_iCacheVectorReg.DATAB
sprDataIn[26] => s_dCacheVectorReg.DATAB
sprDataIn[26] => s_irqVectorReg.DATAB
sprDataIn[26] => s_invalidVectorReg.DATAB
sprDataIn[26] => s_systemVectorReg.DATAB
sprDataIn[27] => s_iCacheVectorReg.DATAB
sprDataIn[27] => s_dCacheVectorReg.DATAB
sprDataIn[27] => s_irqVectorReg.DATAB
sprDataIn[27] => s_invalidVectorReg.DATAB
sprDataIn[27] => s_systemVectorReg.DATAB
sprDataIn[28] => ~NO_FANOUT~
sprDataIn[29] => ~NO_FANOUT~
sprDataIn[30] => ~NO_FANOUT~
sprDataIn[31] => ~NO_FANOUT~
exeExcepMode[0] => s_exceptionReg.DATAB
exeExcepMode[0] => Mux0.IN5
exeExcepMode[0] => Mux1.IN5
exeExcepMode[0] => Mux2.IN5
exeExcepMode[0] => Mux3.IN5
exeExcepMode[0] => Mux4.IN5
exeExcepMode[0] => Mux5.IN5
exeExcepMode[0] => Mux6.IN5
exeExcepMode[0] => Mux7.IN5
exeExcepMode[0] => Mux8.IN5
exeExcepMode[0] => Mux9.IN5
exeExcepMode[0] => Mux10.IN5
exeExcepMode[0] => Mux11.IN5
exeExcepMode[0] => Mux12.IN5
exeExcepMode[0] => Mux13.IN5
exeExcepMode[0] => Mux14.IN5
exeExcepMode[0] => Mux15.IN5
exeExcepMode[0] => Mux16.IN5
exeExcepMode[0] => Mux17.IN5
exeExcepMode[0] => Mux18.IN5
exeExcepMode[0] => Mux19.IN5
exeExcepMode[0] => Mux20.IN5
exeExcepMode[0] => Mux21.IN5
exeExcepMode[0] => Mux22.IN5
exeExcepMode[0] => Mux23.IN5
exeExcepMode[0] => Mux24.IN5
exeExcepMode[0] => Mux25.IN5
exeExcepMode[0] => Mux26.IN5
exeExcepMode[0] => Mux27.IN5
exeExcepMode[0] => Equal0.IN2
exeExcepMode[1] => s_exceptionReg.DATAB
exeExcepMode[1] => Mux0.IN4
exeExcepMode[1] => Mux1.IN4
exeExcepMode[1] => Mux2.IN4
exeExcepMode[1] => Mux3.IN4
exeExcepMode[1] => Mux4.IN4
exeExcepMode[1] => Mux5.IN4
exeExcepMode[1] => Mux6.IN4
exeExcepMode[1] => Mux7.IN4
exeExcepMode[1] => Mux8.IN4
exeExcepMode[1] => Mux9.IN4
exeExcepMode[1] => Mux10.IN4
exeExcepMode[1] => Mux11.IN4
exeExcepMode[1] => Mux12.IN4
exeExcepMode[1] => Mux13.IN4
exeExcepMode[1] => Mux14.IN4
exeExcepMode[1] => Mux15.IN4
exeExcepMode[1] => Mux16.IN4
exeExcepMode[1] => Mux17.IN4
exeExcepMode[1] => Mux18.IN4
exeExcepMode[1] => Mux19.IN4
exeExcepMode[1] => Mux20.IN4
exeExcepMode[1] => Mux21.IN4
exeExcepMode[1] => Mux22.IN4
exeExcepMode[1] => Mux23.IN4
exeExcepMode[1] => Mux24.IN4
exeExcepMode[1] => Mux25.IN4
exeExcepMode[1] => Mux26.IN4
exeExcepMode[1] => Mux27.IN4
exeExcepMode[1] => Equal0.IN1
exeExcepMode[2] => s_exceptionReg.DATAB
exeExcepMode[2] => Mux0.IN3
exeExcepMode[2] => Mux1.IN3
exeExcepMode[2] => Mux2.IN3
exeExcepMode[2] => Mux3.IN3
exeExcepMode[2] => Mux4.IN3
exeExcepMode[2] => Mux5.IN3
exeExcepMode[2] => Mux6.IN3
exeExcepMode[2] => Mux7.IN3
exeExcepMode[2] => Mux8.IN3
exeExcepMode[2] => Mux9.IN3
exeExcepMode[2] => Mux10.IN3
exeExcepMode[2] => Mux11.IN3
exeExcepMode[2] => Mux12.IN3
exeExcepMode[2] => Mux13.IN3
exeExcepMode[2] => Mux14.IN3
exeExcepMode[2] => Mux15.IN3
exeExcepMode[2] => Mux16.IN3
exeExcepMode[2] => Mux17.IN3
exeExcepMode[2] => Mux18.IN3
exeExcepMode[2] => Mux19.IN3
exeExcepMode[2] => Mux20.IN3
exeExcepMode[2] => Mux21.IN3
exeExcepMode[2] => Mux22.IN3
exeExcepMode[2] => Mux23.IN3
exeExcepMode[2] => Mux24.IN3
exeExcepMode[2] => Mux25.IN3
exeExcepMode[2] => Mux26.IN3
exeExcepMode[2] => Mux27.IN3
exeExcepMode[2] => Equal0.IN0
exceptionPrefix => sprDataOut.DATAB
exceptionPrefix => exceptionVector[31].DATAIN
exceptionPrefix => exceptionVector[30].DATAIN
exceptionPrefix => exceptionVector[29].DATAIN
exceptionPrefix => exceptionVector[28].DATAIN
exceptionVector[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[7] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[8] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[9] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[10] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[11] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[12] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[13] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[14] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[15] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[16] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[17] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[18] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[19] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[20] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[21] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[22] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[23] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[24] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[25] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[26] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[27] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[28] <= exceptionPrefix.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[29] <= exceptionPrefix.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[30] <= exceptionPrefix.DB_MAX_OUTPUT_PORT_TYPE
exceptionVector[31] <= exceptionPrefix.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|memoryStage:mem
cpuClock => wbStageLoadPending~reg0.CLK
cpuClock => wbWriteData[0]~reg0.CLK
cpuClock => wbWriteData[1]~reg0.CLK
cpuClock => wbWriteData[2]~reg0.CLK
cpuClock => wbWriteData[3]~reg0.CLK
cpuClock => wbWriteData[4]~reg0.CLK
cpuClock => wbWriteData[5]~reg0.CLK
cpuClock => wbWriteData[6]~reg0.CLK
cpuClock => wbWriteData[7]~reg0.CLK
cpuClock => wbWriteData[8]~reg0.CLK
cpuClock => wbWriteData[9]~reg0.CLK
cpuClock => wbWriteData[10]~reg0.CLK
cpuClock => wbWriteData[11]~reg0.CLK
cpuClock => wbWriteData[12]~reg0.CLK
cpuClock => wbWriteData[13]~reg0.CLK
cpuClock => wbWriteData[14]~reg0.CLK
cpuClock => wbWriteData[15]~reg0.CLK
cpuClock => wbWriteData[16]~reg0.CLK
cpuClock => wbWriteData[17]~reg0.CLK
cpuClock => wbWriteData[18]~reg0.CLK
cpuClock => wbWriteData[19]~reg0.CLK
cpuClock => wbWriteData[20]~reg0.CLK
cpuClock => wbWriteData[21]~reg0.CLK
cpuClock => wbWriteData[22]~reg0.CLK
cpuClock => wbWriteData[23]~reg0.CLK
cpuClock => wbWriteData[24]~reg0.CLK
cpuClock => wbWriteData[25]~reg0.CLK
cpuClock => wbWriteData[26]~reg0.CLK
cpuClock => wbWriteData[27]~reg0.CLK
cpuClock => wbWriteData[28]~reg0.CLK
cpuClock => wbWriteData[29]~reg0.CLK
cpuClock => wbWriteData[30]~reg0.CLK
cpuClock => wbWriteData[31]~reg0.CLK
cpuClock => wbWriteIndex[0]~reg0.CLK
cpuClock => wbWriteIndex[1]~reg0.CLK
cpuClock => wbWriteIndex[2]~reg0.CLK
cpuClock => wbWriteIndex[3]~reg0.CLK
cpuClock => wbWriteIndex[4]~reg0.CLK
cpuClock => wbWriteEnable~reg0.CLK
cpuReset => wbWriteEnable.OUTPUTSELECT
cpuReset => wbWriteIndex.OUTPUTSELECT
cpuReset => wbWriteIndex.OUTPUTSELECT
cpuReset => wbWriteIndex.OUTPUTSELECT
cpuReset => wbWriteIndex.OUTPUTSELECT
cpuReset => wbWriteIndex.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbWriteData.OUTPUTSELECT
cpuReset => wbStageLoadPending.OUTPUTSELECT
stall => wbWriteEnable.OUTPUTSELECT
stall => wbWriteIndex.OUTPUTSELECT
stall => wbWriteIndex.OUTPUTSELECT
stall => wbWriteIndex.OUTPUTSELECT
stall => wbWriteIndex.OUTPUTSELECT
stall => wbWriteIndex.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbWriteData.OUTPUTSELECT
stall => wbStageLoadPending.OUTPUTSELECT
wbLoadMode[0] => Equal0.IN2
wbLoadMode[1] => Equal0.IN1
wbLoadMode[2] => Equal0.IN0
wbWriteDataIn[0] => wbWriteData.DATAB
wbWriteDataIn[1] => wbWriteData.DATAB
wbWriteDataIn[2] => wbWriteData.DATAB
wbWriteDataIn[3] => wbWriteData.DATAB
wbWriteDataIn[4] => wbWriteData.DATAB
wbWriteDataIn[5] => wbWriteData.DATAB
wbWriteDataIn[6] => wbWriteData.DATAB
wbWriteDataIn[7] => wbWriteData.DATAB
wbWriteDataIn[8] => wbWriteData.DATAB
wbWriteDataIn[9] => wbWriteData.DATAB
wbWriteDataIn[10] => wbWriteData.DATAB
wbWriteDataIn[11] => wbWriteData.DATAB
wbWriteDataIn[12] => wbWriteData.DATAB
wbWriteDataIn[13] => wbWriteData.DATAB
wbWriteDataIn[14] => wbWriteData.DATAB
wbWriteDataIn[15] => wbWriteData.DATAB
wbWriteDataIn[16] => wbWriteData.DATAB
wbWriteDataIn[17] => wbWriteData.DATAB
wbWriteDataIn[18] => wbWriteData.DATAB
wbWriteDataIn[19] => wbWriteData.DATAB
wbWriteDataIn[20] => wbWriteData.DATAB
wbWriteDataIn[21] => wbWriteData.DATAB
wbWriteDataIn[22] => wbWriteData.DATAB
wbWriteDataIn[23] => wbWriteData.DATAB
wbWriteDataIn[24] => wbWriteData.DATAB
wbWriteDataIn[25] => wbWriteData.DATAB
wbWriteDataIn[26] => wbWriteData.DATAB
wbWriteDataIn[27] => wbWriteData.DATAB
wbWriteDataIn[28] => wbWriteData.DATAB
wbWriteDataIn[29] => wbWriteData.DATAB
wbWriteDataIn[30] => wbWriteData.DATAB
wbWriteDataIn[31] => wbWriteData.DATAB
wbWriteIndexIn[0] => wbWriteIndex.DATAB
wbWriteIndexIn[1] => wbWriteIndex.DATAB
wbWriteIndexIn[2] => wbWriteIndex.DATAB
wbWriteIndexIn[3] => wbWriteIndex.DATAB
wbWriteIndexIn[4] => wbWriteIndex.DATAB
wbWriteEnableIn => wbWriteEnable.DATAB
wbStageLoadPending <= wbStageLoadPending~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[0] <= wbWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[1] <= wbWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[2] <= wbWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[3] <= wbWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[4] <= wbWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[5] <= wbWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[6] <= wbWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[7] <= wbWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[8] <= wbWriteData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[9] <= wbWriteData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[10] <= wbWriteData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[11] <= wbWriteData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[12] <= wbWriteData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[13] <= wbWriteData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[14] <= wbWriteData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[15] <= wbWriteData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[16] <= wbWriteData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[17] <= wbWriteData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[18] <= wbWriteData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[19] <= wbWriteData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[20] <= wbWriteData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[21] <= wbWriteData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[22] <= wbWriteData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[23] <= wbWriteData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[24] <= wbWriteData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[25] <= wbWriteData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[26] <= wbWriteData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[27] <= wbWriteData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[28] <= wbWriteData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[29] <= wbWriteData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[30] <= wbWriteData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteData[31] <= wbWriteData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[0] <= wbWriteIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[1] <= wbWriteIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[2] <= wbWriteIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[3] <= wbWriteIndex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteIndex[4] <= wbWriteIndex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbWriteEnable <= wbWriteEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|registerFile:regs
cpuClock => cpuClock.IN64
stall => comb.OUTPUTSELECT
inExceptionMode => ~NO_FANOUT~
writeEnable => comb.DATAB
readAddrA[0] => readAddrA[0].IN32
readAddrA[1] => readAddrA[1].IN32
readAddrA[2] => readAddrA[2].IN32
readAddrA[3] => readAddrA[3].IN32
readAddrA[4] => readAddrA[4].IN32
readAddrB[0] => readAddrB[0].IN32
readAddrB[1] => readAddrB[1].IN32
readAddrB[2] => readAddrB[2].IN32
readAddrB[3] => readAddrB[3].IN32
readAddrB[4] => readAddrB[4].IN32
writeAddr[0] => writeAddr[0].IN64
writeAddr[1] => writeAddr[1].IN64
writeAddr[2] => writeAddr[2].IN64
writeAddr[3] => writeAddr[3].IN64
writeAddr[4] => writeAddr[4].IN64
writeData[0] => writeData[0].IN2
writeData[1] => writeData[1].IN2
writeData[2] => writeData[2].IN2
writeData[3] => writeData[3].IN2
writeData[4] => writeData[4].IN2
writeData[5] => writeData[5].IN2
writeData[6] => writeData[6].IN2
writeData[7] => writeData[7].IN2
writeData[8] => writeData[8].IN2
writeData[9] => writeData[9].IN2
writeData[10] => writeData[10].IN2
writeData[11] => writeData[11].IN2
writeData[12] => writeData[12].IN2
writeData[13] => writeData[13].IN2
writeData[14] => writeData[14].IN2
writeData[15] => writeData[15].IN2
writeData[16] => writeData[16].IN2
writeData[17] => writeData[17].IN2
writeData[18] => writeData[18].IN2
writeData[19] => writeData[19].IN2
writeData[20] => writeData[20].IN2
writeData[21] => writeData[21].IN2
writeData[22] => writeData[22].IN2
writeData[23] => writeData[23].IN2
writeData[24] => writeData[24].IN2
writeData[25] => writeData[25].IN2
writeData[26] => writeData[26].IN2
writeData[27] => writeData[27].IN2
writeData[28] => writeData[28].IN2
writeData[29] => writeData[29].IN2
writeData[30] => writeData[30].IN2
writeData[31] => writeData[31].IN2
dataA[0] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[1] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[2] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[3] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[4] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[5] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[6] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[7] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[8] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[9] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[10] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[11] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[12] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[13] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[14] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[15] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[16] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[17] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[18] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[19] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[20] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[21] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[22] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[23] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[24] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[25] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[26] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[27] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[28] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[29] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[30] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataA[31] <= dataA.DB_MAX_OUTPUT_PORT_TYPE
dataB[0] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[1] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[2] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[3] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[4] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[5] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[6] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[7] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[8] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[9] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[10] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[11] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[12] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[13] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[14] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[15] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[16] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[17] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[18] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[19] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[20] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[21] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[22] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[23] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[24] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[25] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[26] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[27] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[28] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[29] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[30] <= dataB.DB_MAX_OUTPUT_PORT_TYPE
dataB[31] <= dataB.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[1].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[2].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[4].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[5].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[6].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[7].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[8].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[9].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[10].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[11].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[12].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[13].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[14].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[15].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[16].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[17].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[18].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[19].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[20].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[21].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[22].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[23].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[24].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[25].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[26].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[27].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[28].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[29].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[30].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram1
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[31].ram2
clock => mem.we_a.CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a.CLK
clock => mem.CLK0
we => mem.we_a.DATAIN
we => mem.WE
dataIn => mem.data_a.DATAIN
dataIn => mem.DATAIN
writeAddress[0] => mem.waddr_a[0].DATAIN
writeAddress[0] => mem.WADDR
writeAddress[1] => mem.waddr_a[1].DATAIN
writeAddress[1] => mem.WADDR1
writeAddress[2] => mem.waddr_a[2].DATAIN
writeAddress[2] => mem.WADDR2
writeAddress[3] => mem.waddr_a[3].DATAIN
writeAddress[3] => mem.WADDR3
writeAddress[4] => mem.waddr_a[4].DATAIN
writeAddress[4] => mem.WADDR4
readAddress[0] => mem.RADDR
readAddress[1] => mem.RADDR1
readAddress[2] => mem.RADDR2
readAddress[3] => mem.RADDR3
readAddress[4] => mem.RADDR4
dataOut <= mem.DATAOUT


|or1420SingleCore|or1420Top:cpu1|dCache:loadStore
cpuClock => cpuClock.IN1
cpuReset => comb.IN0
cpuReset => s_loadModeReg.OUTPUTSELECT
cpuReset => s_loadModeReg.OUTPUTSELECT
cpuReset => s_loadModeReg.OUTPUTSELECT
cpuReset => s_cacheErrorReg.IN1
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_stateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
cpuReset => s_busStateReg.OUTPUTSELECT
iCacheStall => s_stall.IN1
iCacheStall => comb.IN1
stallOut <= s_stallReg.DB_MAX_OUTPUT_PORT_TYPE
dCacheError <= s_cacheErrorReg.DB_MAX_OUTPUT_PORT_TYPE
storeMode[0] => s_select[0].IN0
storeMode[0] => Equal6.IN3
storeMode[0] => Equal7.IN3
storeMode[0] => Equal1.IN1
storeMode[0] => Equal9.IN0
storeMode[0] => Equal11.IN1
storeMode[0] => Equal12.IN1
storeMode[0] => Equal14.IN0
storeMode[0] => Equal16.IN1
storeMode[0] => Equal17.IN1
storeMode[0] => Equal19.IN0
storeMode[0] => Equal21.IN1
storeMode[0] => Equal22.IN1
storeMode[0] => Equal24.IN0
storeMode[0] => Equal26.IN1
storeMode[0] => Equal27.IN1
storeMode[1] => s_select[1].IN0
storeMode[1] => Equal6.IN2
storeMode[1] => Equal7.IN2
storeMode[1] => Equal1.IN0
storeMode[1] => Equal9.IN1
storeMode[1] => Equal11.IN0
storeMode[1] => Equal12.IN0
storeMode[1] => Equal14.IN1
storeMode[1] => Equal16.IN0
storeMode[1] => Equal17.IN0
storeMode[1] => Equal19.IN1
storeMode[1] => Equal21.IN0
storeMode[1] => Equal22.IN0
storeMode[1] => Equal24.IN1
storeMode[1] => Equal26.IN0
storeMode[1] => Equal27.IN0
loadMode[0] => s_loadModeReg.DATAB
loadMode[0] => s_select[0].IN1
loadMode[0] => Equal0.IN2
loadMode[1] => s_loadModeReg.DATAB
loadMode[1] => s_select[1].IN1
loadMode[1] => Equal0.IN1
loadMode[2] => s_loadModeReg.DATAB
loadMode[2] => Equal0.IN0
memoryAddress[0] => Decoder0.IN1
memoryAddress[0] => Equal10.IN1
memoryAddress[0] => Equal15.IN0
memoryAddress[0] => Equal20.IN1
memoryAddress[0] => Equal25.IN1
memoryAddress[0] => s_memoryAddressReg[0].DATAIN
memoryAddress[1] => Decoder0.IN0
memoryAddress[1] => s_weSpm.IN1
memoryAddress[1] => s_weSpm.IN1
memoryAddress[1] => Selector0.IN5
memoryAddress[1] => Selector1.IN5
memoryAddress[1] => Selector2.IN2
memoryAddress[1] => Selector3.IN2
memoryAddress[1] => Equal10.IN0
memoryAddress[1] => s_weSpm.IN1
memoryAddress[1] => Equal15.IN1
memoryAddress[1] => s_weSpm.IN1
memoryAddress[1] => Equal20.IN0
memoryAddress[1] => Equal25.IN0
memoryAddress[1] => s_memoryAddressReg[1].DATAIN
memoryAddress[2] => comb.DATAB
memoryAddress[2] => s_memoryAddressReg[2].DATAIN
memoryAddress[3] => comb.DATAB
memoryAddress[3] => s_memoryAddressReg[3].DATAIN
memoryAddress[4] => comb.DATAB
memoryAddress[4] => s_memoryAddressReg[4].DATAIN
memoryAddress[5] => comb.DATAB
memoryAddress[5] => s_memoryAddressReg[5].DATAIN
memoryAddress[6] => comb.DATAB
memoryAddress[6] => s_memoryAddressReg[6].DATAIN
memoryAddress[7] => comb.DATAB
memoryAddress[7] => s_memoryAddressReg[7].DATAIN
memoryAddress[8] => comb.DATAB
memoryAddress[8] => s_memoryAddressReg[8].DATAIN
memoryAddress[9] => comb.DATAB
memoryAddress[9] => s_memoryAddressReg[9].DATAIN
memoryAddress[10] => comb.DATAB
memoryAddress[10] => s_memoryAddressReg[10].DATAIN
memoryAddress[11] => comb.DATAB
memoryAddress[11] => s_memoryAddressReg[11].DATAIN
memoryAddress[12] => comb.DATAB
memoryAddress[12] => s_memoryAddressReg[12].DATAIN
memoryAddress[13] => Equal2.IN18
memoryAddress[13] => Equal8.IN18
memoryAddress[13] => Equal13.IN18
memoryAddress[13] => Equal18.IN18
memoryAddress[13] => Equal23.IN18
memoryAddress[13] => s_memoryAddressReg[13].DATAIN
memoryAddress[14] => Equal2.IN17
memoryAddress[14] => Equal8.IN17
memoryAddress[14] => Equal13.IN17
memoryAddress[14] => Equal18.IN17
memoryAddress[14] => Equal23.IN17
memoryAddress[14] => s_memoryAddressReg[14].DATAIN
memoryAddress[15] => Equal2.IN16
memoryAddress[15] => Equal8.IN16
memoryAddress[15] => Equal13.IN16
memoryAddress[15] => Equal18.IN16
memoryAddress[15] => Equal23.IN16
memoryAddress[15] => s_memoryAddressReg[15].DATAIN
memoryAddress[16] => Equal2.IN15
memoryAddress[16] => Equal8.IN15
memoryAddress[16] => Equal13.IN15
memoryAddress[16] => Equal18.IN15
memoryAddress[16] => Equal23.IN15
memoryAddress[16] => s_memoryAddressReg[16].DATAIN
memoryAddress[17] => Equal2.IN14
memoryAddress[17] => Equal8.IN14
memoryAddress[17] => Equal13.IN14
memoryAddress[17] => Equal18.IN14
memoryAddress[17] => Equal23.IN14
memoryAddress[17] => s_memoryAddressReg[17].DATAIN
memoryAddress[18] => Equal2.IN13
memoryAddress[18] => Equal8.IN13
memoryAddress[18] => Equal13.IN13
memoryAddress[18] => Equal18.IN13
memoryAddress[18] => Equal23.IN13
memoryAddress[18] => s_memoryAddressReg[18].DATAIN
memoryAddress[19] => Equal2.IN12
memoryAddress[19] => Equal8.IN12
memoryAddress[19] => Equal13.IN12
memoryAddress[19] => Equal18.IN12
memoryAddress[19] => Equal23.IN12
memoryAddress[19] => s_memoryAddressReg[19].DATAIN
memoryAddress[20] => Equal2.IN11
memoryAddress[20] => Equal8.IN11
memoryAddress[20] => Equal13.IN11
memoryAddress[20] => Equal18.IN11
memoryAddress[20] => Equal23.IN11
memoryAddress[20] => s_memoryAddressReg[20].DATAIN
memoryAddress[21] => Equal2.IN10
memoryAddress[21] => Equal8.IN10
memoryAddress[21] => Equal13.IN10
memoryAddress[21] => Equal18.IN10
memoryAddress[21] => Equal23.IN10
memoryAddress[21] => s_memoryAddressReg[21].DATAIN
memoryAddress[22] => Equal2.IN9
memoryAddress[22] => Equal8.IN9
memoryAddress[22] => Equal13.IN9
memoryAddress[22] => Equal18.IN9
memoryAddress[22] => Equal23.IN9
memoryAddress[22] => s_memoryAddressReg[22].DATAIN
memoryAddress[23] => Equal2.IN8
memoryAddress[23] => Equal8.IN8
memoryAddress[23] => Equal13.IN8
memoryAddress[23] => Equal18.IN8
memoryAddress[23] => Equal23.IN8
memoryAddress[23] => s_memoryAddressReg[23].DATAIN
memoryAddress[24] => Equal2.IN7
memoryAddress[24] => Equal8.IN7
memoryAddress[24] => Equal13.IN7
memoryAddress[24] => Equal18.IN7
memoryAddress[24] => Equal23.IN7
memoryAddress[24] => s_memoryAddressReg[24].DATAIN
memoryAddress[25] => Equal2.IN6
memoryAddress[25] => Equal8.IN6
memoryAddress[25] => Equal13.IN6
memoryAddress[25] => Equal18.IN6
memoryAddress[25] => Equal23.IN6
memoryAddress[25] => s_memoryAddressReg[25].DATAIN
memoryAddress[26] => Equal2.IN5
memoryAddress[26] => Equal8.IN5
memoryAddress[26] => Equal13.IN5
memoryAddress[26] => Equal18.IN5
memoryAddress[26] => Equal23.IN5
memoryAddress[26] => s_memoryAddressReg[26].DATAIN
memoryAddress[27] => Equal2.IN4
memoryAddress[27] => Equal8.IN4
memoryAddress[27] => Equal13.IN4
memoryAddress[27] => Equal18.IN4
memoryAddress[27] => Equal23.IN4
memoryAddress[27] => s_memoryAddressReg[27].DATAIN
memoryAddress[28] => Equal2.IN3
memoryAddress[28] => Equal8.IN3
memoryAddress[28] => Equal13.IN3
memoryAddress[28] => Equal18.IN3
memoryAddress[28] => Equal23.IN3
memoryAddress[28] => s_memoryAddressReg[28].DATAIN
memoryAddress[29] => Equal2.IN2
memoryAddress[29] => Equal8.IN2
memoryAddress[29] => Equal13.IN2
memoryAddress[29] => Equal18.IN2
memoryAddress[29] => Equal23.IN2
memoryAddress[29] => s_memoryAddressReg[29].DATAIN
memoryAddress[30] => Equal2.IN1
memoryAddress[30] => Equal8.IN1
memoryAddress[30] => Equal13.IN1
memoryAddress[30] => Equal18.IN1
memoryAddress[30] => Equal23.IN1
memoryAddress[30] => s_memoryAddressReg[30].DATAIN
memoryAddress[31] => Equal2.IN0
memoryAddress[31] => Equal8.IN0
memoryAddress[31] => Equal13.IN0
memoryAddress[31] => Equal18.IN0
memoryAddress[31] => Equal23.IN0
memoryAddress[31] => s_memoryAddressReg[31].DATAIN
cpuDataIn[0] => Selector11.IN5
cpuDataIn[0] => Selector27.IN5
cpuDataIn[0] => Selector35.IN5
cpuDataIn[1] => Selector10.IN5
cpuDataIn[1] => Selector26.IN5
cpuDataIn[1] => Selector34.IN5
cpuDataIn[2] => Selector9.IN5
cpuDataIn[2] => Selector25.IN5
cpuDataIn[2] => Selector33.IN5
cpuDataIn[3] => Selector8.IN5
cpuDataIn[3] => Selector24.IN5
cpuDataIn[3] => Selector32.IN5
cpuDataIn[4] => Selector7.IN5
cpuDataIn[4] => Selector23.IN5
cpuDataIn[4] => Selector31.IN5
cpuDataIn[5] => Selector6.IN5
cpuDataIn[5] => Selector22.IN5
cpuDataIn[5] => Selector30.IN5
cpuDataIn[6] => Selector5.IN5
cpuDataIn[6] => Selector21.IN5
cpuDataIn[6] => Selector29.IN5
cpuDataIn[7] => Selector4.IN5
cpuDataIn[7] => Selector20.IN5
cpuDataIn[7] => Selector28.IN5
cpuDataIn[8] => Selector19.IN5
cpuDataIn[8] => Selector27.IN4
cpuDataIn[8] => Selector35.IN4
cpuDataIn[9] => Selector18.IN5
cpuDataIn[9] => Selector26.IN4
cpuDataIn[9] => Selector34.IN4
cpuDataIn[10] => Selector17.IN5
cpuDataIn[10] => Selector25.IN4
cpuDataIn[10] => Selector33.IN4
cpuDataIn[11] => Selector16.IN5
cpuDataIn[11] => Selector24.IN4
cpuDataIn[11] => Selector32.IN4
cpuDataIn[12] => Selector15.IN5
cpuDataIn[12] => Selector23.IN4
cpuDataIn[12] => Selector31.IN4
cpuDataIn[13] => Selector14.IN5
cpuDataIn[13] => Selector22.IN4
cpuDataIn[13] => Selector30.IN4
cpuDataIn[14] => Selector13.IN5
cpuDataIn[14] => Selector21.IN4
cpuDataIn[14] => Selector29.IN4
cpuDataIn[15] => Selector12.IN5
cpuDataIn[15] => Selector20.IN4
cpuDataIn[15] => Selector28.IN4
cpuDataIn[16] => Selector11.IN4
cpuDataIn[16] => Selector19.IN4
cpuDataIn[16] => Selector27.IN3
cpuDataIn[17] => Selector10.IN4
cpuDataIn[17] => Selector18.IN4
cpuDataIn[17] => Selector26.IN3
cpuDataIn[18] => Selector9.IN4
cpuDataIn[18] => Selector17.IN4
cpuDataIn[18] => Selector25.IN3
cpuDataIn[19] => Selector8.IN4
cpuDataIn[19] => Selector16.IN4
cpuDataIn[19] => Selector24.IN3
cpuDataIn[20] => Selector7.IN4
cpuDataIn[20] => Selector15.IN4
cpuDataIn[20] => Selector23.IN3
cpuDataIn[21] => Selector6.IN4
cpuDataIn[21] => Selector14.IN4
cpuDataIn[21] => Selector22.IN3
cpuDataIn[22] => Selector5.IN4
cpuDataIn[22] => Selector13.IN4
cpuDataIn[22] => Selector21.IN3
cpuDataIn[23] => Selector4.IN4
cpuDataIn[23] => Selector12.IN4
cpuDataIn[23] => Selector20.IN3
cpuDataIn[24] => Selector11.IN3
cpuDataIn[24] => Selector19.IN3
cpuDataIn[24] => Selector35.IN3
cpuDataIn[25] => Selector10.IN3
cpuDataIn[25] => Selector18.IN3
cpuDataIn[25] => Selector34.IN3
cpuDataIn[26] => Selector9.IN3
cpuDataIn[26] => Selector17.IN3
cpuDataIn[26] => Selector33.IN3
cpuDataIn[27] => Selector8.IN3
cpuDataIn[27] => Selector16.IN3
cpuDataIn[27] => Selector32.IN3
cpuDataIn[28] => Selector7.IN3
cpuDataIn[28] => Selector15.IN3
cpuDataIn[28] => Selector31.IN3
cpuDataIn[29] => Selector6.IN3
cpuDataIn[29] => Selector14.IN3
cpuDataIn[29] => Selector30.IN3
cpuDataIn[30] => Selector5.IN3
cpuDataIn[30] => Selector13.IN3
cpuDataIn[30] => Selector29.IN3
cpuDataIn[31] => Selector4.IN3
cpuDataIn[31] => Selector12.IN3
cpuDataIn[31] => Selector28.IN3
cpuDataOut[0] <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[1] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[2] <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[3] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[4] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[5] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[6] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[7] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[8] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[9] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[10] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[11] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[12] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[13] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[14] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[15] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[16] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[17] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[18] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[19] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[20] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[21] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[22] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[23] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[24] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[25] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[26] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[27] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[28] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[29] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[30] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
cpuDataOut[31] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
weRegister <= weRegister.DB_MAX_OUTPUT_PORT_TYPE
requestTheBus <= requestTheBus.DB_MAX_OUTPUT_PORT_TYPE
busAccessGranted => s_busStateNext.INIT_TRANSACTION.DATAB
busAccessGranted => Selector71.IN1
busErrorIn => s_busStateNext.OUTPUTSELECT
busErrorIn => s_busStateNext.OUTPUTSELECT
busErrorIn => s_busStateNext.OUTPUTSELECT
busErrorIn => s_busStateNext.OUTPUTSELECT
busErrorIn => Selector73.IN1
busyIn => s_busStateNext.DATAA
busyIn => s_busStateNext.DATAA
beginTransactionOut <= beginTransactionOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataIn[0] => s_fetchedDataReg[0].DATAIN
addressDataIn[1] => s_fetchedDataReg[1].DATAIN
addressDataIn[2] => s_fetchedDataReg[2].DATAIN
addressDataIn[3] => s_fetchedDataReg[3].DATAIN
addressDataIn[4] => s_fetchedDataReg[4].DATAIN
addressDataIn[5] => s_fetchedDataReg[5].DATAIN
addressDataIn[6] => s_fetchedDataReg[6].DATAIN
addressDataIn[7] => s_fetchedDataReg[7].DATAIN
addressDataIn[8] => s_fetchedDataReg[8].DATAIN
addressDataIn[9] => s_fetchedDataReg[9].DATAIN
addressDataIn[10] => s_fetchedDataReg[10].DATAIN
addressDataIn[11] => s_fetchedDataReg[11].DATAIN
addressDataIn[12] => s_fetchedDataReg[12].DATAIN
addressDataIn[13] => s_fetchedDataReg[13].DATAIN
addressDataIn[14] => s_fetchedDataReg[14].DATAIN
addressDataIn[15] => s_fetchedDataReg[15].DATAIN
addressDataIn[16] => s_fetchedDataReg[16].DATAIN
addressDataIn[17] => s_fetchedDataReg[17].DATAIN
addressDataIn[18] => s_fetchedDataReg[18].DATAIN
addressDataIn[19] => s_fetchedDataReg[19].DATAIN
addressDataIn[20] => s_fetchedDataReg[20].DATAIN
addressDataIn[21] => s_fetchedDataReg[21].DATAIN
addressDataIn[22] => s_fetchedDataReg[22].DATAIN
addressDataIn[23] => s_fetchedDataReg[23].DATAIN
addressDataIn[24] => s_fetchedDataReg[24].DATAIN
addressDataIn[25] => s_fetchedDataReg[25].DATAIN
addressDataIn[26] => s_fetchedDataReg[26].DATAIN
addressDataIn[27] => s_fetchedDataReg[27].DATAIN
addressDataIn[28] => s_fetchedDataReg[28].DATAIN
addressDataIn[29] => s_fetchedDataReg[29].DATAIN
addressDataIn[30] => s_fetchedDataReg[30].DATAIN
addressDataIn[31] => s_fetchedDataReg[31].DATAIN
addressDataOut[0] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= addressDataOut.DB_MAX_OUTPUT_PORT_TYPE
endTransactionIn => s_busStateNext.DATAA
endTransactionIn => s_busStateNext.DATAA
endTransactionOut <= endTransactionOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[0] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[1] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[2] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[3] <= byteEnablesOut.DB_MAX_OUTPUT_PORT_TYPE
dataValidIn => s_fetchedDataReg.IN0
dataValidOut <= dataValidOut.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[0] <= <GND>
burstSizeOut[1] <= <GND>
burstSizeOut[2] <= <GND>
burstSizeOut[3] <= <GND>
burstSizeOut[4] <= <GND>
burstSizeOut[5] <= <GND>
burstSizeOut[6] <= <GND>
burstSizeOut[7] <= <GND>
readNotWriteOut <= readNotWriteOut.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm
clock => byteRam0.we_a.CLK
clock => byteRam0.waddr_a[10].CLK
clock => byteRam0.waddr_a[9].CLK
clock => byteRam0.waddr_a[8].CLK
clock => byteRam0.waddr_a[7].CLK
clock => byteRam0.waddr_a[6].CLK
clock => byteRam0.waddr_a[5].CLK
clock => byteRam0.waddr_a[4].CLK
clock => byteRam0.waddr_a[3].CLK
clock => byteRam0.waddr_a[2].CLK
clock => byteRam0.waddr_a[1].CLK
clock => byteRam0.waddr_a[0].CLK
clock => byteRam0.data_a[7].CLK
clock => byteRam0.data_a[6].CLK
clock => byteRam0.data_a[5].CLK
clock => byteRam0.data_a[4].CLK
clock => byteRam0.data_a[3].CLK
clock => byteRam0.data_a[2].CLK
clock => byteRam0.data_a[1].CLK
clock => byteRam0.data_a[0].CLK
clock => byteRam1.we_a.CLK
clock => byteRam1.waddr_a[10].CLK
clock => byteRam1.waddr_a[9].CLK
clock => byteRam1.waddr_a[8].CLK
clock => byteRam1.waddr_a[7].CLK
clock => byteRam1.waddr_a[6].CLK
clock => byteRam1.waddr_a[5].CLK
clock => byteRam1.waddr_a[4].CLK
clock => byteRam1.waddr_a[3].CLK
clock => byteRam1.waddr_a[2].CLK
clock => byteRam1.waddr_a[1].CLK
clock => byteRam1.waddr_a[0].CLK
clock => byteRam1.data_a[7].CLK
clock => byteRam1.data_a[6].CLK
clock => byteRam1.data_a[5].CLK
clock => byteRam1.data_a[4].CLK
clock => byteRam1.data_a[3].CLK
clock => byteRam1.data_a[2].CLK
clock => byteRam1.data_a[1].CLK
clock => byteRam1.data_a[0].CLK
clock => byteRam2.we_a.CLK
clock => byteRam2.waddr_a[10].CLK
clock => byteRam2.waddr_a[9].CLK
clock => byteRam2.waddr_a[8].CLK
clock => byteRam2.waddr_a[7].CLK
clock => byteRam2.waddr_a[6].CLK
clock => byteRam2.waddr_a[5].CLK
clock => byteRam2.waddr_a[4].CLK
clock => byteRam2.waddr_a[3].CLK
clock => byteRam2.waddr_a[2].CLK
clock => byteRam2.waddr_a[1].CLK
clock => byteRam2.waddr_a[0].CLK
clock => byteRam2.data_a[7].CLK
clock => byteRam2.data_a[6].CLK
clock => byteRam2.data_a[5].CLK
clock => byteRam2.data_a[4].CLK
clock => byteRam2.data_a[3].CLK
clock => byteRam2.data_a[2].CLK
clock => byteRam2.data_a[1].CLK
clock => byteRam2.data_a[0].CLK
clock => byteRam3.we_a.CLK
clock => byteRam3.waddr_a[10].CLK
clock => byteRam3.waddr_a[9].CLK
clock => byteRam3.waddr_a[8].CLK
clock => byteRam3.waddr_a[7].CLK
clock => byteRam3.waddr_a[6].CLK
clock => byteRam3.waddr_a[5].CLK
clock => byteRam3.waddr_a[4].CLK
clock => byteRam3.waddr_a[3].CLK
clock => byteRam3.waddr_a[2].CLK
clock => byteRam3.waddr_a[1].CLK
clock => byteRam3.waddr_a[0].CLK
clock => byteRam3.data_a[7].CLK
clock => byteRam3.data_a[6].CLK
clock => byteRam3.data_a[5].CLK
clock => byteRam3.data_a[4].CLK
clock => byteRam3.data_a[3].CLK
clock => byteRam3.data_a[2].CLK
clock => byteRam3.data_a[1].CLK
clock => byteRam3.data_a[0].CLK
clock => dataOut[24]~reg0.CLK
clock => dataOut[25]~reg0.CLK
clock => dataOut[26]~reg0.CLK
clock => dataOut[27]~reg0.CLK
clock => dataOut[28]~reg0.CLK
clock => dataOut[29]~reg0.CLK
clock => dataOut[30]~reg0.CLK
clock => dataOut[31]~reg0.CLK
clock => dataOut[16]~reg0.CLK
clock => dataOut[17]~reg0.CLK
clock => dataOut[18]~reg0.CLK
clock => dataOut[19]~reg0.CLK
clock => dataOut[20]~reg0.CLK
clock => dataOut[21]~reg0.CLK
clock => dataOut[22]~reg0.CLK
clock => dataOut[23]~reg0.CLK
clock => dataOut[8]~reg0.CLK
clock => dataOut[9]~reg0.CLK
clock => dataOut[10]~reg0.CLK
clock => dataOut[11]~reg0.CLK
clock => dataOut[12]~reg0.CLK
clock => dataOut[13]~reg0.CLK
clock => dataOut[14]~reg0.CLK
clock => dataOut[15]~reg0.CLK
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => dataOut[4]~reg0.CLK
clock => dataOut[5]~reg0.CLK
clock => dataOut[6]~reg0.CLK
clock => dataOut[7]~reg0.CLK
clock => byteRam0.CLK0
clock => byteRam1.CLK0
clock => byteRam2.CLK0
clock => byteRam3.CLK0
byteWe[0] => byteRam0.we_a.DATAIN
byteWe[0] => byteRam0.WE
byteWe[1] => byteRam1.we_a.DATAIN
byteWe[1] => byteRam1.WE
byteWe[2] => byteRam2.we_a.DATAIN
byteWe[2] => byteRam2.WE
byteWe[3] => byteRam3.we_a.DATAIN
byteWe[3] => byteRam3.WE
address[0] => byteRam0.waddr_a[0].DATAIN
address[0] => byteRam1.waddr_a[0].DATAIN
address[0] => byteRam2.waddr_a[0].DATAIN
address[0] => byteRam3.waddr_a[0].DATAIN
address[0] => byteRam0.WADDR
address[0] => byteRam0.RADDR
address[0] => byteRam1.WADDR
address[0] => byteRam1.RADDR
address[0] => byteRam2.WADDR
address[0] => byteRam2.RADDR
address[0] => byteRam3.WADDR
address[0] => byteRam3.RADDR
address[1] => byteRam0.waddr_a[1].DATAIN
address[1] => byteRam1.waddr_a[1].DATAIN
address[1] => byteRam2.waddr_a[1].DATAIN
address[1] => byteRam3.waddr_a[1].DATAIN
address[1] => byteRam0.WADDR1
address[1] => byteRam0.RADDR1
address[1] => byteRam1.WADDR1
address[1] => byteRam1.RADDR1
address[1] => byteRam2.WADDR1
address[1] => byteRam2.RADDR1
address[1] => byteRam3.WADDR1
address[1] => byteRam3.RADDR1
address[2] => byteRam0.waddr_a[2].DATAIN
address[2] => byteRam1.waddr_a[2].DATAIN
address[2] => byteRam2.waddr_a[2].DATAIN
address[2] => byteRam3.waddr_a[2].DATAIN
address[2] => byteRam0.WADDR2
address[2] => byteRam0.RADDR2
address[2] => byteRam1.WADDR2
address[2] => byteRam1.RADDR2
address[2] => byteRam2.WADDR2
address[2] => byteRam2.RADDR2
address[2] => byteRam3.WADDR2
address[2] => byteRam3.RADDR2
address[3] => byteRam0.waddr_a[3].DATAIN
address[3] => byteRam1.waddr_a[3].DATAIN
address[3] => byteRam2.waddr_a[3].DATAIN
address[3] => byteRam3.waddr_a[3].DATAIN
address[3] => byteRam0.WADDR3
address[3] => byteRam0.RADDR3
address[3] => byteRam1.WADDR3
address[3] => byteRam1.RADDR3
address[3] => byteRam2.WADDR3
address[3] => byteRam2.RADDR3
address[3] => byteRam3.WADDR3
address[3] => byteRam3.RADDR3
address[4] => byteRam0.waddr_a[4].DATAIN
address[4] => byteRam1.waddr_a[4].DATAIN
address[4] => byteRam2.waddr_a[4].DATAIN
address[4] => byteRam3.waddr_a[4].DATAIN
address[4] => byteRam0.WADDR4
address[4] => byteRam0.RADDR4
address[4] => byteRam1.WADDR4
address[4] => byteRam1.RADDR4
address[4] => byteRam2.WADDR4
address[4] => byteRam2.RADDR4
address[4] => byteRam3.WADDR4
address[4] => byteRam3.RADDR4
address[5] => byteRam0.waddr_a[5].DATAIN
address[5] => byteRam1.waddr_a[5].DATAIN
address[5] => byteRam2.waddr_a[5].DATAIN
address[5] => byteRam3.waddr_a[5].DATAIN
address[5] => byteRam0.WADDR5
address[5] => byteRam0.RADDR5
address[5] => byteRam1.WADDR5
address[5] => byteRam1.RADDR5
address[5] => byteRam2.WADDR5
address[5] => byteRam2.RADDR5
address[5] => byteRam3.WADDR5
address[5] => byteRam3.RADDR5
address[6] => byteRam0.waddr_a[6].DATAIN
address[6] => byteRam1.waddr_a[6].DATAIN
address[6] => byteRam2.waddr_a[6].DATAIN
address[6] => byteRam3.waddr_a[6].DATAIN
address[6] => byteRam0.WADDR6
address[6] => byteRam0.RADDR6
address[6] => byteRam1.WADDR6
address[6] => byteRam1.RADDR6
address[6] => byteRam2.WADDR6
address[6] => byteRam2.RADDR6
address[6] => byteRam3.WADDR6
address[6] => byteRam3.RADDR6
address[7] => byteRam0.waddr_a[7].DATAIN
address[7] => byteRam1.waddr_a[7].DATAIN
address[7] => byteRam2.waddr_a[7].DATAIN
address[7] => byteRam3.waddr_a[7].DATAIN
address[7] => byteRam0.WADDR7
address[7] => byteRam0.RADDR7
address[7] => byteRam1.WADDR7
address[7] => byteRam1.RADDR7
address[7] => byteRam2.WADDR7
address[7] => byteRam2.RADDR7
address[7] => byteRam3.WADDR7
address[7] => byteRam3.RADDR7
address[8] => byteRam0.waddr_a[8].DATAIN
address[8] => byteRam1.waddr_a[8].DATAIN
address[8] => byteRam2.waddr_a[8].DATAIN
address[8] => byteRam3.waddr_a[8].DATAIN
address[8] => byteRam0.WADDR8
address[8] => byteRam0.RADDR8
address[8] => byteRam1.WADDR8
address[8] => byteRam1.RADDR8
address[8] => byteRam2.WADDR8
address[8] => byteRam2.RADDR8
address[8] => byteRam3.WADDR8
address[8] => byteRam3.RADDR8
address[9] => byteRam0.waddr_a[9].DATAIN
address[9] => byteRam1.waddr_a[9].DATAIN
address[9] => byteRam2.waddr_a[9].DATAIN
address[9] => byteRam3.waddr_a[9].DATAIN
address[9] => byteRam0.WADDR9
address[9] => byteRam0.RADDR9
address[9] => byteRam1.WADDR9
address[9] => byteRam1.RADDR9
address[9] => byteRam2.WADDR9
address[9] => byteRam2.RADDR9
address[9] => byteRam3.WADDR9
address[9] => byteRam3.RADDR9
address[10] => byteRam0.waddr_a[10].DATAIN
address[10] => byteRam1.waddr_a[10].DATAIN
address[10] => byteRam2.waddr_a[10].DATAIN
address[10] => byteRam3.waddr_a[10].DATAIN
address[10] => byteRam0.WADDR10
address[10] => byteRam0.RADDR10
address[10] => byteRam1.WADDR10
address[10] => byteRam1.RADDR10
address[10] => byteRam2.WADDR10
address[10] => byteRam2.RADDR10
address[10] => byteRam3.WADDR10
address[10] => byteRam3.RADDR10
dataIn[0] => byteRam0.data_a[0].DATAIN
dataIn[0] => byteRam0.DATAIN
dataIn[1] => byteRam0.data_a[1].DATAIN
dataIn[1] => byteRam0.DATAIN1
dataIn[2] => byteRam0.data_a[2].DATAIN
dataIn[2] => byteRam0.DATAIN2
dataIn[3] => byteRam0.data_a[3].DATAIN
dataIn[3] => byteRam0.DATAIN3
dataIn[4] => byteRam0.data_a[4].DATAIN
dataIn[4] => byteRam0.DATAIN4
dataIn[5] => byteRam0.data_a[5].DATAIN
dataIn[5] => byteRam0.DATAIN5
dataIn[6] => byteRam0.data_a[6].DATAIN
dataIn[6] => byteRam0.DATAIN6
dataIn[7] => byteRam0.data_a[7].DATAIN
dataIn[7] => byteRam0.DATAIN7
dataIn[8] => byteRam1.data_a[0].DATAIN
dataIn[8] => byteRam1.DATAIN
dataIn[9] => byteRam1.data_a[1].DATAIN
dataIn[9] => byteRam1.DATAIN1
dataIn[10] => byteRam1.data_a[2].DATAIN
dataIn[10] => byteRam1.DATAIN2
dataIn[11] => byteRam1.data_a[3].DATAIN
dataIn[11] => byteRam1.DATAIN3
dataIn[12] => byteRam1.data_a[4].DATAIN
dataIn[12] => byteRam1.DATAIN4
dataIn[13] => byteRam1.data_a[5].DATAIN
dataIn[13] => byteRam1.DATAIN5
dataIn[14] => byteRam1.data_a[6].DATAIN
dataIn[14] => byteRam1.DATAIN6
dataIn[15] => byteRam1.data_a[7].DATAIN
dataIn[15] => byteRam1.DATAIN7
dataIn[16] => byteRam2.data_a[0].DATAIN
dataIn[16] => byteRam2.DATAIN
dataIn[17] => byteRam2.data_a[1].DATAIN
dataIn[17] => byteRam2.DATAIN1
dataIn[18] => byteRam2.data_a[2].DATAIN
dataIn[18] => byteRam2.DATAIN2
dataIn[19] => byteRam2.data_a[3].DATAIN
dataIn[19] => byteRam2.DATAIN3
dataIn[20] => byteRam2.data_a[4].DATAIN
dataIn[20] => byteRam2.DATAIN4
dataIn[21] => byteRam2.data_a[5].DATAIN
dataIn[21] => byteRam2.DATAIN5
dataIn[22] => byteRam2.data_a[6].DATAIN
dataIn[22] => byteRam2.DATAIN6
dataIn[23] => byteRam2.data_a[7].DATAIN
dataIn[23] => byteRam2.DATAIN7
dataIn[24] => byteRam3.data_a[0].DATAIN
dataIn[24] => byteRam3.DATAIN
dataIn[25] => byteRam3.data_a[1].DATAIN
dataIn[25] => byteRam3.DATAIN1
dataIn[26] => byteRam3.data_a[2].DATAIN
dataIn[26] => byteRam3.DATAIN2
dataIn[27] => byteRam3.data_a[3].DATAIN
dataIn[27] => byteRam3.DATAIN3
dataIn[28] => byteRam3.data_a[4].DATAIN
dataIn[28] => byteRam3.DATAIN4
dataIn[29] => byteRam3.data_a[5].DATAIN
dataIn[29] => byteRam3.DATAIN5
dataIn[30] => byteRam3.data_a[6].DATAIN
dataIn[30] => byteRam3.DATAIN6
dataIn[31] => byteRam3.data_a[7].DATAIN
dataIn[31] => byteRam3.DATAIN7
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq
clock => clock.IN7
reset => reset.IN1
referenceClock => referenceClock.IN1
biosBypass => s_procFreqIdReg.DATAB
biosBypass => s_procFreqIdReg.DATAB
procFreqId[0] <= s_procFreqIdReg[0].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[1] <= s_procFreqIdReg[1].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[2] <= s_procFreqIdReg[2].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[3] <= s_procFreqIdReg[3].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[4] <= s_procFreqIdReg[4].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[5] <= s_procFreqIdReg[5].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[6] <= s_procFreqIdReg[6].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[7] <= s_procFreqIdReg[7].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[8] <= s_procFreqIdReg[8].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[9] <= s_procFreqIdReg[9].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[10] <= s_procFreqIdReg[10].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[11] <= s_procFreqIdReg[11].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[12] <= s_procFreqIdReg[12].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[13] <= s_procFreqIdReg[13].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[14] <= s_procFreqIdReg[14].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[15] <= s_procFreqIdReg[15].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[16] <= s_procFreqIdReg[16].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[17] <= s_procFreqIdReg[17].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[18] <= s_procFreqIdReg[18].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[19] <= s_procFreqIdReg[19].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[20] <= s_procFreqIdReg[20].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[21] <= s_procFreqIdReg[21].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[22] <= s_procFreqIdReg[22].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[23] <= s_procFreqIdReg[23].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[24] <= s_procFreqIdReg[24].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[25] <= s_procFreqIdReg[25].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[26] <= s_procFreqIdReg[26].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[27] <= s_procFreqIdReg[27].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[28] <= s_procFreqIdReg[28].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[29] <= s_procFreqIdReg[29].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[30] <= s_procFreqIdReg[30].DB_MAX_OUTPUT_PORT_TYPE
procFreqId[31] <= s_procFreqIdReg[31].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|synchroFlop:msync
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[0].dcount
clock => s_countValueReg[0].CLK
clock => s_countValueReg[1].CLK
clock => s_countValueReg[2].CLK
clock => s_countValueReg[3].CLK
reset => comb.IN1
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
enable => comb.DATAB
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
isNine <= comb.DB_MAX_OUTPUT_PORT_TYPE
countValue[0] <= s_countValueReg[0].DB_MAX_OUTPUT_PORT_TYPE
countValue[1] <= s_countValueReg[1].DB_MAX_OUTPUT_PORT_TYPE
countValue[2] <= s_countValueReg[2].DB_MAX_OUTPUT_PORT_TYPE
countValue[3] <= s_countValueReg[3].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[1].dcount
clock => s_countValueReg[0].CLK
clock => s_countValueReg[1].CLK
clock => s_countValueReg[2].CLK
clock => s_countValueReg[3].CLK
reset => comb.IN1
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
enable => comb.DATAB
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
isNine <= comb.DB_MAX_OUTPUT_PORT_TYPE
countValue[0] <= s_countValueReg[0].DB_MAX_OUTPUT_PORT_TYPE
countValue[1] <= s_countValueReg[1].DB_MAX_OUTPUT_PORT_TYPE
countValue[2] <= s_countValueReg[2].DB_MAX_OUTPUT_PORT_TYPE
countValue[3] <= s_countValueReg[3].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[2].dcount
clock => s_countValueReg[0].CLK
clock => s_countValueReg[1].CLK
clock => s_countValueReg[2].CLK
clock => s_countValueReg[3].CLK
reset => comb.IN1
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
enable => comb.DATAB
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
isNine <= comb.DB_MAX_OUTPUT_PORT_TYPE
countValue[0] <= s_countValueReg[0].DB_MAX_OUTPUT_PORT_TYPE
countValue[1] <= s_countValueReg[1].DB_MAX_OUTPUT_PORT_TYPE
countValue[2] <= s_countValueReg[2].DB_MAX_OUTPUT_PORT_TYPE
countValue[3] <= s_countValueReg[3].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[3].dcount
clock => s_countValueReg[0].CLK
clock => s_countValueReg[1].CLK
clock => s_countValueReg[2].CLK
clock => s_countValueReg[3].CLK
reset => comb.IN1
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
enable => comb.DATAB
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
isNine <= comb.DB_MAX_OUTPUT_PORT_TYPE
countValue[0] <= s_countValueReg[0].DB_MAX_OUTPUT_PORT_TYPE
countValue[1] <= s_countValueReg[1].DB_MAX_OUTPUT_PORT_TYPE
countValue[2] <= s_countValueReg[2].DB_MAX_OUTPUT_PORT_TYPE
countValue[3] <= s_countValueReg[3].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[4].dcount
clock => s_countValueReg[0].CLK
clock => s_countValueReg[1].CLK
clock => s_countValueReg[2].CLK
clock => s_countValueReg[3].CLK
reset => comb.IN1
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
enable => comb.DATAB
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
isNine <= comb.DB_MAX_OUTPUT_PORT_TYPE
countValue[0] <= s_countValueReg[0].DB_MAX_OUTPUT_PORT_TYPE
countValue[1] <= s_countValueReg[1].DB_MAX_OUTPUT_PORT_TYPE
countValue[2] <= s_countValueReg[2].DB_MAX_OUTPUT_PORT_TYPE
countValue[3] <= s_countValueReg[3].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|processorId:cpuFreq|decimalCounter:cnt[5].dcount
clock => s_countValueReg[0].CLK
clock => s_countValueReg[1].CLK
clock => s_countValueReg[2].CLK
clock => s_countValueReg[3].CLK
reset => comb.IN1
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
reset => s_countValueReg.OUTPUTSELECT
enable => comb.DATAB
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
enable => comb.OUTPUTSELECT
isNine <= comb.DB_MAX_OUTPUT_PORT_TYPE
countValue[0] <= s_countValueReg[0].DB_MAX_OUTPUT_PORT_TYPE
countValue[1] <= s_countValueReg[1].DB_MAX_OUTPUT_PORT_TYPE
countValue[2] <= s_countValueReg[2].DB_MAX_OUTPUT_PORT_TYPE
countValue[3] <= s_countValueReg[3].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|swapByte:ise1
ciN[0] => Equal0.IN0
ciN[1] => Equal0.IN7
ciN[2] => Equal0.IN6
ciN[3] => Equal0.IN5
ciN[4] => Equal0.IN4
ciN[5] => Equal0.IN3
ciN[6] => Equal0.IN2
ciN[7] => Equal0.IN1
ciDataA[0] => s_swappedData[24].DATAB
ciDataA[0] => s_swappedData[8].DATAA
ciDataA[1] => s_swappedData[25].DATAB
ciDataA[1] => s_swappedData[9].DATAA
ciDataA[2] => s_swappedData[26].DATAB
ciDataA[2] => s_swappedData[10].DATAA
ciDataA[3] => s_swappedData[27].DATAB
ciDataA[3] => s_swappedData[11].DATAA
ciDataA[4] => s_swappedData[28].DATAB
ciDataA[4] => s_swappedData[12].DATAA
ciDataA[5] => s_swappedData[29].DATAB
ciDataA[5] => s_swappedData[13].DATAA
ciDataA[6] => s_swappedData[30].DATAB
ciDataA[6] => s_swappedData[14].DATAA
ciDataA[7] => s_swappedData[31].DATAB
ciDataA[7] => s_swappedData[15].DATAA
ciDataA[8] => s_swappedData[16].DATAB
ciDataA[8] => s_swappedData[0].DATAA
ciDataA[9] => s_swappedData[17].DATAB
ciDataA[9] => s_swappedData[1].DATAA
ciDataA[10] => s_swappedData[18].DATAB
ciDataA[10] => s_swappedData[2].DATAA
ciDataA[11] => s_swappedData[19].DATAB
ciDataA[11] => s_swappedData[3].DATAA
ciDataA[12] => s_swappedData[20].DATAB
ciDataA[12] => s_swappedData[4].DATAA
ciDataA[13] => s_swappedData[21].DATAB
ciDataA[13] => s_swappedData[5].DATAA
ciDataA[14] => s_swappedData[22].DATAB
ciDataA[14] => s_swappedData[6].DATAA
ciDataA[15] => s_swappedData[23].DATAB
ciDataA[15] => s_swappedData[7].DATAA
ciDataA[16] => s_swappedData[24].DATAA
ciDataA[16] => s_swappedData[8].DATAB
ciDataA[17] => s_swappedData[25].DATAA
ciDataA[17] => s_swappedData[9].DATAB
ciDataA[18] => s_swappedData[26].DATAA
ciDataA[18] => s_swappedData[10].DATAB
ciDataA[19] => s_swappedData[27].DATAA
ciDataA[19] => s_swappedData[11].DATAB
ciDataA[20] => s_swappedData[28].DATAA
ciDataA[20] => s_swappedData[12].DATAB
ciDataA[21] => s_swappedData[29].DATAA
ciDataA[21] => s_swappedData[13].DATAB
ciDataA[22] => s_swappedData[30].DATAA
ciDataA[22] => s_swappedData[14].DATAB
ciDataA[23] => s_swappedData[31].DATAA
ciDataA[23] => s_swappedData[15].DATAB
ciDataA[24] => s_swappedData[16].DATAA
ciDataA[24] => s_swappedData[0].DATAB
ciDataA[25] => s_swappedData[17].DATAA
ciDataA[25] => s_swappedData[1].DATAB
ciDataA[26] => s_swappedData[18].DATAA
ciDataA[26] => s_swappedData[2].DATAB
ciDataA[27] => s_swappedData[19].DATAA
ciDataA[27] => s_swappedData[3].DATAB
ciDataA[28] => s_swappedData[20].DATAA
ciDataA[28] => s_swappedData[4].DATAB
ciDataA[29] => s_swappedData[21].DATAA
ciDataA[29] => s_swappedData[5].DATAB
ciDataA[30] => s_swappedData[22].DATAA
ciDataA[30] => s_swappedData[6].DATAB
ciDataA[31] => s_swappedData[23].DATAA
ciDataA[31] => s_swappedData[7].DATAB
ciDataB[0] => s_swappedData[31].OUTPUTSELECT
ciDataB[0] => s_swappedData[30].OUTPUTSELECT
ciDataB[0] => s_swappedData[29].OUTPUTSELECT
ciDataB[0] => s_swappedData[28].OUTPUTSELECT
ciDataB[0] => s_swappedData[27].OUTPUTSELECT
ciDataB[0] => s_swappedData[26].OUTPUTSELECT
ciDataB[0] => s_swappedData[25].OUTPUTSELECT
ciDataB[0] => s_swappedData[24].OUTPUTSELECT
ciDataB[0] => s_swappedData[23].OUTPUTSELECT
ciDataB[0] => s_swappedData[22].OUTPUTSELECT
ciDataB[0] => s_swappedData[21].OUTPUTSELECT
ciDataB[0] => s_swappedData[20].OUTPUTSELECT
ciDataB[0] => s_swappedData[19].OUTPUTSELECT
ciDataB[0] => s_swappedData[18].OUTPUTSELECT
ciDataB[0] => s_swappedData[17].OUTPUTSELECT
ciDataB[0] => s_swappedData[16].OUTPUTSELECT
ciDataB[0] => s_swappedData[15].OUTPUTSELECT
ciDataB[0] => s_swappedData[14].OUTPUTSELECT
ciDataB[0] => s_swappedData[13].OUTPUTSELECT
ciDataB[0] => s_swappedData[12].OUTPUTSELECT
ciDataB[0] => s_swappedData[11].OUTPUTSELECT
ciDataB[0] => s_swappedData[10].OUTPUTSELECT
ciDataB[0] => s_swappedData[9].OUTPUTSELECT
ciDataB[0] => s_swappedData[8].OUTPUTSELECT
ciDataB[0] => s_swappedData[7].OUTPUTSELECT
ciDataB[0] => s_swappedData[6].OUTPUTSELECT
ciDataB[0] => s_swappedData[5].OUTPUTSELECT
ciDataB[0] => s_swappedData[4].OUTPUTSELECT
ciDataB[0] => s_swappedData[3].OUTPUTSELECT
ciDataB[0] => s_swappedData[2].OUTPUTSELECT
ciDataB[0] => s_swappedData[1].OUTPUTSELECT
ciDataB[0] => s_swappedData[0].OUTPUTSELECT
ciDataB[1] => ~NO_FANOUT~
ciDataB[2] => ~NO_FANOUT~
ciDataB[3] => ~NO_FANOUT~
ciDataB[4] => ~NO_FANOUT~
ciDataB[5] => ~NO_FANOUT~
ciDataB[6] => ~NO_FANOUT~
ciDataB[7] => ~NO_FANOUT~
ciDataB[8] => ~NO_FANOUT~
ciDataB[9] => ~NO_FANOUT~
ciDataB[10] => ~NO_FANOUT~
ciDataB[11] => ~NO_FANOUT~
ciDataB[12] => ~NO_FANOUT~
ciDataB[13] => ~NO_FANOUT~
ciDataB[14] => ~NO_FANOUT~
ciDataB[15] => ~NO_FANOUT~
ciDataB[16] => ~NO_FANOUT~
ciDataB[17] => ~NO_FANOUT~
ciDataB[18] => ~NO_FANOUT~
ciDataB[19] => ~NO_FANOUT~
ciDataB[20] => ~NO_FANOUT~
ciDataB[21] => ~NO_FANOUT~
ciDataB[22] => ~NO_FANOUT~
ciDataB[23] => ~NO_FANOUT~
ciDataB[24] => ~NO_FANOUT~
ciDataB[25] => ~NO_FANOUT~
ciDataB[26] => ~NO_FANOUT~
ciDataB[27] => ~NO_FANOUT~
ciDataB[28] => ~NO_FANOUT~
ciDataB[29] => ~NO_FANOUT~
ciDataB[30] => ~NO_FANOUT~
ciDataB[31] => ~NO_FANOUT~
ciStart => comb.IN0
ciCke => comb.IN1
ciDone <= comb.DB_MAX_OUTPUT_PORT_TYPE
ciResult[0] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[1] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[2] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[3] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[4] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[5] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[6] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[7] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[8] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[9] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[10] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[11] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[12] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[13] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[14] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[15] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[16] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[17] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[18] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[19] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[20] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[21] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[22] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[23] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[24] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[25] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[26] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[27] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[28] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[29] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[30] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[31] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|i2cCustomInstr:i2cm
clock => clock.IN1
reset => reset.IN1
ciStart => comb.IN0
ciCke => comb.IN1
ciN[0] => Equal0.IN1
ciN[1] => Equal0.IN7
ciN[2] => Equal0.IN0
ciN[3] => Equal0.IN6
ciN[4] => Equal0.IN5
ciN[5] => Equal0.IN4
ciN[6] => Equal0.IN3
ciN[7] => Equal0.IN2
ciOppA[0] => s_inDataReg.DATAB
ciOppA[1] => s_inDataReg.DATAB
ciOppA[2] => s_inDataReg.DATAB
ciOppA[3] => s_inDataReg.DATAB
ciOppA[4] => s_inDataReg.DATAB
ciOppA[5] => s_inDataReg.DATAB
ciOppA[6] => s_inDataReg.DATAB
ciOppA[7] => s_inDataReg.DATAB
ciOppA[8] => s_inDataReg.DATAB
ciOppA[9] => s_inDataReg.DATAB
ciOppA[10] => s_inDataReg.DATAB
ciOppA[11] => s_inDataReg.DATAB
ciOppA[12] => s_inDataReg.DATAB
ciOppA[13] => s_inDataReg.DATAB
ciOppA[14] => s_inDataReg.DATAB
ciOppA[15] => s_inDataReg.DATAB
ciOppA[16] => ~NO_FANOUT~
ciOppA[17] => ~NO_FANOUT~
ciOppA[18] => ~NO_FANOUT~
ciOppA[19] => ~NO_FANOUT~
ciOppA[20] => ~NO_FANOUT~
ciOppA[21] => ~NO_FANOUT~
ciOppA[22] => ~NO_FANOUT~
ciOppA[23] => ~NO_FANOUT~
ciOppA[24] => comb.IN1
ciOppA[24] => comb.IN1
ciOppA[25] => s_inDataReg.DATAB
ciOppA[26] => s_inDataReg.DATAB
ciOppA[27] => s_inDataReg.DATAB
ciOppA[28] => s_inDataReg.DATAB
ciOppA[29] => s_inDataReg.DATAB
ciOppA[30] => s_inDataReg.DATAB
ciOppA[31] => s_inDataReg.DATAB
ciDone <= s_doneReg.DB_MAX_OUTPUT_PORT_TYPE
SCL <= i2cMaster:master.SCL
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
SDA <> i2cMaster:master.SDA


|or1420SingleCore|i2cCustomInstr:i2cm|i2cMaster:master
clock => s_dataOutReg[0].CLK
clock => s_dataOutReg[1].CLK
clock => s_dataOutReg[2].CLK
clock => s_dataOutReg[3].CLK
clock => s_dataOutReg[4].CLK
clock => s_dataOutReg[5].CLK
clock => s_dataOutReg[6].CLK
clock => s_dataOutReg[7].CLK
clock => s_sdaReg.CLK
clock => s_sclReg.CLK
clock => s_firstReadPassReg.CLK
clock => s_ackErrorReg.CLK
clock => s_clockCountReg[0].CLK
clock => s_clockCountReg[1].CLK
clock => s_divideCounterReg[0].CLK
clock => s_divideCounterReg[1].CLK
clock => s_divideCounterReg[2].CLK
clock => s_divideCounterReg[3].CLK
clock => s_divideCounterReg[4].CLK
clock => s_divideCounterReg[5].CLK
clock => s_actionPendingReg.CLK
clock => s_isReadActionReg.CLK
clock => s_stateMachineReg~1.DATAIN
reset => s_isReadActionNext.OUTPUTSELECT
reset => comb.IN1
reset => comb.IN1
reset => s_ackErrorNext.OUTPUTSELECT
reset => comb.IN1
reset => s_clockCountReg.OUTPUTSELECT
reset => s_clockCountReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_sclReg.OUTPUTSELECT
reset => s_sdaReg.OUTPUTSELECT
reset => s_dataOutNext[7].OUTPUTSELECT
reset => s_dataOutNext[6].OUTPUTSELECT
reset => s_dataOutNext[5].OUTPUTSELECT
reset => s_dataOutNext[4].OUTPUTSELECT
reset => s_dataOutNext[3].OUTPUTSELECT
reset => s_dataOutNext[2].OUTPUTSELECT
reset => s_dataOutNext[1].OUTPUTSELECT
reset => s_dataOutNext[0].OUTPUTSELECT
startWrite => comb.IN0
startRead => comb.DATAB
startRead => comb.IN1
startRead => comb.OUTPUTSELECT
address[0] => Selector3.IN19
address[1] => Selector3.IN18
address[2] => Selector3.IN17
address[3] => Selector3.IN16
address[4] => Selector3.IN15
address[5] => Selector3.IN14
address[6] => Selector3.IN13
regIn[0] => Selector3.IN27
regIn[1] => Selector3.IN26
regIn[2] => Selector3.IN25
regIn[3] => Selector3.IN24
regIn[4] => Selector3.IN23
regIn[5] => Selector3.IN22
regIn[6] => Selector3.IN21
regIn[7] => Selector3.IN20
dataIn[0] => s_sdaNext.IN1
dataIn[1] => s_sdaNext.IN1
dataIn[2] => s_sdaNext.IN1
dataIn[3] => s_sdaNext.IN1
dataIn[4] => s_sdaNext.IN1
dataIn[5] => s_sdaNext.IN1
dataIn[6] => s_sdaNext.IN1
dataIn[7] => s_sdaNext.IN1
dataOut[0] <= s_dataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= s_dataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= s_dataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= s_dataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= s_dataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= s_dataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= s_dataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= s_dataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
ackError <= s_ackErrorReg.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
SCL <= s_sclReg.DB_MAX_OUTPUT_PORT_TYPE
SDA <> SDA


|or1420SingleCore|delayIse:delayMicro
clock => clock.IN2
referenceClock => referenceClock.IN2
reset => reset.IN1
ciStart => comb.IN0
ciCke => comb.IN1
ciN[0] => Equal0.IN7
ciN[1] => Equal0.IN1
ciN[2] => Equal0.IN0
ciN[3] => Equal0.IN6
ciN[4] => Equal0.IN5
ciN[5] => Equal0.IN4
ciN[6] => Equal0.IN3
ciN[7] => Equal0.IN2
ciValueA[0] => comb.DATAB
ciValueA[0] => Equal4.IN31
ciValueA[1] => comb.DATAB
ciValueA[1] => Equal4.IN30
ciValueA[2] => comb.DATAB
ciValueA[2] => Equal4.IN29
ciValueA[3] => comb.DATAB
ciValueA[3] => Equal4.IN28
ciValueA[4] => comb.DATAB
ciValueA[4] => Equal4.IN27
ciValueA[5] => comb.DATAB
ciValueA[5] => Equal4.IN26
ciValueA[6] => comb.DATAB
ciValueA[6] => Equal4.IN25
ciValueA[7] => comb.DATAB
ciValueA[7] => Equal4.IN24
ciValueA[8] => comb.DATAB
ciValueA[8] => Equal4.IN23
ciValueA[9] => comb.DATAB
ciValueA[9] => Equal4.IN22
ciValueA[10] => comb.DATAB
ciValueA[10] => Equal4.IN21
ciValueA[11] => comb.DATAB
ciValueA[11] => Equal4.IN20
ciValueA[12] => comb.DATAB
ciValueA[12] => Equal4.IN19
ciValueA[13] => comb.DATAB
ciValueA[13] => Equal4.IN18
ciValueA[14] => comb.DATAB
ciValueA[14] => Equal4.IN17
ciValueA[15] => comb.DATAB
ciValueA[15] => Equal4.IN16
ciValueA[16] => comb.DATAB
ciValueA[16] => Equal4.IN15
ciValueA[17] => comb.DATAB
ciValueA[17] => Equal4.IN14
ciValueA[18] => comb.DATAB
ciValueA[18] => Equal4.IN13
ciValueA[19] => comb.DATAB
ciValueA[19] => Equal4.IN12
ciValueA[20] => comb.DATAB
ciValueA[20] => Equal4.IN11
ciValueA[21] => comb.DATAB
ciValueA[21] => Equal4.IN10
ciValueA[22] => comb.DATAB
ciValueA[22] => Equal4.IN9
ciValueA[23] => comb.DATAB
ciValueA[23] => Equal4.IN8
ciValueA[24] => comb.DATAB
ciValueA[24] => Equal4.IN7
ciValueA[25] => comb.DATAB
ciValueA[25] => Equal4.IN6
ciValueA[26] => comb.DATAB
ciValueA[26] => Equal4.IN5
ciValueA[27] => comb.DATAB
ciValueA[27] => Equal4.IN4
ciValueA[28] => comb.DATAB
ciValueA[28] => Equal4.IN3
ciValueA[29] => comb.DATAB
ciValueA[29] => Equal4.IN2
ciValueA[30] => comb.DATAB
ciValueA[30] => Equal4.IN1
ciValueA[31] => comb.DATAB
ciValueA[31] => Equal4.IN0
ciValueB[0] => comb.IN0
ciValueB[1] => s_supressDoneReg.IN0
ciValueB[1] => comb.IN0
ciValueB[2] => ~NO_FANOUT~
ciValueB[3] => ~NO_FANOUT~
ciValueB[4] => ~NO_FANOUT~
ciValueB[5] => ~NO_FANOUT~
ciValueB[6] => ~NO_FANOUT~
ciValueB[7] => ~NO_FANOUT~
ciValueB[8] => ~NO_FANOUT~
ciValueB[9] => ~NO_FANOUT~
ciValueB[10] => ~NO_FANOUT~
ciValueB[11] => ~NO_FANOUT~
ciValueB[12] => ~NO_FANOUT~
ciValueB[13] => ~NO_FANOUT~
ciValueB[14] => ~NO_FANOUT~
ciValueB[15] => ~NO_FANOUT~
ciValueB[16] => ~NO_FANOUT~
ciValueB[17] => ~NO_FANOUT~
ciValueB[18] => ~NO_FANOUT~
ciValueB[19] => ~NO_FANOUT~
ciValueB[20] => ~NO_FANOUT~
ciValueB[21] => ~NO_FANOUT~
ciValueB[22] => ~NO_FANOUT~
ciValueB[23] => ~NO_FANOUT~
ciValueB[24] => ~NO_FANOUT~
ciValueB[25] => ~NO_FANOUT~
ciValueB[26] => ~NO_FANOUT~
ciValueB[27] => ~NO_FANOUT~
ciValueB[28] => ~NO_FANOUT~
ciValueB[29] => ~NO_FANOUT~
ciValueB[30] => ~NO_FANOUT~
ciValueB[31] => ~NO_FANOUT~
ciDone <= s_doneReg.DB_MAX_OUTPUT_PORT_TYPE
ciResult[0] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[1] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[2] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[3] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[4] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[5] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[6] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[7] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[8] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[9] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[10] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[11] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[12] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[13] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[14] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[15] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[16] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[17] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[18] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[19] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[20] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[21] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[22] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[23] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[24] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[25] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[26] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[27] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[28] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[29] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[30] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[31] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|delayIse:delayMicro|synchroFlop:rsync
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|delayIse:delayMicro|synchroFlop:usync
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|camera:camIf
clock => clock.IN5
pclk => pclk.IN5
reset => reset.IN4
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => s_pixelCountReg.OUTPUTSELECT
hsync => comb.DATAB
hsync => s_byte3Reg.IN1
hsync => s_byte2Reg.IN1
hsync => s_byte1Reg.IN1
hsync => s_hsyncDetectReg[0].DATAIN
vsync => s_vsyncDetectReg[0].DATAIN
ciStart => comb.IN0
ciCke => comb.IN1
ciN[0] => Equal0.IN2
ciN[1] => Equal0.IN1
ciN[2] => Equal0.IN0
ciN[3] => Equal0.IN7
ciN[4] => Equal0.IN6
ciN[5] => Equal0.IN5
ciN[6] => Equal0.IN4
ciN[7] => Equal0.IN3
camData[0] => s_pixelWord[0].IN1
camData[1] => s_pixelWord[1].IN1
camData[2] => s_pixelWord[2].IN1
camData[3] => s_pixelWord[3].IN1
camData[4] => s_pixelWord[4].IN1
camData[5] => s_pixelWord[5].IN1
camData[6] => s_pixelWord[6].IN1
camData[7] => s_pixelWord[7].IN1
ciValueA[0] => Decoder0.IN3
ciValueA[0] => Mux0.IN17
ciValueA[0] => Mux1.IN17
ciValueA[0] => Mux2.IN17
ciValueA[0] => Mux3.IN17
ciValueA[0] => Mux4.IN17
ciValueA[0] => Mux5.IN17
ciValueA[0] => Mux6.IN15
ciValueA[0] => Mux7.IN15
ciValueA[0] => Mux8.IN15
ciValueA[0] => Mux9.IN14
ciValueA[0] => Mux10.IN14
ciValueA[0] => Mux11.IN14
ciValueA[0] => Mux12.IN14
ciValueA[0] => Mux13.IN14
ciValueA[0] => Mux14.IN14
ciValueA[0] => Mux15.IN14
ciValueA[0] => Mux16.IN13
ciValueA[0] => Equal3.IN1
ciValueA[0] => Equal4.IN2
ciValueA[0] => Equal10.IN2
ciValueA[1] => Decoder0.IN2
ciValueA[1] => Mux0.IN16
ciValueA[1] => Mux1.IN16
ciValueA[1] => Mux2.IN16
ciValueA[1] => Mux3.IN16
ciValueA[1] => Mux4.IN16
ciValueA[1] => Mux5.IN16
ciValueA[1] => Mux6.IN14
ciValueA[1] => Mux7.IN14
ciValueA[1] => Mux8.IN14
ciValueA[1] => Mux9.IN13
ciValueA[1] => Mux10.IN13
ciValueA[1] => Mux11.IN13
ciValueA[1] => Mux12.IN13
ciValueA[1] => Mux13.IN13
ciValueA[1] => Mux14.IN13
ciValueA[1] => Mux15.IN13
ciValueA[1] => Mux16.IN12
ciValueA[1] => Equal3.IN2
ciValueA[1] => Equal4.IN1
ciValueA[1] => Equal10.IN1
ciValueA[2] => Decoder0.IN1
ciValueA[2] => Mux0.IN15
ciValueA[2] => Mux1.IN15
ciValueA[2] => Mux2.IN15
ciValueA[2] => Mux3.IN15
ciValueA[2] => Mux4.IN15
ciValueA[2] => Mux5.IN15
ciValueA[2] => Mux6.IN13
ciValueA[2] => Mux7.IN13
ciValueA[2] => Mux8.IN13
ciValueA[2] => Mux9.IN12
ciValueA[2] => Mux10.IN12
ciValueA[2] => Mux11.IN12
ciValueA[2] => Mux12.IN12
ciValueA[2] => Mux13.IN12
ciValueA[2] => Mux14.IN12
ciValueA[2] => Mux15.IN12
ciValueA[2] => Mux16.IN11
ciValueA[2] => Equal3.IN0
ciValueA[2] => Equal4.IN0
ciValueA[2] => Equal10.IN0
ciValueA[3] => Decoder0.IN0
ciValueA[3] => Mux0.IN14
ciValueA[3] => Mux1.IN14
ciValueA[3] => Mux2.IN14
ciValueA[3] => Mux3.IN14
ciValueA[3] => Mux4.IN14
ciValueA[3] => Mux5.IN14
ciValueA[3] => Mux6.IN12
ciValueA[3] => Mux7.IN12
ciValueA[3] => Mux8.IN12
ciValueA[3] => Mux9.IN11
ciValueA[3] => Mux10.IN11
ciValueA[3] => Mux11.IN11
ciValueA[3] => Mux12.IN11
ciValueA[3] => Mux13.IN11
ciValueA[3] => Mux14.IN11
ciValueA[3] => Mux15.IN11
ciValueA[3] => Mux16.IN10
ciValueA[4] => ~NO_FANOUT~
ciValueA[5] => ~NO_FANOUT~
ciValueA[6] => ~NO_FANOUT~
ciValueA[7] => ~NO_FANOUT~
ciValueA[8] => ~NO_FANOUT~
ciValueA[9] => ~NO_FANOUT~
ciValueA[10] => ~NO_FANOUT~
ciValueA[11] => ~NO_FANOUT~
ciValueA[12] => ~NO_FANOUT~
ciValueA[13] => ~NO_FANOUT~
ciValueA[14] => ~NO_FANOUT~
ciValueA[15] => ~NO_FANOUT~
ciValueA[16] => ~NO_FANOUT~
ciValueA[17] => ~NO_FANOUT~
ciValueA[18] => ~NO_FANOUT~
ciValueA[19] => ~NO_FANOUT~
ciValueA[20] => ~NO_FANOUT~
ciValueA[21] => ~NO_FANOUT~
ciValueA[22] => ~NO_FANOUT~
ciValueA[23] => ~NO_FANOUT~
ciValueA[24] => ~NO_FANOUT~
ciValueA[25] => ~NO_FANOUT~
ciValueA[26] => ~NO_FANOUT~
ciValueA[27] => ~NO_FANOUT~
ciValueA[28] => ~NO_FANOUT~
ciValueA[29] => ~NO_FANOUT~
ciValueA[30] => ~NO_FANOUT~
ciValueA[31] => ~NO_FANOUT~
ciValueB[0] => s_grabberActiveReg.IN0
ciValueB[0] => s_grabberSingleShotReg.IN0
ciValueB[1] => s_grabberSingleShotReg.IN1
ciValueB[1] => s_grabberActiveReg.IN1
ciValueB[2] => s_frameBufferBaseReg.DATAB
ciValueB[3] => s_frameBufferBaseReg.DATAB
ciValueB[4] => s_frameBufferBaseReg.DATAB
ciValueB[5] => s_frameBufferBaseReg.DATAB
ciValueB[6] => s_frameBufferBaseReg.DATAB
ciValueB[7] => s_frameBufferBaseReg.DATAB
ciValueB[8] => s_frameBufferBaseReg.DATAB
ciValueB[9] => s_frameBufferBaseReg.DATAB
ciValueB[10] => s_frameBufferBaseReg.DATAB
ciValueB[11] => s_frameBufferBaseReg.DATAB
ciValueB[12] => s_frameBufferBaseReg.DATAB
ciValueB[13] => s_frameBufferBaseReg.DATAB
ciValueB[14] => s_frameBufferBaseReg.DATAB
ciValueB[15] => s_frameBufferBaseReg.DATAB
ciValueB[16] => s_frameBufferBaseReg.DATAB
ciValueB[17] => s_frameBufferBaseReg.DATAB
ciValueB[18] => s_frameBufferBaseReg.DATAB
ciValueB[19] => s_frameBufferBaseReg.DATAB
ciValueB[20] => s_frameBufferBaseReg.DATAB
ciValueB[21] => s_frameBufferBaseReg.DATAB
ciValueB[22] => s_frameBufferBaseReg.DATAB
ciValueB[23] => s_frameBufferBaseReg.DATAB
ciValueB[24] => s_frameBufferBaseReg.DATAB
ciValueB[25] => s_frameBufferBaseReg.DATAB
ciValueB[26] => s_frameBufferBaseReg.DATAB
ciValueB[27] => s_frameBufferBaseReg.DATAB
ciValueB[28] => s_frameBufferBaseReg.DATAB
ciValueB[29] => s_frameBufferBaseReg.DATAB
ciValueB[30] => s_frameBufferBaseReg.DATAB
ciValueB[31] => s_frameBufferBaseReg.DATAB
ciResult[0] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[1] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[2] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[3] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[4] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[5] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[6] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[7] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[8] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[9] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[10] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[11] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[12] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[13] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[14] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[15] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[16] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[17] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[18] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[19] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[20] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[21] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[22] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[23] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[24] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[25] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[26] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[27] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[28] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[29] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[30] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[31] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciDone <= comb.DB_MAX_OUTPUT_PORT_TYPE
requestBus <= requestBus.DB_MAX_OUTPUT_PORT_TYPE
busGrant => s_stateMachineNext.INIT_BURST1.DATAB
busGrant => Selector1.IN2
beginTransactionOut <= beginTransactionOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[0] <= s_addressDataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= s_addressDataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= s_addressDataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= s_addressDataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= s_addressDataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= s_addressDataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= s_addressDataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= s_addressDataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= s_addressDataOutReg[8].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= s_addressDataOutReg[9].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= s_addressDataOutReg[10].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= s_addressDataOutReg[11].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= s_addressDataOutReg[12].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= s_addressDataOutReg[13].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= s_addressDataOutReg[14].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= s_addressDataOutReg[15].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= s_addressDataOutReg[16].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= s_addressDataOutReg[17].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= s_addressDataOutReg[18].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= s_addressDataOutReg[19].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= s_addressDataOutReg[20].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= s_addressDataOutReg[21].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= s_addressDataOutReg[22].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= s_addressDataOutReg[23].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= s_addressDataOutReg[24].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= s_addressDataOutReg[25].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= s_addressDataOutReg[26].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= s_addressDataOutReg[27].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= s_addressDataOutReg[28].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= s_addressDataOutReg[29].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= s_addressDataOutReg[30].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= s_addressDataOutReg[31].DB_MAX_OUTPUT_PORT_TYPE
endTransactionOut <= endTransactionOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[0] <= byteEnablesOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[1] <= byteEnablesOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[2] <= byteEnablesOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[3] <= byteEnablesOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataValidOut <= s_dataValidReg.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[0] <= burstSizeOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[1] <= burstSizeOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[2] <= burstSizeOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[3] <= burstSizeOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[4] <= burstSizeOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[5] <= burstSizeOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[6] <= burstSizeOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[7] <= burstSizeOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_addressDataOutReg.OUTPUTSELECT
busyIn => s_dataValidReg.OUTPUTSELECT
busyIn => s_doWrite.DATAB
busyIn => s_stateMachineNext.IN1
busErrorIn => s_stateMachineNext.OUTPUTSELECT
busErrorIn => s_stateMachineNext.OUTPUTSELECT
busErrorIn => s_stateMachineNext.END_TRANS2.DATAB


|or1420SingleCore|camera:camIf|synchroFlop:spclk
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|camera:camIf|synchroFlop:sfps
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|camera:camIf|dualPortRam2k:lineBuffer
address1[0] => memory.waddr_a[0].DATAIN
address1[0] => memory.WADDR
address1[1] => memory.waddr_a[1].DATAIN
address1[1] => memory.WADDR1
address1[2] => memory.waddr_a[2].DATAIN
address1[2] => memory.WADDR2
address1[3] => memory.waddr_a[3].DATAIN
address1[3] => memory.WADDR3
address1[4] => memory.waddr_a[4].DATAIN
address1[4] => memory.WADDR4
address1[5] => memory.waddr_a[5].DATAIN
address1[5] => memory.WADDR5
address1[6] => memory.waddr_a[6].DATAIN
address1[6] => memory.WADDR6
address1[7] => memory.waddr_a[7].DATAIN
address1[7] => memory.WADDR7
address1[8] => memory.waddr_a[8].DATAIN
address1[8] => memory.WADDR8
address2[0] => memory.RADDR
address2[1] => memory.RADDR1
address2[2] => memory.RADDR2
address2[3] => memory.RADDR3
address2[4] => memory.RADDR4
address2[5] => memory.RADDR5
address2[6] => memory.RADDR6
address2[7] => memory.RADDR7
address2[8] => memory.RADDR8
clock1 => memory.we_a.CLK
clock1 => memory.waddr_a[8].CLK
clock1 => memory.waddr_a[7].CLK
clock1 => memory.waddr_a[6].CLK
clock1 => memory.waddr_a[5].CLK
clock1 => memory.waddr_a[4].CLK
clock1 => memory.waddr_a[3].CLK
clock1 => memory.waddr_a[2].CLK
clock1 => memory.waddr_a[1].CLK
clock1 => memory.waddr_a[0].CLK
clock1 => memory.data_a[31].CLK
clock1 => memory.data_a[30].CLK
clock1 => memory.data_a[29].CLK
clock1 => memory.data_a[28].CLK
clock1 => memory.data_a[27].CLK
clock1 => memory.data_a[26].CLK
clock1 => memory.data_a[25].CLK
clock1 => memory.data_a[24].CLK
clock1 => memory.data_a[23].CLK
clock1 => memory.data_a[22].CLK
clock1 => memory.data_a[21].CLK
clock1 => memory.data_a[20].CLK
clock1 => memory.data_a[19].CLK
clock1 => memory.data_a[18].CLK
clock1 => memory.data_a[17].CLK
clock1 => memory.data_a[16].CLK
clock1 => memory.data_a[15].CLK
clock1 => memory.data_a[14].CLK
clock1 => memory.data_a[13].CLK
clock1 => memory.data_a[12].CLK
clock1 => memory.data_a[11].CLK
clock1 => memory.data_a[10].CLK
clock1 => memory.data_a[9].CLK
clock1 => memory.data_a[8].CLK
clock1 => memory.data_a[7].CLK
clock1 => memory.data_a[6].CLK
clock1 => memory.data_a[5].CLK
clock1 => memory.data_a[4].CLK
clock1 => memory.data_a[3].CLK
clock1 => memory.data_a[2].CLK
clock1 => memory.data_a[1].CLK
clock1 => memory.data_a[0].CLK
clock1 => memory.CLK0
clock2 => dataOut2[0]~reg0.CLK
clock2 => dataOut2[1]~reg0.CLK
clock2 => dataOut2[2]~reg0.CLK
clock2 => dataOut2[3]~reg0.CLK
clock2 => dataOut2[4]~reg0.CLK
clock2 => dataOut2[5]~reg0.CLK
clock2 => dataOut2[6]~reg0.CLK
clock2 => dataOut2[7]~reg0.CLK
clock2 => dataOut2[8]~reg0.CLK
clock2 => dataOut2[9]~reg0.CLK
clock2 => dataOut2[10]~reg0.CLK
clock2 => dataOut2[11]~reg0.CLK
clock2 => dataOut2[12]~reg0.CLK
clock2 => dataOut2[13]~reg0.CLK
clock2 => dataOut2[14]~reg0.CLK
clock2 => dataOut2[15]~reg0.CLK
clock2 => dataOut2[16]~reg0.CLK
clock2 => dataOut2[17]~reg0.CLK
clock2 => dataOut2[18]~reg0.CLK
clock2 => dataOut2[19]~reg0.CLK
clock2 => dataOut2[20]~reg0.CLK
clock2 => dataOut2[21]~reg0.CLK
clock2 => dataOut2[22]~reg0.CLK
clock2 => dataOut2[23]~reg0.CLK
clock2 => dataOut2[24]~reg0.CLK
clock2 => dataOut2[25]~reg0.CLK
clock2 => dataOut2[26]~reg0.CLK
clock2 => dataOut2[27]~reg0.CLK
clock2 => dataOut2[28]~reg0.CLK
clock2 => dataOut2[29]~reg0.CLK
clock2 => dataOut2[30]~reg0.CLK
clock2 => dataOut2[31]~reg0.CLK
writeEnable => memory.we_a.DATAIN
writeEnable => memory.WE
dataIn1[0] => memory.data_a[0].DATAIN
dataIn1[0] => memory.DATAIN
dataIn1[1] => memory.data_a[1].DATAIN
dataIn1[1] => memory.DATAIN1
dataIn1[2] => memory.data_a[2].DATAIN
dataIn1[2] => memory.DATAIN2
dataIn1[3] => memory.data_a[3].DATAIN
dataIn1[3] => memory.DATAIN3
dataIn1[4] => memory.data_a[4].DATAIN
dataIn1[4] => memory.DATAIN4
dataIn1[5] => memory.data_a[5].DATAIN
dataIn1[5] => memory.DATAIN5
dataIn1[6] => memory.data_a[6].DATAIN
dataIn1[6] => memory.DATAIN6
dataIn1[7] => memory.data_a[7].DATAIN
dataIn1[7] => memory.DATAIN7
dataIn1[8] => memory.data_a[8].DATAIN
dataIn1[8] => memory.DATAIN8
dataIn1[9] => memory.data_a[9].DATAIN
dataIn1[9] => memory.DATAIN9
dataIn1[10] => memory.data_a[10].DATAIN
dataIn1[10] => memory.DATAIN10
dataIn1[11] => memory.data_a[11].DATAIN
dataIn1[11] => memory.DATAIN11
dataIn1[12] => memory.data_a[12].DATAIN
dataIn1[12] => memory.DATAIN12
dataIn1[13] => memory.data_a[13].DATAIN
dataIn1[13] => memory.DATAIN13
dataIn1[14] => memory.data_a[14].DATAIN
dataIn1[14] => memory.DATAIN14
dataIn1[15] => memory.data_a[15].DATAIN
dataIn1[15] => memory.DATAIN15
dataIn1[16] => memory.data_a[16].DATAIN
dataIn1[16] => memory.DATAIN16
dataIn1[17] => memory.data_a[17].DATAIN
dataIn1[17] => memory.DATAIN17
dataIn1[18] => memory.data_a[18].DATAIN
dataIn1[18] => memory.DATAIN18
dataIn1[19] => memory.data_a[19].DATAIN
dataIn1[19] => memory.DATAIN19
dataIn1[20] => memory.data_a[20].DATAIN
dataIn1[20] => memory.DATAIN20
dataIn1[21] => memory.data_a[21].DATAIN
dataIn1[21] => memory.DATAIN21
dataIn1[22] => memory.data_a[22].DATAIN
dataIn1[22] => memory.DATAIN22
dataIn1[23] => memory.data_a[23].DATAIN
dataIn1[23] => memory.DATAIN23
dataIn1[24] => memory.data_a[24].DATAIN
dataIn1[24] => memory.DATAIN24
dataIn1[25] => memory.data_a[25].DATAIN
dataIn1[25] => memory.DATAIN25
dataIn1[26] => memory.data_a[26].DATAIN
dataIn1[26] => memory.DATAIN26
dataIn1[27] => memory.data_a[27].DATAIN
dataIn1[27] => memory.DATAIN27
dataIn1[28] => memory.data_a[28].DATAIN
dataIn1[28] => memory.DATAIN28
dataIn1[29] => memory.data_a[29].DATAIN
dataIn1[29] => memory.DATAIN29
dataIn1[30] => memory.data_a[30].DATAIN
dataIn1[30] => memory.DATAIN30
dataIn1[31] => memory.data_a[31].DATAIN
dataIn1[31] => memory.DATAIN31
dataOut2[0] <= dataOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[1] <= dataOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[2] <= dataOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[3] <= dataOut2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[4] <= dataOut2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[5] <= dataOut2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[6] <= dataOut2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[7] <= dataOut2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[8] <= dataOut2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[9] <= dataOut2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[10] <= dataOut2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[11] <= dataOut2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[12] <= dataOut2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[13] <= dataOut2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[14] <= dataOut2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[15] <= dataOut2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[16] <= dataOut2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[17] <= dataOut2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[18] <= dataOut2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[19] <= dataOut2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[20] <= dataOut2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[21] <= dataOut2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[22] <= dataOut2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[23] <= dataOut2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[24] <= dataOut2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[25] <= dataOut2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[26] <= dataOut2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[27] <= dataOut2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[28] <= dataOut2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[29] <= dataOut2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[30] <= dataOut2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[31] <= dataOut2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|camera:camIf|synchroFlop:sns
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|camera:camIf|synchroFlop:snl
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi
pixelClockIn => pixelClockIn.IN10
clock => clock.IN9
reset => reset.IN4
testPicture => s_testPicture.DATAB
dualText => dualText.IN2
ci1N[0] => ci1N[0].IN1
ci1N[1] => ci1N[1].IN1
ci1N[2] => ci1N[2].IN1
ci1N[3] => ci1N[3].IN1
ci1N[4] => ci1N[4].IN1
ci1N[5] => ci1N[5].IN1
ci1N[6] => ci1N[6].IN1
ci1N[7] => ci1N[7].IN1
ci1DataA[0] => ci1DataA[0].IN1
ci1DataA[1] => ci1DataA[1].IN1
ci1DataA[2] => ci1DataA[2].IN1
ci1DataA[3] => ci1DataA[3].IN1
ci1DataA[4] => ci1DataA[4].IN1
ci1DataA[5] => ci1DataA[5].IN1
ci1DataA[6] => ci1DataA[6].IN1
ci1DataA[7] => ci1DataA[7].IN1
ci1DataA[8] => ci1DataA[8].IN1
ci1DataA[9] => ci1DataA[9].IN1
ci1DataA[10] => ci1DataA[10].IN1
ci1DataA[11] => ci1DataA[11].IN1
ci1DataA[12] => ci1DataA[12].IN1
ci1DataA[13] => ci1DataA[13].IN1
ci1DataA[14] => ci1DataA[14].IN1
ci1DataA[15] => ci1DataA[15].IN1
ci1DataA[16] => ci1DataA[16].IN1
ci1DataA[17] => ci1DataA[17].IN1
ci1DataA[18] => ci1DataA[18].IN1
ci1DataA[19] => ci1DataA[19].IN1
ci1DataA[20] => ci1DataA[20].IN1
ci1DataA[21] => ci1DataA[21].IN1
ci1DataA[22] => ci1DataA[22].IN1
ci1DataA[23] => ci1DataA[23].IN1
ci1DataA[24] => ci1DataA[24].IN1
ci1DataA[25] => ci1DataA[25].IN1
ci1DataA[26] => ci1DataA[26].IN1
ci1DataA[27] => ci1DataA[27].IN1
ci1DataA[28] => ci1DataA[28].IN1
ci1DataA[29] => ci1DataA[29].IN1
ci1DataA[30] => ci1DataA[30].IN1
ci1DataA[31] => ci1DataA[31].IN1
ci1DataB[0] => ci1DataB[0].IN1
ci1DataB[1] => ci1DataB[1].IN1
ci1DataB[2] => ci1DataB[2].IN1
ci1DataB[3] => ci1DataB[3].IN1
ci1DataB[4] => ci1DataB[4].IN1
ci1DataB[5] => ci1DataB[5].IN1
ci1DataB[6] => ci1DataB[6].IN1
ci1DataB[7] => ci1DataB[7].IN1
ci1DataB[8] => ci1DataB[8].IN1
ci1DataB[9] => ci1DataB[9].IN1
ci1DataB[10] => ci1DataB[10].IN1
ci1DataB[11] => ci1DataB[11].IN1
ci1DataB[12] => ci1DataB[12].IN1
ci1DataB[13] => ci1DataB[13].IN1
ci1DataB[14] => ci1DataB[14].IN1
ci1DataB[15] => ci1DataB[15].IN1
ci1DataB[16] => ci1DataB[16].IN1
ci1DataB[17] => ci1DataB[17].IN1
ci1DataB[18] => ci1DataB[18].IN1
ci1DataB[19] => ci1DataB[19].IN1
ci1DataB[20] => ci1DataB[20].IN1
ci1DataB[21] => ci1DataB[21].IN1
ci1DataB[22] => ci1DataB[22].IN1
ci1DataB[23] => ci1DataB[23].IN1
ci1DataB[24] => ci1DataB[24].IN1
ci1DataB[25] => ci1DataB[25].IN1
ci1DataB[26] => ci1DataB[26].IN1
ci1DataB[27] => ci1DataB[27].IN1
ci1DataB[28] => ci1DataB[28].IN1
ci1DataB[29] => ci1DataB[29].IN1
ci1DataB[30] => ci1DataB[30].IN1
ci1DataB[31] => ci1DataB[31].IN1
ci1Start => ci1Start.IN1
ci1Cke => ci1Cke.IN1
ci1Done <= textController:textC1.ciDone
ci1Result[0] <= textController:textC1.ciResult
ci1Result[1] <= textController:textC1.ciResult
ci1Result[2] <= textController:textC1.ciResult
ci1Result[3] <= textController:textC1.ciResult
ci1Result[4] <= textController:textC1.ciResult
ci1Result[5] <= textController:textC1.ciResult
ci1Result[6] <= textController:textC1.ciResult
ci1Result[7] <= textController:textC1.ciResult
ci1Result[8] <= textController:textC1.ciResult
ci1Result[9] <= textController:textC1.ciResult
ci1Result[10] <= textController:textC1.ciResult
ci1Result[11] <= textController:textC1.ciResult
ci1Result[12] <= textController:textC1.ciResult
ci1Result[13] <= textController:textC1.ciResult
ci1Result[14] <= textController:textC1.ciResult
ci1Result[15] <= textController:textC1.ciResult
ci1Result[16] <= textController:textC1.ciResult
ci1Result[17] <= textController:textC1.ciResult
ci1Result[18] <= textController:textC1.ciResult
ci1Result[19] <= textController:textC1.ciResult
ci1Result[20] <= textController:textC1.ciResult
ci1Result[21] <= textController:textC1.ciResult
ci1Result[22] <= textController:textC1.ciResult
ci1Result[23] <= textController:textC1.ciResult
ci1Result[24] <= textController:textC1.ciResult
ci1Result[25] <= textController:textC1.ciResult
ci1Result[26] <= textController:textC1.ciResult
ci1Result[27] <= textController:textC1.ciResult
ci1Result[28] <= textController:textC1.ciResult
ci1Result[29] <= textController:textC1.ciResult
ci1Result[30] <= textController:textC1.ciResult
ci1Result[31] <= textController:textC1.ciResult
ci2N[0] => ci2N[0].IN1
ci2N[1] => ci2N[1].IN1
ci2N[2] => ci2N[2].IN1
ci2N[3] => ci2N[3].IN1
ci2N[4] => ci2N[4].IN1
ci2N[5] => ci2N[5].IN1
ci2N[6] => ci2N[6].IN1
ci2N[7] => ci2N[7].IN1
ci2DataA[0] => ci2DataA[0].IN1
ci2DataA[1] => ci2DataA[1].IN1
ci2DataA[2] => ci2DataA[2].IN1
ci2DataA[3] => ci2DataA[3].IN1
ci2DataA[4] => ci2DataA[4].IN1
ci2DataA[5] => ci2DataA[5].IN1
ci2DataA[6] => ci2DataA[6].IN1
ci2DataA[7] => ci2DataA[7].IN1
ci2DataA[8] => ci2DataA[8].IN1
ci2DataA[9] => ci2DataA[9].IN1
ci2DataA[10] => ci2DataA[10].IN1
ci2DataA[11] => ci2DataA[11].IN1
ci2DataA[12] => ci2DataA[12].IN1
ci2DataA[13] => ci2DataA[13].IN1
ci2DataA[14] => ci2DataA[14].IN1
ci2DataA[15] => ci2DataA[15].IN1
ci2DataA[16] => ci2DataA[16].IN1
ci2DataA[17] => ci2DataA[17].IN1
ci2DataA[18] => ci2DataA[18].IN1
ci2DataA[19] => ci2DataA[19].IN1
ci2DataA[20] => ci2DataA[20].IN1
ci2DataA[21] => ci2DataA[21].IN1
ci2DataA[22] => ci2DataA[22].IN1
ci2DataA[23] => ci2DataA[23].IN1
ci2DataA[24] => ci2DataA[24].IN1
ci2DataA[25] => ci2DataA[25].IN1
ci2DataA[26] => ci2DataA[26].IN1
ci2DataA[27] => ci2DataA[27].IN1
ci2DataA[28] => ci2DataA[28].IN1
ci2DataA[29] => ci2DataA[29].IN1
ci2DataA[30] => ci2DataA[30].IN1
ci2DataA[31] => ci2DataA[31].IN1
ci2DataB[0] => ci2DataB[0].IN1
ci2DataB[1] => ci2DataB[1].IN1
ci2DataB[2] => ci2DataB[2].IN1
ci2DataB[3] => ci2DataB[3].IN1
ci2DataB[4] => ci2DataB[4].IN1
ci2DataB[5] => ci2DataB[5].IN1
ci2DataB[6] => ci2DataB[6].IN1
ci2DataB[7] => ci2DataB[7].IN1
ci2DataB[8] => ci2DataB[8].IN1
ci2DataB[9] => ci2DataB[9].IN1
ci2DataB[10] => ci2DataB[10].IN1
ci2DataB[11] => ci2DataB[11].IN1
ci2DataB[12] => ci2DataB[12].IN1
ci2DataB[13] => ci2DataB[13].IN1
ci2DataB[14] => ci2DataB[14].IN1
ci2DataB[15] => ci2DataB[15].IN1
ci2DataB[16] => ci2DataB[16].IN1
ci2DataB[17] => ci2DataB[17].IN1
ci2DataB[18] => ci2DataB[18].IN1
ci2DataB[19] => ci2DataB[19].IN1
ci2DataB[20] => ci2DataB[20].IN1
ci2DataB[21] => ci2DataB[21].IN1
ci2DataB[22] => ci2DataB[22].IN1
ci2DataB[23] => ci2DataB[23].IN1
ci2DataB[24] => ci2DataB[24].IN1
ci2DataB[25] => ci2DataB[25].IN1
ci2DataB[26] => ci2DataB[26].IN1
ci2DataB[27] => ci2DataB[27].IN1
ci2DataB[28] => ci2DataB[28].IN1
ci2DataB[29] => ci2DataB[29].IN1
ci2DataB[30] => ci2DataB[30].IN1
ci2DataB[31] => ci2DataB[31].IN1
ci2Start => ci2Start.IN1
ci2Cke => ci2Cke.IN1
ci2Done <= textController:textC2.ciDone
ci2Result[0] <= textController:textC2.ciResult
ci2Result[1] <= textController:textC2.ciResult
ci2Result[2] <= textController:textC2.ciResult
ci2Result[3] <= textController:textC2.ciResult
ci2Result[4] <= textController:textC2.ciResult
ci2Result[5] <= textController:textC2.ciResult
ci2Result[6] <= textController:textC2.ciResult
ci2Result[7] <= textController:textC2.ciResult
ci2Result[8] <= textController:textC2.ciResult
ci2Result[9] <= textController:textC2.ciResult
ci2Result[10] <= textController:textC2.ciResult
ci2Result[11] <= textController:textC2.ciResult
ci2Result[12] <= textController:textC2.ciResult
ci2Result[13] <= textController:textC2.ciResult
ci2Result[14] <= textController:textC2.ciResult
ci2Result[15] <= textController:textC2.ciResult
ci2Result[16] <= textController:textC2.ciResult
ci2Result[17] <= textController:textC2.ciResult
ci2Result[18] <= textController:textC2.ciResult
ci2Result[19] <= textController:textC2.ciResult
ci2Result[20] <= textController:textC2.ciResult
ci2Result[21] <= textController:textC2.ciResult
ci2Result[22] <= textController:textC2.ciResult
ci2Result[23] <= textController:textC2.ciResult
ci2Result[24] <= textController:textC2.ciResult
ci2Result[25] <= textController:textC2.ciResult
ci2Result[26] <= textController:textC2.ciResult
ci2Result[27] <= textController:textC2.ciResult
ci2Result[28] <= textController:textC2.ciResult
ci2Result[29] <= textController:textC2.ciResult
ci2Result[30] <= textController:textC2.ciResult
ci2Result[31] <= textController:textC2.ciResult
requestTransaction <= graphicsController:graphics.requestTransaction
transactionGranted => transactionGranted.IN1
beginTransactionIn => beginTransactionIn.IN1
endTransactionIn => endTransactionIn.IN1
readNotWriteIn => readNotWriteIn.IN1
dataValidIn => dataValidIn.IN1
busErrorIn => busErrorIn.IN1
addressDataIn[0] => addressDataIn[0].IN1
addressDataIn[1] => addressDataIn[1].IN1
addressDataIn[2] => addressDataIn[2].IN1
addressDataIn[3] => addressDataIn[3].IN1
addressDataIn[4] => addressDataIn[4].IN1
addressDataIn[5] => addressDataIn[5].IN1
addressDataIn[6] => addressDataIn[6].IN1
addressDataIn[7] => addressDataIn[7].IN1
addressDataIn[8] => addressDataIn[8].IN1
addressDataIn[9] => addressDataIn[9].IN1
addressDataIn[10] => addressDataIn[10].IN1
addressDataIn[11] => addressDataIn[11].IN1
addressDataIn[12] => addressDataIn[12].IN1
addressDataIn[13] => addressDataIn[13].IN1
addressDataIn[14] => addressDataIn[14].IN1
addressDataIn[15] => addressDataIn[15].IN1
addressDataIn[16] => addressDataIn[16].IN1
addressDataIn[17] => addressDataIn[17].IN1
addressDataIn[18] => addressDataIn[18].IN1
addressDataIn[19] => addressDataIn[19].IN1
addressDataIn[20] => addressDataIn[20].IN1
addressDataIn[21] => addressDataIn[21].IN1
addressDataIn[22] => addressDataIn[22].IN1
addressDataIn[23] => addressDataIn[23].IN1
addressDataIn[24] => addressDataIn[24].IN1
addressDataIn[25] => addressDataIn[25].IN1
addressDataIn[26] => addressDataIn[26].IN1
addressDataIn[27] => addressDataIn[27].IN1
addressDataIn[28] => addressDataIn[28].IN1
addressDataIn[29] => addressDataIn[29].IN1
addressDataIn[30] => addressDataIn[30].IN1
addressDataIn[31] => addressDataIn[31].IN1
byteEnablesIn[0] => byteEnablesIn[0].IN1
byteEnablesIn[1] => byteEnablesIn[1].IN1
byteEnablesIn[2] => byteEnablesIn[2].IN1
byteEnablesIn[3] => byteEnablesIn[3].IN1
burstSizeIn[0] => burstSizeIn[0].IN1
burstSizeIn[1] => burstSizeIn[1].IN1
burstSizeIn[2] => burstSizeIn[2].IN1
burstSizeIn[3] => burstSizeIn[3].IN1
burstSizeIn[4] => burstSizeIn[4].IN1
burstSizeIn[5] => burstSizeIn[5].IN1
burstSizeIn[6] => burstSizeIn[6].IN1
burstSizeIn[7] => burstSizeIn[7].IN1
beginTransactionOut <= graphicsController:graphics.beginTransactionOut
endTransactionOut <= graphicsController:graphics.endTransactionOut
dataValidOut <= graphicsController:graphics.dataValidOut
readNotWriteOut <= graphicsController:graphics.readNotWriteOut
byteEnablesOut[0] <= graphicsController:graphics.byteEnablesOut
byteEnablesOut[1] <= graphicsController:graphics.byteEnablesOut
byteEnablesOut[2] <= graphicsController:graphics.byteEnablesOut
byteEnablesOut[3] <= graphicsController:graphics.byteEnablesOut
burstSizeOut[0] <= graphicsController:graphics.burstSizeOut
burstSizeOut[1] <= graphicsController:graphics.burstSizeOut
burstSizeOut[2] <= graphicsController:graphics.burstSizeOut
burstSizeOut[3] <= graphicsController:graphics.burstSizeOut
burstSizeOut[4] <= graphicsController:graphics.burstSizeOut
burstSizeOut[5] <= graphicsController:graphics.burstSizeOut
burstSizeOut[6] <= graphicsController:graphics.burstSizeOut
burstSizeOut[7] <= graphicsController:graphics.burstSizeOut
addressDataOut[0] <= graphicsController:graphics.addressDataOut
addressDataOut[1] <= graphicsController:graphics.addressDataOut
addressDataOut[2] <= graphicsController:graphics.addressDataOut
addressDataOut[3] <= graphicsController:graphics.addressDataOut
addressDataOut[4] <= graphicsController:graphics.addressDataOut
addressDataOut[5] <= graphicsController:graphics.addressDataOut
addressDataOut[6] <= graphicsController:graphics.addressDataOut
addressDataOut[7] <= graphicsController:graphics.addressDataOut
addressDataOut[8] <= graphicsController:graphics.addressDataOut
addressDataOut[9] <= graphicsController:graphics.addressDataOut
addressDataOut[10] <= graphicsController:graphics.addressDataOut
addressDataOut[11] <= graphicsController:graphics.addressDataOut
addressDataOut[12] <= graphicsController:graphics.addressDataOut
addressDataOut[13] <= graphicsController:graphics.addressDataOut
addressDataOut[14] <= graphicsController:graphics.addressDataOut
addressDataOut[15] <= graphicsController:graphics.addressDataOut
addressDataOut[16] <= graphicsController:graphics.addressDataOut
addressDataOut[17] <= graphicsController:graphics.addressDataOut
addressDataOut[18] <= graphicsController:graphics.addressDataOut
addressDataOut[19] <= graphicsController:graphics.addressDataOut
addressDataOut[20] <= graphicsController:graphics.addressDataOut
addressDataOut[21] <= graphicsController:graphics.addressDataOut
addressDataOut[22] <= graphicsController:graphics.addressDataOut
addressDataOut[23] <= graphicsController:graphics.addressDataOut
addressDataOut[24] <= graphicsController:graphics.addressDataOut
addressDataOut[25] <= graphicsController:graphics.addressDataOut
addressDataOut[26] <= graphicsController:graphics.addressDataOut
addressDataOut[27] <= graphicsController:graphics.addressDataOut
addressDataOut[28] <= graphicsController:graphics.addressDataOut
addressDataOut[29] <= graphicsController:graphics.addressDataOut
addressDataOut[30] <= graphicsController:graphics.addressDataOut
addressDataOut[31] <= graphicsController:graphics.addressDataOut
pixelClkX2 => pixelClkX2.IN1
red[0] <= hdmi_720p:generator.red
red[1] <= hdmi_720p:generator.red
red[2] <= hdmi_720p:generator.red
red[3] <= hdmi_720p:generator.red
green[0] <= hdmi_720p:generator.green
green[1] <= hdmi_720p:generator.green
green[2] <= hdmi_720p:generator.green
green[3] <= hdmi_720p:generator.green
blue[0] <= hdmi_720p:generator.blue
blue[1] <= hdmi_720p:generator.blue
blue[2] <= hdmi_720p:generator.blue
blue[3] <= hdmi_720p:generator.blue
pixelClock <= hdmi_720p:generator.pixelClock
horizontalSync <= hdmi_720p:generator.horizontalSync
verticalSync <= hdmi_720p:generator.verticalSync
activePixel <= hdmi_720p:generator.activePixel


|or1420SingleCore|screens:hdmi|hdmi_720p:generator
pixelClockIn => s_verticalCounter[0].CLK
pixelClockIn => s_verticalCounter[1].CLK
pixelClockIn => s_verticalCounter[2].CLK
pixelClockIn => s_verticalCounter[3].CLK
pixelClockIn => s_verticalCounter[4].CLK
pixelClockIn => s_verticalCounter[5].CLK
pixelClockIn => s_verticalCounter[6].CLK
pixelClockIn => s_verticalCounter[7].CLK
pixelClockIn => s_verticalCounter[8].CLK
pixelClockIn => s_verticalCounter[9].CLK
pixelClockIn => vSyncOut~reg0.CLK
pixelClockIn => hSyncOut~reg0.CLK
pixelClockIn => requestPixel~reg0.CLK
pixelClockIn => lineIndex[0]~reg0.CLK
pixelClockIn => lineIndex[1]~reg0.CLK
pixelClockIn => lineIndex[2]~reg0.CLK
pixelClockIn => lineIndex[3]~reg0.CLK
pixelClockIn => lineIndex[4]~reg0.CLK
pixelClockIn => lineIndex[5]~reg0.CLK
pixelClockIn => lineIndex[6]~reg0.CLK
pixelClockIn => lineIndex[7]~reg0.CLK
pixelClockIn => lineIndex[8]~reg0.CLK
pixelClockIn => lineIndex[9]~reg0.CLK
pixelClockIn => pixelIndex[0]~reg0.CLK
pixelClockIn => pixelIndex[1]~reg0.CLK
pixelClockIn => pixelIndex[2]~reg0.CLK
pixelClockIn => pixelIndex[3]~reg0.CLK
pixelClockIn => pixelIndex[4]~reg0.CLK
pixelClockIn => pixelIndex[5]~reg0.CLK
pixelClockIn => pixelIndex[6]~reg0.CLK
pixelClockIn => pixelIndex[7]~reg0.CLK
pixelClockIn => pixelIndex[8]~reg0.CLK
pixelClockIn => pixelIndex[9]~reg0.CLK
pixelClockIn => pixelIndex[10]~reg0.CLK
pixelClockIn => nextLine~reg0.CLK
pixelClockIn => newScreen~reg0.CLK
pixelClockIn => s_earlyNextLine.CLK
pixelClockIn => s_verticalState~2.DATAIN
pixelClockIn => s_horizontalCounter[0].CLK
pixelClockIn => s_horizontalCounter[1].CLK
pixelClockIn => s_horizontalCounter[2].CLK
pixelClockIn => s_horizontalCounter[3].CLK
pixelClockIn => s_horizontalCounter[4].CLK
pixelClockIn => s_horizontalCounter[5].CLK
pixelClockIn => s_horizontalCounter[6].CLK
pixelClockIn => s_horizontalCounter[7].CLK
pixelClockIn => s_horizontalCounter[8].CLK
pixelClockIn => s_horizontalCounter[9].CLK
pixelClockIn => s_horizontalCounter[10].CLK
pixelClockIn => s_horizontalState~2.DATAIN
reset => s_pixelClockReg.OUTPUTSELECT
reset => s_horizontalState.OUTPUTSELECT
reset => s_horizontalState.OUTPUTSELECT
reset => s_horizontalState.OUTPUTSELECT
reset => s_horizontalState.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_horizontalCounter.OUTPUTSELECT
reset => s_verticalState.OUTPUTSELECT
reset => s_verticalState.OUTPUTSELECT
reset => s_verticalState.OUTPUTSELECT
reset => s_verticalState.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
reset => s_verticalCounter.OUTPUTSELECT
testPicture => s_red.OUTPUTSELECT
testPicture => s_red.OUTPUTSELECT
testPicture => s_red.OUTPUTSELECT
testPicture => s_red.OUTPUTSELECT
testPicture => s_green.OUTPUTSELECT
testPicture => s_green.OUTPUTSELECT
testPicture => s_green.OUTPUTSELECT
testPicture => s_green.OUTPUTSELECT
testPicture => s_blue.OUTPUTSELECT
testPicture => s_blue.OUTPUTSELECT
testPicture => s_blue.OUTPUTSELECT
testPicture => s_blue.OUTPUTSELECT
testPicture => horizontalSync.OUTPUTSELECT
testPicture => verticalSync.OUTPUTSELECT
testPicture => activePixel.OUTPUTSELECT
pixelClkX2 => activePixel~reg0.CLK
pixelClkX2 => verticalSync~reg0.CLK
pixelClkX2 => horizontalSync~reg0.CLK
pixelClkX2 => blue[0]~reg0.CLK
pixelClkX2 => blue[1]~reg0.CLK
pixelClkX2 => blue[2]~reg0.CLK
pixelClkX2 => blue[3]~reg0.CLK
pixelClkX2 => green[0]~reg0.CLK
pixelClkX2 => green[1]~reg0.CLK
pixelClkX2 => green[2]~reg0.CLK
pixelClkX2 => green[3]~reg0.CLK
pixelClkX2 => red[0]~reg0.CLK
pixelClkX2 => red[1]~reg0.CLK
pixelClkX2 => red[2]~reg0.CLK
pixelClkX2 => red[3]~reg0.CLK
pixelClkX2 => s_pixelClockReg.CLK
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelClock <= s_pixelClockReg.DB_MAX_OUTPUT_PORT_TYPE
horizontalSync <= horizontalSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
verticalSync <= verticalSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
activePixel <= activePixel~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[0] <= pixelIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[1] <= pixelIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[2] <= pixelIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[3] <= pixelIndex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[4] <= pixelIndex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[5] <= pixelIndex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[6] <= pixelIndex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[7] <= pixelIndex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[8] <= pixelIndex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[9] <= pixelIndex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelIndex[10] <= pixelIndex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[0] <= lineIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[1] <= lineIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[2] <= lineIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[3] <= lineIndex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[4] <= lineIndex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[5] <= lineIndex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[6] <= lineIndex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[7] <= lineIndex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[8] <= lineIndex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[9] <= lineIndex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
requestPixel <= requestPixel~reg0.DB_MAX_OUTPUT_PORT_TYPE
newScreen <= newScreen~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextLine <= nextLine~reg0.DB_MAX_OUTPUT_PORT_TYPE
hSyncOut <= hSyncOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSyncOut <= vSyncOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
hSyncIn => horizontalSync.DATAA
vSyncIn => verticalSync.DATAA
activeIn => activePixel.DATAA
redIn[0] => ~NO_FANOUT~
redIn[1] => s_red.DATAA
redIn[2] => s_red.DATAA
redIn[3] => s_red.DATAA
redIn[4] => s_red.DATAA
blueIn[0] => ~NO_FANOUT~
blueIn[1] => s_blue.DATAA
blueIn[2] => s_blue.DATAA
blueIn[3] => s_blue.DATAA
blueIn[4] => s_blue.DATAA
greenIn[0] => ~NO_FANOUT~
greenIn[1] => ~NO_FANOUT~
greenIn[2] => s_green.DATAA
greenIn[3] => s_green.DATAA
greenIn[4] => s_green.DATAA
greenIn[5] => s_green.DATAA


|or1420SingleCore|screens:hdmi|textController:textC1
clock => s_clearLine.CLK
clock => s_screenOffsetReg[0].CLK
clock => s_screenOffsetReg[1].CLK
clock => s_screenOffsetReg[2].CLK
clock => s_screenOffsetReg[3].CLK
clock => s_screenOffsetReg[4].CLK
clock => s_screenOffsetReg[5].CLK
clock => s_screenOffsetReg[6].CLK
clock => s_screenOffsetReg[7].CLK
clock => s_screenOffsetReg[8].CLK
clock => s_screenOffsetReg[9].CLK
clock => s_screenOffsetReg[10].CLK
clock => s_screenOffsetReg[11].CLK
clock => s_screenOffsetReg[12].CLK
clock => s_cursorYPos[0].CLK
clock => s_cursorYPos[1].CLK
clock => s_cursorYPos[2].CLK
clock => s_cursorYPos[3].CLK
clock => s_cursorYPos[4].CLK
clock => s_cursorYPos[5].CLK
clock => s_cursorYPos[6].CLK
clock => s_cursorXPos[0].CLK
clock => s_cursorXPos[1].CLK
clock => s_cursorXPos[2].CLK
clock => s_cursorXPos[3].CLK
clock => s_cursorXPos[4].CLK
clock => s_cursorXPos[5].CLK
clock => s_cursorXPos[6].CLK
clock => s_clearLineCounterReg[0].CLK
clock => s_clearLineCounterReg[1].CLK
clock => s_clearLineCounterReg[2].CLK
clock => s_clearLineCounterReg[3].CLK
clock => s_clearLineCounterReg[4].CLK
clock => s_clearLineCounterReg[5].CLK
clock => s_clearLineCounterReg[6].CLK
clock => s_clearLineCounterReg[7].CLK
clock => s_clearScreenCounterReg[0].CLK
clock => s_clearScreenCounterReg[1].CLK
clock => s_clearScreenCounterReg[2].CLK
clock => s_clearScreenCounterReg[3].CLK
clock => s_clearScreenCounterReg[4].CLK
clock => s_clearScreenCounterReg[5].CLK
clock => s_clearScreenCounterReg[6].CLK
clock => s_clearScreenCounterReg[7].CLK
clock => s_clearScreenCounterReg[8].CLK
clock => s_clearScreenCounterReg[9].CLK
clock => s_clearScreenCounterReg[10].CLK
clock => s_clearScreenCounterReg[11].CLK
clock => s_clearScreenCounterReg[12].CLK
clock => s_clearScreenCounterReg[13].CLK
clock => s_TextCorrectionReg[0].CLK
clock => s_TextCorrectionReg[1].CLK
clock => s_delayedCharToBeWrittenReg[0].CLK
clock => s_delayedCharToBeWrittenReg[1].CLK
clock => s_delayedCharToBeWrittenReg[2].CLK
clock => s_delayedCharToBeWrittenReg[3].CLK
clock => s_delayedCharToBeWrittenReg[4].CLK
clock => s_delayedCharToBeWrittenReg[5].CLK
clock => s_delayedCharToBeWrittenReg[6].CLK
clock => s_delayWeCharReg.CLK
clock => s_cursorVisibleReg.CLK
clock => s_smallCharsReg.CLK
clock => s_backGroundColorReg[0].CLK
clock => s_backGroundColorReg[1].CLK
clock => s_backGroundColorReg[2].CLK
clock => s_backGroundColorReg[3].CLK
clock => s_backGroundColorReg[4].CLK
clock => s_backGroundColorReg[5].CLK
clock => s_backGroundColorReg[6].CLK
clock => s_backGroundColorReg[7].CLK
clock => s_backGroundColorReg[8].CLK
clock => s_backGroundColorReg[9].CLK
clock => s_backGroundColorReg[10].CLK
clock => s_backGroundColorReg[11].CLK
clock => s_backGroundColorReg[12].CLK
clock => s_backGroundColorReg[13].CLK
clock => s_backGroundColorReg[14].CLK
clock => s_backGroundColorReg[15].CLK
clock => s_foreGroundColorReg[0].CLK
clock => s_foreGroundColorReg[1].CLK
clock => s_foreGroundColorReg[2].CLK
clock => s_foreGroundColorReg[3].CLK
clock => s_foreGroundColorReg[4].CLK
clock => s_foreGroundColorReg[5].CLK
clock => s_foreGroundColorReg[6].CLK
clock => s_foreGroundColorReg[7].CLK
clock => s_foreGroundColorReg[8].CLK
clock => s_foreGroundColorReg[9].CLK
clock => s_foreGroundColorReg[10].CLK
clock => s_foreGroundColorReg[11].CLK
clock => s_foreGroundColorReg[12].CLK
clock => s_foreGroundColorReg[13].CLK
clock => s_foreGroundColorReg[14].CLK
clock => s_foreGroundColorReg[15].CLK
pixelClock => asciiLineIndex[0]~reg0.CLK
pixelClock => asciiLineIndex[1]~reg0.CLK
pixelClock => asciiLineIndex[2]~reg0.CLK
pixelClock => asciiBitSelector[0]~reg0.CLK
pixelClock => asciiBitSelector[1]~reg0.CLK
pixelClock => asciiBitSelector[2]~reg0.CLK
pixelClock => s_asciiBitIndex[0].CLK
pixelClock => s_asciiBitIndex[1].CLK
pixelClock => s_asciiBitIndex[2].CLK
reset => comb.IN1
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_smallCharsReg.OUTPUTSELECT
reset => s_cursorVisibleReg.OUTPUTSELECT
reset => s_delayWeCharReg.IN1
reset => s_TextCorrectionReg.OUTPUTSELECT
reset => s_TextCorrectionReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
dualText => Decoder0.IN1
dualText => Mux0.IN5
dualText => Mux1.IN5
dualText => Mux2.IN5
dualText => Mux3.IN5
dualText => s_screenOffsetReg.IN1
pixelIndex[0] => s_asciiBitIndex.DATAB
pixelIndex[1] => s_asciiBitIndex.DATAB
pixelIndex[1] => s_asciiBitIndex.DATAA
pixelIndex[2] => s_asciiBitIndex.DATAB
pixelIndex[2] => s_asciiBitIndex.DATAA
pixelIndex[3] => Add5.IN16
pixelIndex[3] => Add14.IN14
pixelIndex[3] => s_asciiBitIndex.DATAA
pixelIndex[4] => Add5.IN15
pixelIndex[4] => Add6.IN14
pixelIndex[4] => Add14.IN13
pixelIndex[4] => Add15.IN12
pixelIndex[5] => Add5.IN14
pixelIndex[5] => Add6.IN13
pixelIndex[5] => Add14.IN12
pixelIndex[5] => Add15.IN11
pixelIndex[6] => Add5.IN13
pixelIndex[6] => Add6.IN12
pixelIndex[6] => Add14.IN11
pixelIndex[6] => Add15.IN10
pixelIndex[7] => Add5.IN12
pixelIndex[7] => Add6.IN11
pixelIndex[7] => Add14.IN10
pixelIndex[7] => Add15.IN9
pixelIndex[8] => Add5.IN11
pixelIndex[8] => Add6.IN10
pixelIndex[8] => Add14.IN9
pixelIndex[8] => Add15.IN8
pixelIndex[9] => Add5.IN10
pixelIndex[9] => Add6.IN9
pixelIndex[9] => Add14.IN8
pixelIndex[9] => Add15.IN7
pixelIndex[10] => Add5.IN9
pixelIndex[10] => Add6.IN8
lineIndex[0] => asciiLineIndex.DATAB
lineIndex[0] => Equal13.IN2
lineIndex[1] => asciiLineIndex.DATAB
lineIndex[1] => asciiLineIndex.DATAA
lineIndex[1] => Equal13.IN1
lineIndex[1] => Equal14.IN2
lineIndex[2] => asciiLineIndex.DATAB
lineIndex[2] => asciiLineIndex.DATAA
lineIndex[2] => Equal13.IN0
lineIndex[2] => Equal14.IN1
lineIndex[3] => Add7.IN14
lineIndex[3] => s_correctedLineIndex[3].DATAA
lineIndex[4] => Add7.IN13
lineIndex[4] => Add8.IN12
lineIndex[5] => Add7.IN12
lineIndex[5] => Add8.IN11
lineIndex[6] => Add7.IN11
lineIndex[6] => Add8.IN10
lineIndex[7] => Add7.IN10
lineIndex[7] => Add8.IN9
lineIndex[8] => Add7.IN9
lineIndex[8] => Add8.IN8
lineIndex[9] => Add7.IN8
lineIndex[9] => Add8.IN7
screenOffset[0] <= <GND>
screenOffset[1] <= <GND>
screenOffset[2] <= <GND>
screenOffset[3] <= screenOffset.DB_MAX_OUTPUT_PORT_TYPE
screenOffset[4] <= screenOffset.DB_MAX_OUTPUT_PORT_TYPE
screenOffset[5] <= screenOffset.DB_MAX_OUTPUT_PORT_TYPE
screenOffset[6] <= <GND>
screenOffset[7] <= <GND>
screenOffset[8] <= <GND>
screenOffset[9] <= <GND>
screenOffset[10] <= <GND>
ciN[0] => Equal0.IN7
ciN[1] => Equal0.IN6
ciN[2] => Equal0.IN5
ciN[3] => Equal0.IN4
ciN[4] => Equal0.IN3
ciN[5] => Equal0.IN2
ciN[6] => Equal0.IN1
ciN[7] => Equal0.IN0
ciDataA[0] => Decoder1.IN2
ciDataA[0] => Mux4.IN7
ciDataA[0] => Mux5.IN8
ciDataA[0] => Mux6.IN8
ciDataA[0] => Mux7.IN8
ciDataA[0] => Mux8.IN8
ciDataA[0] => Mux9.IN8
ciDataA[0] => Mux10.IN8
ciDataA[0] => Mux11.IN8
ciDataA[0] => Mux12.IN8
ciDataA[0] => Mux13.IN7
ciDataA[0] => Mux14.IN7
ciDataA[0] => Mux15.IN7
ciDataA[0] => Mux16.IN7
ciDataA[0] => Mux17.IN7
ciDataA[0] => Mux18.IN6
ciDataA[0] => Mux19.IN4
ciDataA[0] => Equal1.IN3
ciDataA[0] => Equal2.IN3
ciDataA[0] => Equal3.IN2
ciDataA[0] => Equal4.IN1
ciDataA[0] => Equal6.IN3
ciDataA[0] => Equal7.IN3
ciDataA[0] => Equal8.IN2
ciDataA[1] => Decoder1.IN1
ciDataA[1] => Mux4.IN6
ciDataA[1] => Mux5.IN7
ciDataA[1] => Mux6.IN7
ciDataA[1] => Mux7.IN7
ciDataA[1] => Mux8.IN7
ciDataA[1] => Mux9.IN7
ciDataA[1] => Mux10.IN7
ciDataA[1] => Mux11.IN7
ciDataA[1] => Mux12.IN7
ciDataA[1] => Mux13.IN6
ciDataA[1] => Mux14.IN6
ciDataA[1] => Mux15.IN6
ciDataA[1] => Mux16.IN6
ciDataA[1] => Mux17.IN6
ciDataA[1] => Mux18.IN5
ciDataA[1] => Mux19.IN3
ciDataA[1] => Equal1.IN2
ciDataA[1] => Equal2.IN2
ciDataA[1] => Equal3.IN1
ciDataA[1] => Equal4.IN3
ciDataA[1] => Equal6.IN2
ciDataA[1] => Equal7.IN1
ciDataA[1] => Equal8.IN3
ciDataA[2] => Decoder1.IN0
ciDataA[2] => Mux4.IN5
ciDataA[2] => Mux5.IN6
ciDataA[2] => Mux6.IN6
ciDataA[2] => Mux7.IN6
ciDataA[2] => Mux8.IN6
ciDataA[2] => Mux9.IN6
ciDataA[2] => Mux10.IN6
ciDataA[2] => Mux11.IN6
ciDataA[2] => Mux12.IN6
ciDataA[2] => Mux13.IN5
ciDataA[2] => Mux14.IN5
ciDataA[2] => Mux15.IN5
ciDataA[2] => Mux16.IN5
ciDataA[2] => Mux17.IN5
ciDataA[2] => Mux18.IN4
ciDataA[2] => Mux19.IN2
ciDataA[2] => Equal1.IN1
ciDataA[2] => Equal2.IN1
ciDataA[2] => Equal3.IN3
ciDataA[2] => Equal4.IN2
ciDataA[2] => Equal6.IN1
ciDataA[2] => Equal7.IN2
ciDataA[2] => Equal8.IN1
ciDataA[3] => ciResult.IN1
ciDataA[3] => Equal1.IN0
ciDataA[3] => Equal2.IN0
ciDataA[3] => Equal3.IN0
ciDataA[3] => Equal4.IN0
ciDataA[3] => Equal6.IN0
ciDataA[3] => Equal7.IN0
ciDataA[3] => Equal8.IN0
ciDataA[4] => ~NO_FANOUT~
ciDataA[5] => ~NO_FANOUT~
ciDataA[6] => ~NO_FANOUT~
ciDataA[7] => ~NO_FANOUT~
ciDataA[8] => ~NO_FANOUT~
ciDataA[9] => ~NO_FANOUT~
ciDataA[10] => ~NO_FANOUT~
ciDataA[11] => ~NO_FANOUT~
ciDataA[12] => ~NO_FANOUT~
ciDataA[13] => ~NO_FANOUT~
ciDataA[14] => ~NO_FANOUT~
ciDataA[15] => ~NO_FANOUT~
ciDataA[16] => ~NO_FANOUT~
ciDataA[17] => ~NO_FANOUT~
ciDataA[18] => ~NO_FANOUT~
ciDataA[19] => ~NO_FANOUT~
ciDataA[20] => ~NO_FANOUT~
ciDataA[21] => ~NO_FANOUT~
ciDataA[22] => ~NO_FANOUT~
ciDataA[23] => ~NO_FANOUT~
ciDataA[24] => ~NO_FANOUT~
ciDataA[25] => ~NO_FANOUT~
ciDataA[26] => ~NO_FANOUT~
ciDataA[27] => ~NO_FANOUT~
ciDataA[28] => ~NO_FANOUT~
ciDataA[29] => ~NO_FANOUT~
ciDataA[30] => ~NO_FANOUT~
ciDataA[31] => ~NO_FANOUT~
ciDataB[0] => comb.IN1
ciDataB[0] => Equal5.IN1
ciDataB[0] => s_foreGroundColorReg.DATAB
ciDataB[0] => s_backGroundColorReg.DATAB
ciDataB[0] => s_smallCharsReg.DATAB
ciDataB[0] => s_cursorVisibleReg.DATAB
ciDataB[0] => s_TextCorrectionReg.DATAB
ciDataB[0] => ramData.DATAA
ciDataB[0] => Equal9.IN4
ciDataB[0] => s_delayedCharToBeWrittenReg[0].DATAIN
ciDataB[1] => Equal5.IN0
ciDataB[1] => s_foreGroundColorReg.DATAB
ciDataB[1] => s_backGroundColorReg.DATAB
ciDataB[1] => s_TextCorrectionReg.DATAB
ciDataB[1] => ramData.DATAA
ciDataB[1] => Equal9.IN6
ciDataB[1] => s_delayedCharToBeWrittenReg[1].DATAIN
ciDataB[2] => s_foreGroundColorReg.DATAB
ciDataB[2] => s_backGroundColorReg.DATAB
ciDataB[2] => ramData.DATAA
ciDataB[2] => Equal9.IN3
ciDataB[2] => s_delayedCharToBeWrittenReg[2].DATAIN
ciDataB[3] => s_foreGroundColorReg.DATAB
ciDataB[3] => s_backGroundColorReg.DATAB
ciDataB[3] => ramData.DATAA
ciDataB[3] => Equal9.IN5
ciDataB[3] => s_delayedCharToBeWrittenReg[3].DATAIN
ciDataB[4] => s_foreGroundColorReg.DATAB
ciDataB[4] => s_backGroundColorReg.DATAB
ciDataB[4] => ramData.DATAA
ciDataB[4] => Equal9.IN2
ciDataB[4] => s_delayedCharToBeWrittenReg[4].DATAIN
ciDataB[5] => s_foreGroundColorReg.DATAB
ciDataB[5] => s_backGroundColorReg.DATAB
ciDataB[5] => ramData.DATAA
ciDataB[5] => Equal9.IN1
ciDataB[5] => s_delayedCharToBeWrittenReg[5].DATAIN
ciDataB[6] => s_foreGroundColorReg.DATAB
ciDataB[6] => s_backGroundColorReg.DATAB
ciDataB[6] => ramData.DATAA
ciDataB[6] => Equal9.IN0
ciDataB[6] => s_delayedCharToBeWrittenReg[6].DATAIN
ciDataB[7] => s_foreGroundColorReg.DATAB
ciDataB[7] => s_backGroundColorReg.DATAB
ciDataB[8] => s_foreGroundColorReg.DATAB
ciDataB[8] => s_backGroundColorReg.DATAB
ciDataB[9] => s_foreGroundColorReg.DATAB
ciDataB[9] => s_backGroundColorReg.DATAB
ciDataB[10] => s_foreGroundColorReg.DATAB
ciDataB[10] => s_backGroundColorReg.DATAB
ciDataB[11] => s_foreGroundColorReg.DATAB
ciDataB[11] => s_backGroundColorReg.DATAB
ciDataB[12] => s_foreGroundColorReg.DATAB
ciDataB[12] => s_backGroundColorReg.DATAB
ciDataB[13] => s_foreGroundColorReg.DATAB
ciDataB[13] => s_backGroundColorReg.DATAB
ciDataB[14] => s_foreGroundColorReg.DATAB
ciDataB[14] => s_backGroundColorReg.DATAB
ciDataB[15] => s_foreGroundColorReg.DATAB
ciDataB[15] => s_backGroundColorReg.DATAB
ciDataB[16] => ~NO_FANOUT~
ciDataB[17] => ~NO_FANOUT~
ciDataB[18] => ~NO_FANOUT~
ciDataB[19] => ~NO_FANOUT~
ciDataB[20] => ~NO_FANOUT~
ciDataB[21] => ~NO_FANOUT~
ciDataB[22] => ~NO_FANOUT~
ciDataB[23] => ~NO_FANOUT~
ciDataB[24] => ~NO_FANOUT~
ciDataB[25] => ~NO_FANOUT~
ciDataB[26] => ~NO_FANOUT~
ciDataB[27] => ~NO_FANOUT~
ciDataB[28] => ~NO_FANOUT~
ciDataB[29] => ~NO_FANOUT~
ciDataB[30] => ~NO_FANOUT~
ciDataB[31] => ~NO_FANOUT~
ciStart => comb.IN0
ciCke => comb.IN1
ciCke => comb.IN1
ciDone <= ciDone.DB_MAX_OUTPUT_PORT_TYPE
ciResult[0] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[1] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[2] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[3] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[4] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[5] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[6] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[7] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[8] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[9] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[10] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[11] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[12] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[13] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[14] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[15] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[16] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[17] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[18] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[19] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[20] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[21] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[22] <= <GND>
ciResult[23] <= <GND>
ciResult[24] <= <GND>
ciResult[25] <= <GND>
ciResult[26] <= <GND>
ciResult[27] <= <GND>
ciResult[28] <= <GND>
ciResult[29] <= <GND>
ciResult[30] <= <GND>
ciResult[31] <= <GND>
ramWe <= ramWe.DB_MAX_OUTPUT_PORT_TYPE
ramData[0] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[1] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[2] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[3] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[4] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[5] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[6] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[7] <= <GND>
ramAddress[0] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[1] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[2] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[3] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[4] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[5] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[6] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[7] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[8] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[9] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[10] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[11] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[12] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[0] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[1] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[2] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[3] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[4] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[5] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[6] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[7] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[8] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[9] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[10] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[11] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[12] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
asciiBitSelector[0] <= asciiBitSelector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiBitSelector[1] <= asciiBitSelector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiBitSelector[2] <= asciiBitSelector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiLineIndex[0] <= asciiLineIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiLineIndex[1] <= asciiLineIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiLineIndex[2] <= asciiLineIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[0] <= s_foreGroundColorReg[0].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[1] <= s_foreGroundColorReg[1].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[2] <= s_foreGroundColorReg[2].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[3] <= s_foreGroundColorReg[3].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[4] <= s_foreGroundColorReg[4].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[5] <= s_foreGroundColorReg[5].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[6] <= s_foreGroundColorReg[6].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[7] <= s_foreGroundColorReg[7].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[8] <= s_foreGroundColorReg[8].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[9] <= s_foreGroundColorReg[9].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[10] <= s_foreGroundColorReg[10].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[11] <= s_foreGroundColorReg[11].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[12] <= s_foreGroundColorReg[12].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[13] <= s_foreGroundColorReg[13].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[14] <= s_foreGroundColorReg[14].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[15] <= s_foreGroundColorReg[15].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[0] <= s_backGroundColorReg[0].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[1] <= s_backGroundColorReg[1].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[2] <= s_backGroundColorReg[2].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[3] <= s_backGroundColorReg[3].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[4] <= s_backGroundColorReg[4].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[5] <= s_backGroundColorReg[5].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[6] <= s_backGroundColorReg[6].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[7] <= s_backGroundColorReg[7].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[8] <= s_backGroundColorReg[8].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[9] <= s_backGroundColorReg[9].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[10] <= s_backGroundColorReg[10].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[11] <= s_backGroundColorReg[11].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[12] <= s_backGroundColorReg[12].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[13] <= s_backGroundColorReg[13].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[14] <= s_backGroundColorReg[14].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[15] <= s_backGroundColorReg[15].DB_MAX_OUTPUT_PORT_TYPE
cursorVisible <= cursorVisible.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|textController:textC2
clock => s_clearLine.CLK
clock => s_screenOffsetReg[0].CLK
clock => s_screenOffsetReg[1].CLK
clock => s_screenOffsetReg[2].CLK
clock => s_screenOffsetReg[3].CLK
clock => s_screenOffsetReg[4].CLK
clock => s_screenOffsetReg[5].CLK
clock => s_screenOffsetReg[6].CLK
clock => s_screenOffsetReg[7].CLK
clock => s_screenOffsetReg[8].CLK
clock => s_screenOffsetReg[9].CLK
clock => s_screenOffsetReg[10].CLK
clock => s_screenOffsetReg[11].CLK
clock => s_screenOffsetReg[12].CLK
clock => s_cursorYPos[0].CLK
clock => s_cursorYPos[1].CLK
clock => s_cursorYPos[2].CLK
clock => s_cursorYPos[3].CLK
clock => s_cursorYPos[4].CLK
clock => s_cursorYPos[5].CLK
clock => s_cursorYPos[6].CLK
clock => s_cursorXPos[0].CLK
clock => s_cursorXPos[1].CLK
clock => s_cursorXPos[2].CLK
clock => s_cursorXPos[3].CLK
clock => s_cursorXPos[4].CLK
clock => s_cursorXPos[5].CLK
clock => s_cursorXPos[6].CLK
clock => s_clearLineCounterReg[0].CLK
clock => s_clearLineCounterReg[1].CLK
clock => s_clearLineCounterReg[2].CLK
clock => s_clearLineCounterReg[3].CLK
clock => s_clearLineCounterReg[4].CLK
clock => s_clearLineCounterReg[5].CLK
clock => s_clearLineCounterReg[6].CLK
clock => s_clearLineCounterReg[7].CLK
clock => s_clearScreenCounterReg[0].CLK
clock => s_clearScreenCounterReg[1].CLK
clock => s_clearScreenCounterReg[2].CLK
clock => s_clearScreenCounterReg[3].CLK
clock => s_clearScreenCounterReg[4].CLK
clock => s_clearScreenCounterReg[5].CLK
clock => s_clearScreenCounterReg[6].CLK
clock => s_clearScreenCounterReg[7].CLK
clock => s_clearScreenCounterReg[8].CLK
clock => s_clearScreenCounterReg[9].CLK
clock => s_clearScreenCounterReg[10].CLK
clock => s_clearScreenCounterReg[11].CLK
clock => s_clearScreenCounterReg[12].CLK
clock => s_clearScreenCounterReg[13].CLK
clock => s_TextCorrectionReg[0].CLK
clock => s_TextCorrectionReg[1].CLK
clock => s_delayedCharToBeWrittenReg[0].CLK
clock => s_delayedCharToBeWrittenReg[1].CLK
clock => s_delayedCharToBeWrittenReg[2].CLK
clock => s_delayedCharToBeWrittenReg[3].CLK
clock => s_delayedCharToBeWrittenReg[4].CLK
clock => s_delayedCharToBeWrittenReg[5].CLK
clock => s_delayedCharToBeWrittenReg[6].CLK
clock => s_delayWeCharReg.CLK
clock => s_cursorVisibleReg.CLK
clock => s_smallCharsReg.CLK
clock => s_backGroundColorReg[0].CLK
clock => s_backGroundColorReg[1].CLK
clock => s_backGroundColorReg[2].CLK
clock => s_backGroundColorReg[3].CLK
clock => s_backGroundColorReg[4].CLK
clock => s_backGroundColorReg[5].CLK
clock => s_backGroundColorReg[6].CLK
clock => s_backGroundColorReg[7].CLK
clock => s_backGroundColorReg[8].CLK
clock => s_backGroundColorReg[9].CLK
clock => s_backGroundColorReg[10].CLK
clock => s_backGroundColorReg[11].CLK
clock => s_backGroundColorReg[12].CLK
clock => s_backGroundColorReg[13].CLK
clock => s_backGroundColorReg[14].CLK
clock => s_backGroundColorReg[15].CLK
clock => s_foreGroundColorReg[0].CLK
clock => s_foreGroundColorReg[1].CLK
clock => s_foreGroundColorReg[2].CLK
clock => s_foreGroundColorReg[3].CLK
clock => s_foreGroundColorReg[4].CLK
clock => s_foreGroundColorReg[5].CLK
clock => s_foreGroundColorReg[6].CLK
clock => s_foreGroundColorReg[7].CLK
clock => s_foreGroundColorReg[8].CLK
clock => s_foreGroundColorReg[9].CLK
clock => s_foreGroundColorReg[10].CLK
clock => s_foreGroundColorReg[11].CLK
clock => s_foreGroundColorReg[12].CLK
clock => s_foreGroundColorReg[13].CLK
clock => s_foreGroundColorReg[14].CLK
clock => s_foreGroundColorReg[15].CLK
pixelClock => asciiLineIndex[0]~reg0.CLK
pixelClock => asciiLineIndex[1]~reg0.CLK
pixelClock => asciiLineIndex[2]~reg0.CLK
pixelClock => asciiBitSelector[0]~reg0.CLK
pixelClock => asciiBitSelector[1]~reg0.CLK
pixelClock => asciiBitSelector[2]~reg0.CLK
pixelClock => s_asciiBitIndex[0].CLK
pixelClock => s_asciiBitIndex[1].CLK
pixelClock => s_asciiBitIndex[2].CLK
reset => comb.IN1
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_foreGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_backGroundColorReg.OUTPUTSELECT
reset => s_smallCharsReg.OUTPUTSELECT
reset => s_cursorVisibleReg.OUTPUTSELECT
reset => s_delayWeCharReg.IN1
reset => s_TextCorrectionReg.OUTPUTSELECT
reset => s_TextCorrectionReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
reset => s_clearLineCounterReg.OUTPUTSELECT
dualText => Decoder0.IN1
dualText => Mux0.IN5
dualText => Mux1.IN5
dualText => Mux2.IN5
dualText => Mux3.IN5
dualText => s_screenOffsetReg.IN1
pixelIndex[0] => s_asciiBitIndex.DATAB
pixelIndex[1] => s_asciiBitIndex.DATAB
pixelIndex[1] => s_asciiBitIndex.DATAA
pixelIndex[2] => s_asciiBitIndex.DATAB
pixelIndex[2] => s_asciiBitIndex.DATAA
pixelIndex[3] => Add5.IN16
pixelIndex[3] => Add14.IN14
pixelIndex[3] => s_asciiBitIndex.DATAA
pixelIndex[4] => Add5.IN15
pixelIndex[4] => Add6.IN14
pixelIndex[4] => Add14.IN13
pixelIndex[4] => Add15.IN12
pixelIndex[5] => Add5.IN14
pixelIndex[5] => Add6.IN13
pixelIndex[5] => Add14.IN12
pixelIndex[5] => Add15.IN11
pixelIndex[6] => Add5.IN13
pixelIndex[6] => Add6.IN12
pixelIndex[6] => Add14.IN11
pixelIndex[6] => Add15.IN10
pixelIndex[7] => Add5.IN12
pixelIndex[7] => Add6.IN11
pixelIndex[7] => Add14.IN10
pixelIndex[7] => Add15.IN9
pixelIndex[8] => Add5.IN11
pixelIndex[8] => Add6.IN10
pixelIndex[8] => Add14.IN9
pixelIndex[8] => Add15.IN8
pixelIndex[9] => Add5.IN10
pixelIndex[9] => Add6.IN9
pixelIndex[9] => Add14.IN8
pixelIndex[9] => Add15.IN7
pixelIndex[10] => Add5.IN9
pixelIndex[10] => Add6.IN8
lineIndex[0] => asciiLineIndex.DATAB
lineIndex[0] => Equal13.IN2
lineIndex[1] => asciiLineIndex.DATAB
lineIndex[1] => asciiLineIndex.DATAA
lineIndex[1] => Equal13.IN1
lineIndex[1] => Equal14.IN2
lineIndex[2] => asciiLineIndex.DATAB
lineIndex[2] => asciiLineIndex.DATAA
lineIndex[2] => Equal13.IN0
lineIndex[2] => Equal14.IN1
lineIndex[3] => Add7.IN14
lineIndex[3] => s_correctedLineIndex[3].DATAA
lineIndex[4] => Add7.IN13
lineIndex[4] => Add8.IN12
lineIndex[5] => Add7.IN12
lineIndex[5] => Add8.IN11
lineIndex[6] => Add7.IN11
lineIndex[6] => Add8.IN10
lineIndex[7] => Add7.IN10
lineIndex[7] => Add8.IN9
lineIndex[8] => Add7.IN9
lineIndex[8] => Add8.IN8
lineIndex[9] => Add7.IN8
lineIndex[9] => Add8.IN7
screenOffset[0] <= <GND>
screenOffset[1] <= <GND>
screenOffset[2] <= <GND>
screenOffset[3] <= screenOffset.DB_MAX_OUTPUT_PORT_TYPE
screenOffset[4] <= screenOffset.DB_MAX_OUTPUT_PORT_TYPE
screenOffset[5] <= screenOffset.DB_MAX_OUTPUT_PORT_TYPE
screenOffset[6] <= <GND>
screenOffset[7] <= <GND>
screenOffset[8] <= <GND>
screenOffset[9] <= <GND>
screenOffset[10] <= <GND>
ciN[0] => Equal0.IN7
ciN[1] => Equal0.IN6
ciN[2] => Equal0.IN5
ciN[3] => Equal0.IN4
ciN[4] => Equal0.IN3
ciN[5] => Equal0.IN2
ciN[6] => Equal0.IN1
ciN[7] => Equal0.IN0
ciDataA[0] => Decoder1.IN2
ciDataA[0] => Mux4.IN7
ciDataA[0] => Mux5.IN8
ciDataA[0] => Mux6.IN8
ciDataA[0] => Mux7.IN8
ciDataA[0] => Mux8.IN8
ciDataA[0] => Mux9.IN8
ciDataA[0] => Mux10.IN8
ciDataA[0] => Mux11.IN8
ciDataA[0] => Mux12.IN8
ciDataA[0] => Mux13.IN7
ciDataA[0] => Mux14.IN7
ciDataA[0] => Mux15.IN7
ciDataA[0] => Mux16.IN7
ciDataA[0] => Mux17.IN7
ciDataA[0] => Mux18.IN6
ciDataA[0] => Mux19.IN4
ciDataA[0] => Equal1.IN3
ciDataA[0] => Equal2.IN3
ciDataA[0] => Equal3.IN2
ciDataA[0] => Equal4.IN1
ciDataA[0] => Equal6.IN3
ciDataA[0] => Equal7.IN3
ciDataA[0] => Equal8.IN2
ciDataA[1] => Decoder1.IN1
ciDataA[1] => Mux4.IN6
ciDataA[1] => Mux5.IN7
ciDataA[1] => Mux6.IN7
ciDataA[1] => Mux7.IN7
ciDataA[1] => Mux8.IN7
ciDataA[1] => Mux9.IN7
ciDataA[1] => Mux10.IN7
ciDataA[1] => Mux11.IN7
ciDataA[1] => Mux12.IN7
ciDataA[1] => Mux13.IN6
ciDataA[1] => Mux14.IN6
ciDataA[1] => Mux15.IN6
ciDataA[1] => Mux16.IN6
ciDataA[1] => Mux17.IN6
ciDataA[1] => Mux18.IN5
ciDataA[1] => Mux19.IN3
ciDataA[1] => Equal1.IN2
ciDataA[1] => Equal2.IN2
ciDataA[1] => Equal3.IN1
ciDataA[1] => Equal4.IN3
ciDataA[1] => Equal6.IN2
ciDataA[1] => Equal7.IN1
ciDataA[1] => Equal8.IN3
ciDataA[2] => Decoder1.IN0
ciDataA[2] => Mux4.IN5
ciDataA[2] => Mux5.IN6
ciDataA[2] => Mux6.IN6
ciDataA[2] => Mux7.IN6
ciDataA[2] => Mux8.IN6
ciDataA[2] => Mux9.IN6
ciDataA[2] => Mux10.IN6
ciDataA[2] => Mux11.IN6
ciDataA[2] => Mux12.IN6
ciDataA[2] => Mux13.IN5
ciDataA[2] => Mux14.IN5
ciDataA[2] => Mux15.IN5
ciDataA[2] => Mux16.IN5
ciDataA[2] => Mux17.IN5
ciDataA[2] => Mux18.IN4
ciDataA[2] => Mux19.IN2
ciDataA[2] => Equal1.IN1
ciDataA[2] => Equal2.IN1
ciDataA[2] => Equal3.IN3
ciDataA[2] => Equal4.IN2
ciDataA[2] => Equal6.IN1
ciDataA[2] => Equal7.IN2
ciDataA[2] => Equal8.IN1
ciDataA[3] => ciResult.IN1
ciDataA[3] => Equal1.IN0
ciDataA[3] => Equal2.IN0
ciDataA[3] => Equal3.IN0
ciDataA[3] => Equal4.IN0
ciDataA[3] => Equal6.IN0
ciDataA[3] => Equal7.IN0
ciDataA[3] => Equal8.IN0
ciDataA[4] => ~NO_FANOUT~
ciDataA[5] => ~NO_FANOUT~
ciDataA[6] => ~NO_FANOUT~
ciDataA[7] => ~NO_FANOUT~
ciDataA[8] => ~NO_FANOUT~
ciDataA[9] => ~NO_FANOUT~
ciDataA[10] => ~NO_FANOUT~
ciDataA[11] => ~NO_FANOUT~
ciDataA[12] => ~NO_FANOUT~
ciDataA[13] => ~NO_FANOUT~
ciDataA[14] => ~NO_FANOUT~
ciDataA[15] => ~NO_FANOUT~
ciDataA[16] => ~NO_FANOUT~
ciDataA[17] => ~NO_FANOUT~
ciDataA[18] => ~NO_FANOUT~
ciDataA[19] => ~NO_FANOUT~
ciDataA[20] => ~NO_FANOUT~
ciDataA[21] => ~NO_FANOUT~
ciDataA[22] => ~NO_FANOUT~
ciDataA[23] => ~NO_FANOUT~
ciDataA[24] => ~NO_FANOUT~
ciDataA[25] => ~NO_FANOUT~
ciDataA[26] => ~NO_FANOUT~
ciDataA[27] => ~NO_FANOUT~
ciDataA[28] => ~NO_FANOUT~
ciDataA[29] => ~NO_FANOUT~
ciDataA[30] => ~NO_FANOUT~
ciDataA[31] => ~NO_FANOUT~
ciDataB[0] => comb.IN1
ciDataB[0] => Equal5.IN1
ciDataB[0] => s_foreGroundColorReg.DATAB
ciDataB[0] => s_backGroundColorReg.DATAB
ciDataB[0] => s_smallCharsReg.DATAB
ciDataB[0] => s_cursorVisibleReg.DATAB
ciDataB[0] => s_TextCorrectionReg.DATAB
ciDataB[0] => ramData.DATAA
ciDataB[0] => Equal9.IN4
ciDataB[0] => s_delayedCharToBeWrittenReg[0].DATAIN
ciDataB[1] => Equal5.IN0
ciDataB[1] => s_foreGroundColorReg.DATAB
ciDataB[1] => s_backGroundColorReg.DATAB
ciDataB[1] => s_TextCorrectionReg.DATAB
ciDataB[1] => ramData.DATAA
ciDataB[1] => Equal9.IN6
ciDataB[1] => s_delayedCharToBeWrittenReg[1].DATAIN
ciDataB[2] => s_foreGroundColorReg.DATAB
ciDataB[2] => s_backGroundColorReg.DATAB
ciDataB[2] => ramData.DATAA
ciDataB[2] => Equal9.IN3
ciDataB[2] => s_delayedCharToBeWrittenReg[2].DATAIN
ciDataB[3] => s_foreGroundColorReg.DATAB
ciDataB[3] => s_backGroundColorReg.DATAB
ciDataB[3] => ramData.DATAA
ciDataB[3] => Equal9.IN5
ciDataB[3] => s_delayedCharToBeWrittenReg[3].DATAIN
ciDataB[4] => s_foreGroundColorReg.DATAB
ciDataB[4] => s_backGroundColorReg.DATAB
ciDataB[4] => ramData.DATAA
ciDataB[4] => Equal9.IN2
ciDataB[4] => s_delayedCharToBeWrittenReg[4].DATAIN
ciDataB[5] => s_foreGroundColorReg.DATAB
ciDataB[5] => s_backGroundColorReg.DATAB
ciDataB[5] => ramData.DATAA
ciDataB[5] => Equal9.IN1
ciDataB[5] => s_delayedCharToBeWrittenReg[5].DATAIN
ciDataB[6] => s_foreGroundColorReg.DATAB
ciDataB[6] => s_backGroundColorReg.DATAB
ciDataB[6] => ramData.DATAA
ciDataB[6] => Equal9.IN0
ciDataB[6] => s_delayedCharToBeWrittenReg[6].DATAIN
ciDataB[7] => s_foreGroundColorReg.DATAB
ciDataB[7] => s_backGroundColorReg.DATAB
ciDataB[8] => s_foreGroundColorReg.DATAB
ciDataB[8] => s_backGroundColorReg.DATAB
ciDataB[9] => s_foreGroundColorReg.DATAB
ciDataB[9] => s_backGroundColorReg.DATAB
ciDataB[10] => s_foreGroundColorReg.DATAB
ciDataB[10] => s_backGroundColorReg.DATAB
ciDataB[11] => s_foreGroundColorReg.DATAB
ciDataB[11] => s_backGroundColorReg.DATAB
ciDataB[12] => s_foreGroundColorReg.DATAB
ciDataB[12] => s_backGroundColorReg.DATAB
ciDataB[13] => s_foreGroundColorReg.DATAB
ciDataB[13] => s_backGroundColorReg.DATAB
ciDataB[14] => s_foreGroundColorReg.DATAB
ciDataB[14] => s_backGroundColorReg.DATAB
ciDataB[15] => s_foreGroundColorReg.DATAB
ciDataB[15] => s_backGroundColorReg.DATAB
ciDataB[16] => ~NO_FANOUT~
ciDataB[17] => ~NO_FANOUT~
ciDataB[18] => ~NO_FANOUT~
ciDataB[19] => ~NO_FANOUT~
ciDataB[20] => ~NO_FANOUT~
ciDataB[21] => ~NO_FANOUT~
ciDataB[22] => ~NO_FANOUT~
ciDataB[23] => ~NO_FANOUT~
ciDataB[24] => ~NO_FANOUT~
ciDataB[25] => ~NO_FANOUT~
ciDataB[26] => ~NO_FANOUT~
ciDataB[27] => ~NO_FANOUT~
ciDataB[28] => ~NO_FANOUT~
ciDataB[29] => ~NO_FANOUT~
ciDataB[30] => ~NO_FANOUT~
ciDataB[31] => ~NO_FANOUT~
ciStart => comb.IN0
ciCke => comb.IN1
ciCke => comb.IN1
ciDone <= ciDone.DB_MAX_OUTPUT_PORT_TYPE
ciResult[0] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[1] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[2] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[3] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[4] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[5] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[6] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[7] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[8] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[9] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[10] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[11] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[12] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[13] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[14] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[15] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[16] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[17] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[18] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[19] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[20] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[21] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[22] <= <GND>
ciResult[23] <= <GND>
ciResult[24] <= <GND>
ciResult[25] <= <GND>
ciResult[26] <= <GND>
ciResult[27] <= <GND>
ciResult[28] <= <GND>
ciResult[29] <= <GND>
ciResult[30] <= <GND>
ciResult[31] <= <GND>
ramWe <= ramWe.DB_MAX_OUTPUT_PORT_TYPE
ramData[0] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[1] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[2] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[3] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[4] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[5] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[6] <= ramData.DB_MAX_OUTPUT_PORT_TYPE
ramData[7] <= <GND>
ramAddress[0] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[1] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[2] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[3] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[4] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[5] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[6] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[7] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[8] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[9] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[10] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[11] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramAddress[12] <= ramAddress.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[0] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[1] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[2] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[3] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[4] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[5] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[6] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[7] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[8] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[9] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[10] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[11] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
ramLookupAddress[12] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
asciiBitSelector[0] <= asciiBitSelector[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiBitSelector[1] <= asciiBitSelector[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiBitSelector[2] <= asciiBitSelector[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiLineIndex[0] <= asciiLineIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiLineIndex[1] <= asciiLineIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiLineIndex[2] <= asciiLineIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[0] <= s_foreGroundColorReg[0].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[1] <= s_foreGroundColorReg[1].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[2] <= s_foreGroundColorReg[2].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[3] <= s_foreGroundColorReg[3].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[4] <= s_foreGroundColorReg[4].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[5] <= s_foreGroundColorReg[5].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[6] <= s_foreGroundColorReg[6].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[7] <= s_foreGroundColorReg[7].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[8] <= s_foreGroundColorReg[8].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[9] <= s_foreGroundColorReg[9].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[10] <= s_foreGroundColorReg[10].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[11] <= s_foreGroundColorReg[11].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[12] <= s_foreGroundColorReg[12].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[13] <= s_foreGroundColorReg[13].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[14] <= s_foreGroundColorReg[14].DB_MAX_OUTPUT_PORT_TYPE
foreGroundColor[15] <= s_foreGroundColorReg[15].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[0] <= s_backGroundColorReg[0].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[1] <= s_backGroundColorReg[1].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[2] <= s_backGroundColorReg[2].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[3] <= s_backGroundColorReg[3].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[4] <= s_backGroundColorReg[4].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[5] <= s_backGroundColorReg[5].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[6] <= s_backGroundColorReg[6].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[7] <= s_backGroundColorReg[7].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[8] <= s_backGroundColorReg[8].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[9] <= s_backGroundColorReg[9].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[10] <= s_backGroundColorReg[10].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[11] <= s_backGroundColorReg[11].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[12] <= s_backGroundColorReg[12].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[13] <= s_backGroundColorReg[13].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[14] <= s_backGroundColorReg[14].DB_MAX_OUTPUT_PORT_TYPE
backGroundColor[15] <= s_backGroundColorReg[15].DB_MAX_OUTPUT_PORT_TYPE
cursorVisible <= cursorVisible.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam1
address1[0] => memory.waddr_a[0].DATAIN
address1[0] => memory.WADDR
address1[1] => memory.waddr_a[1].DATAIN
address1[1] => memory.WADDR1
address1[2] => memory.waddr_a[2].DATAIN
address1[2] => memory.WADDR2
address1[3] => memory.waddr_a[3].DATAIN
address1[3] => memory.WADDR3
address1[4] => memory.waddr_a[4].DATAIN
address1[4] => memory.WADDR4
address1[5] => memory.waddr_a[5].DATAIN
address1[5] => memory.WADDR5
address1[6] => memory.waddr_a[6].DATAIN
address1[6] => memory.WADDR6
address1[7] => memory.waddr_a[7].DATAIN
address1[7] => memory.WADDR7
address1[8] => memory.waddr_a[8].DATAIN
address1[8] => memory.WADDR8
address1[9] => memory.waddr_a[9].DATAIN
address1[9] => memory.WADDR9
address1[10] => memory.waddr_a[10].DATAIN
address1[10] => memory.WADDR10
address1[11] => memory.waddr_a[11].DATAIN
address1[11] => memory.WADDR11
address2[0] => memory.RADDR
address2[1] => memory.RADDR1
address2[2] => memory.RADDR2
address2[3] => memory.RADDR3
address2[4] => memory.RADDR4
address2[5] => memory.RADDR5
address2[6] => memory.RADDR6
address2[7] => memory.RADDR7
address2[8] => memory.RADDR8
address2[9] => memory.RADDR9
address2[10] => memory.RADDR10
address2[11] => memory.RADDR11
clock1 => memory.we_a.CLK
clock1 => memory.waddr_a[11].CLK
clock1 => memory.waddr_a[10].CLK
clock1 => memory.waddr_a[9].CLK
clock1 => memory.waddr_a[8].CLK
clock1 => memory.waddr_a[7].CLK
clock1 => memory.waddr_a[6].CLK
clock1 => memory.waddr_a[5].CLK
clock1 => memory.waddr_a[4].CLK
clock1 => memory.waddr_a[3].CLK
clock1 => memory.waddr_a[2].CLK
clock1 => memory.waddr_a[1].CLK
clock1 => memory.waddr_a[0].CLK
clock1 => memory.data_a[7].CLK
clock1 => memory.data_a[6].CLK
clock1 => memory.data_a[5].CLK
clock1 => memory.data_a[4].CLK
clock1 => memory.data_a[3].CLK
clock1 => memory.data_a[2].CLK
clock1 => memory.data_a[1].CLK
clock1 => memory.data_a[0].CLK
clock1 => memory.CLK0
clock2 => dataOut2[0]~reg0.CLK
clock2 => dataOut2[1]~reg0.CLK
clock2 => dataOut2[2]~reg0.CLK
clock2 => dataOut2[3]~reg0.CLK
clock2 => dataOut2[4]~reg0.CLK
clock2 => dataOut2[5]~reg0.CLK
clock2 => dataOut2[6]~reg0.CLK
clock2 => dataOut2[7]~reg0.CLK
writeEnable => memory.we_a.DATAIN
writeEnable => memory.WE
dataIn1[0] => memory.data_a[0].DATAIN
dataIn1[0] => memory.DATAIN
dataIn1[1] => memory.data_a[1].DATAIN
dataIn1[1] => memory.DATAIN1
dataIn1[2] => memory.data_a[2].DATAIN
dataIn1[2] => memory.DATAIN2
dataIn1[3] => memory.data_a[3].DATAIN
dataIn1[3] => memory.DATAIN3
dataIn1[4] => memory.data_a[4].DATAIN
dataIn1[4] => memory.DATAIN4
dataIn1[5] => memory.data_a[5].DATAIN
dataIn1[5] => memory.DATAIN5
dataIn1[6] => memory.data_a[6].DATAIN
dataIn1[6] => memory.DATAIN6
dataIn1[7] => memory.data_a[7].DATAIN
dataIn1[7] => memory.DATAIN7
dataOut2[0] <= dataOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[1] <= dataOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[2] <= dataOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[3] <= dataOut2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[4] <= dataOut2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[5] <= dataOut2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[6] <= dataOut2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[7] <= dataOut2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|dualPortRam4k:asciiRam2
address1[0] => memory.waddr_a[0].DATAIN
address1[0] => memory.WADDR
address1[1] => memory.waddr_a[1].DATAIN
address1[1] => memory.WADDR1
address1[2] => memory.waddr_a[2].DATAIN
address1[2] => memory.WADDR2
address1[3] => memory.waddr_a[3].DATAIN
address1[3] => memory.WADDR3
address1[4] => memory.waddr_a[4].DATAIN
address1[4] => memory.WADDR4
address1[5] => memory.waddr_a[5].DATAIN
address1[5] => memory.WADDR5
address1[6] => memory.waddr_a[6].DATAIN
address1[6] => memory.WADDR6
address1[7] => memory.waddr_a[7].DATAIN
address1[7] => memory.WADDR7
address1[8] => memory.waddr_a[8].DATAIN
address1[8] => memory.WADDR8
address1[9] => memory.waddr_a[9].DATAIN
address1[9] => memory.WADDR9
address1[10] => memory.waddr_a[10].DATAIN
address1[10] => memory.WADDR10
address1[11] => memory.waddr_a[11].DATAIN
address1[11] => memory.WADDR11
address2[0] => memory.RADDR
address2[1] => memory.RADDR1
address2[2] => memory.RADDR2
address2[3] => memory.RADDR3
address2[4] => memory.RADDR4
address2[5] => memory.RADDR5
address2[6] => memory.RADDR6
address2[7] => memory.RADDR7
address2[8] => memory.RADDR8
address2[9] => memory.RADDR9
address2[10] => memory.RADDR10
address2[11] => memory.RADDR11
clock1 => memory.we_a.CLK
clock1 => memory.waddr_a[11].CLK
clock1 => memory.waddr_a[10].CLK
clock1 => memory.waddr_a[9].CLK
clock1 => memory.waddr_a[8].CLK
clock1 => memory.waddr_a[7].CLK
clock1 => memory.waddr_a[6].CLK
clock1 => memory.waddr_a[5].CLK
clock1 => memory.waddr_a[4].CLK
clock1 => memory.waddr_a[3].CLK
clock1 => memory.waddr_a[2].CLK
clock1 => memory.waddr_a[1].CLK
clock1 => memory.waddr_a[0].CLK
clock1 => memory.data_a[7].CLK
clock1 => memory.data_a[6].CLK
clock1 => memory.data_a[5].CLK
clock1 => memory.data_a[4].CLK
clock1 => memory.data_a[3].CLK
clock1 => memory.data_a[2].CLK
clock1 => memory.data_a[1].CLK
clock1 => memory.data_a[0].CLK
clock1 => memory.CLK0
clock2 => dataOut2[0]~reg0.CLK
clock2 => dataOut2[1]~reg0.CLK
clock2 => dataOut2[2]~reg0.CLK
clock2 => dataOut2[3]~reg0.CLK
clock2 => dataOut2[4]~reg0.CLK
clock2 => dataOut2[5]~reg0.CLK
clock2 => dataOut2[6]~reg0.CLK
clock2 => dataOut2[7]~reg0.CLK
writeEnable => memory.we_a.DATAIN
writeEnable => memory.WE
dataIn1[0] => memory.data_a[0].DATAIN
dataIn1[0] => memory.DATAIN
dataIn1[1] => memory.data_a[1].DATAIN
dataIn1[1] => memory.DATAIN1
dataIn1[2] => memory.data_a[2].DATAIN
dataIn1[2] => memory.DATAIN2
dataIn1[3] => memory.data_a[3].DATAIN
dataIn1[3] => memory.DATAIN3
dataIn1[4] => memory.data_a[4].DATAIN
dataIn1[4] => memory.DATAIN4
dataIn1[5] => memory.data_a[5].DATAIN
dataIn1[5] => memory.DATAIN5
dataIn1[6] => memory.data_a[6].DATAIN
dataIn1[6] => memory.DATAIN6
dataIn1[7] => memory.data_a[7].DATAIN
dataIn1[7] => memory.DATAIN7
dataOut2[0] <= dataOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[1] <= dataOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[2] <= dataOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[3] <= dataOut2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[4] <= dataOut2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[5] <= dataOut2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[6] <= dataOut2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[7] <= dataOut2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|charRom:asciiRom
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
address[0] => Ram0.RADDR
address[1] => Ram0.RADDR1
address[2] => Ram0.RADDR2
address[3] => Ram0.RADDR3
address[4] => Ram0.RADDR4
address[5] => Ram0.RADDR5
address[6] => Ram0.RADDR6
address[7] => Ram0.RADDR7
address[8] => Ram0.RADDR8
address[9] => Ram0.RADDR9
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer1
address1[0] => memory.waddr_a[0].DATAIN
address1[0] => memory.WADDR
address1[1] => memory.waddr_a[1].DATAIN
address1[1] => memory.WADDR1
address1[2] => memory.waddr_a[2].DATAIN
address1[2] => memory.WADDR2
address1[3] => memory.waddr_a[3].DATAIN
address1[3] => memory.WADDR3
address1[4] => memory.waddr_a[4].DATAIN
address1[4] => memory.WADDR4
address1[5] => memory.waddr_a[5].DATAIN
address1[5] => memory.WADDR5
address1[6] => memory.waddr_a[6].DATAIN
address1[6] => memory.WADDR6
address1[7] => memory.waddr_a[7].DATAIN
address1[7] => memory.WADDR7
address1[8] => memory.waddr_a[8].DATAIN
address1[8] => memory.WADDR8
address2[0] => memory.RADDR
address2[1] => memory.RADDR1
address2[2] => memory.RADDR2
address2[3] => memory.RADDR3
address2[4] => memory.RADDR4
address2[5] => memory.RADDR5
address2[6] => memory.RADDR6
address2[7] => memory.RADDR7
address2[8] => memory.RADDR8
clock1 => memory.we_a.CLK
clock1 => memory.waddr_a[8].CLK
clock1 => memory.waddr_a[7].CLK
clock1 => memory.waddr_a[6].CLK
clock1 => memory.waddr_a[5].CLK
clock1 => memory.waddr_a[4].CLK
clock1 => memory.waddr_a[3].CLK
clock1 => memory.waddr_a[2].CLK
clock1 => memory.waddr_a[1].CLK
clock1 => memory.waddr_a[0].CLK
clock1 => memory.data_a[31].CLK
clock1 => memory.data_a[30].CLK
clock1 => memory.data_a[29].CLK
clock1 => memory.data_a[28].CLK
clock1 => memory.data_a[27].CLK
clock1 => memory.data_a[26].CLK
clock1 => memory.data_a[25].CLK
clock1 => memory.data_a[24].CLK
clock1 => memory.data_a[23].CLK
clock1 => memory.data_a[22].CLK
clock1 => memory.data_a[21].CLK
clock1 => memory.data_a[20].CLK
clock1 => memory.data_a[19].CLK
clock1 => memory.data_a[18].CLK
clock1 => memory.data_a[17].CLK
clock1 => memory.data_a[16].CLK
clock1 => memory.data_a[15].CLK
clock1 => memory.data_a[14].CLK
clock1 => memory.data_a[13].CLK
clock1 => memory.data_a[12].CLK
clock1 => memory.data_a[11].CLK
clock1 => memory.data_a[10].CLK
clock1 => memory.data_a[9].CLK
clock1 => memory.data_a[8].CLK
clock1 => memory.data_a[7].CLK
clock1 => memory.data_a[6].CLK
clock1 => memory.data_a[5].CLK
clock1 => memory.data_a[4].CLK
clock1 => memory.data_a[3].CLK
clock1 => memory.data_a[2].CLK
clock1 => memory.data_a[1].CLK
clock1 => memory.data_a[0].CLK
clock1 => memory.CLK0
clock2 => dataOut2[0]~reg0.CLK
clock2 => dataOut2[1]~reg0.CLK
clock2 => dataOut2[2]~reg0.CLK
clock2 => dataOut2[3]~reg0.CLK
clock2 => dataOut2[4]~reg0.CLK
clock2 => dataOut2[5]~reg0.CLK
clock2 => dataOut2[6]~reg0.CLK
clock2 => dataOut2[7]~reg0.CLK
clock2 => dataOut2[8]~reg0.CLK
clock2 => dataOut2[9]~reg0.CLK
clock2 => dataOut2[10]~reg0.CLK
clock2 => dataOut2[11]~reg0.CLK
clock2 => dataOut2[12]~reg0.CLK
clock2 => dataOut2[13]~reg0.CLK
clock2 => dataOut2[14]~reg0.CLK
clock2 => dataOut2[15]~reg0.CLK
clock2 => dataOut2[16]~reg0.CLK
clock2 => dataOut2[17]~reg0.CLK
clock2 => dataOut2[18]~reg0.CLK
clock2 => dataOut2[19]~reg0.CLK
clock2 => dataOut2[20]~reg0.CLK
clock2 => dataOut2[21]~reg0.CLK
clock2 => dataOut2[22]~reg0.CLK
clock2 => dataOut2[23]~reg0.CLK
clock2 => dataOut2[24]~reg0.CLK
clock2 => dataOut2[25]~reg0.CLK
clock2 => dataOut2[26]~reg0.CLK
clock2 => dataOut2[27]~reg0.CLK
clock2 => dataOut2[28]~reg0.CLK
clock2 => dataOut2[29]~reg0.CLK
clock2 => dataOut2[30]~reg0.CLK
clock2 => dataOut2[31]~reg0.CLK
writeEnable => memory.we_a.DATAIN
writeEnable => memory.WE
dataIn1[0] => memory.data_a[0].DATAIN
dataIn1[0] => memory.DATAIN
dataIn1[1] => memory.data_a[1].DATAIN
dataIn1[1] => memory.DATAIN1
dataIn1[2] => memory.data_a[2].DATAIN
dataIn1[2] => memory.DATAIN2
dataIn1[3] => memory.data_a[3].DATAIN
dataIn1[3] => memory.DATAIN3
dataIn1[4] => memory.data_a[4].DATAIN
dataIn1[4] => memory.DATAIN4
dataIn1[5] => memory.data_a[5].DATAIN
dataIn1[5] => memory.DATAIN5
dataIn1[6] => memory.data_a[6].DATAIN
dataIn1[6] => memory.DATAIN6
dataIn1[7] => memory.data_a[7].DATAIN
dataIn1[7] => memory.DATAIN7
dataIn1[8] => memory.data_a[8].DATAIN
dataIn1[8] => memory.DATAIN8
dataIn1[9] => memory.data_a[9].DATAIN
dataIn1[9] => memory.DATAIN9
dataIn1[10] => memory.data_a[10].DATAIN
dataIn1[10] => memory.DATAIN10
dataIn1[11] => memory.data_a[11].DATAIN
dataIn1[11] => memory.DATAIN11
dataIn1[12] => memory.data_a[12].DATAIN
dataIn1[12] => memory.DATAIN12
dataIn1[13] => memory.data_a[13].DATAIN
dataIn1[13] => memory.DATAIN13
dataIn1[14] => memory.data_a[14].DATAIN
dataIn1[14] => memory.DATAIN14
dataIn1[15] => memory.data_a[15].DATAIN
dataIn1[15] => memory.DATAIN15
dataIn1[16] => memory.data_a[16].DATAIN
dataIn1[16] => memory.DATAIN16
dataIn1[17] => memory.data_a[17].DATAIN
dataIn1[17] => memory.DATAIN17
dataIn1[18] => memory.data_a[18].DATAIN
dataIn1[18] => memory.DATAIN18
dataIn1[19] => memory.data_a[19].DATAIN
dataIn1[19] => memory.DATAIN19
dataIn1[20] => memory.data_a[20].DATAIN
dataIn1[20] => memory.DATAIN20
dataIn1[21] => memory.data_a[21].DATAIN
dataIn1[21] => memory.DATAIN21
dataIn1[22] => memory.data_a[22].DATAIN
dataIn1[22] => memory.DATAIN22
dataIn1[23] => memory.data_a[23].DATAIN
dataIn1[23] => memory.DATAIN23
dataIn1[24] => memory.data_a[24].DATAIN
dataIn1[24] => memory.DATAIN24
dataIn1[25] => memory.data_a[25].DATAIN
dataIn1[25] => memory.DATAIN25
dataIn1[26] => memory.data_a[26].DATAIN
dataIn1[26] => memory.DATAIN26
dataIn1[27] => memory.data_a[27].DATAIN
dataIn1[27] => memory.DATAIN27
dataIn1[28] => memory.data_a[28].DATAIN
dataIn1[28] => memory.DATAIN28
dataIn1[29] => memory.data_a[29].DATAIN
dataIn1[29] => memory.DATAIN29
dataIn1[30] => memory.data_a[30].DATAIN
dataIn1[30] => memory.DATAIN30
dataIn1[31] => memory.data_a[31].DATAIN
dataIn1[31] => memory.DATAIN31
dataOut2[0] <= dataOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[1] <= dataOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[2] <= dataOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[3] <= dataOut2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[4] <= dataOut2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[5] <= dataOut2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[6] <= dataOut2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[7] <= dataOut2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[8] <= dataOut2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[9] <= dataOut2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[10] <= dataOut2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[11] <= dataOut2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[12] <= dataOut2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[13] <= dataOut2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[14] <= dataOut2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[15] <= dataOut2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[16] <= dataOut2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[17] <= dataOut2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[18] <= dataOut2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[19] <= dataOut2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[20] <= dataOut2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[21] <= dataOut2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[22] <= dataOut2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[23] <= dataOut2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[24] <= dataOut2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[25] <= dataOut2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[26] <= dataOut2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[27] <= dataOut2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[28] <= dataOut2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[29] <= dataOut2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[30] <= dataOut2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[31] <= dataOut2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|dualPortRam2k:LineBuffer2
address1[0] => memory.waddr_a[0].DATAIN
address1[0] => memory.WADDR
address1[1] => memory.waddr_a[1].DATAIN
address1[1] => memory.WADDR1
address1[2] => memory.waddr_a[2].DATAIN
address1[2] => memory.WADDR2
address1[3] => memory.waddr_a[3].DATAIN
address1[3] => memory.WADDR3
address1[4] => memory.waddr_a[4].DATAIN
address1[4] => memory.WADDR4
address1[5] => memory.waddr_a[5].DATAIN
address1[5] => memory.WADDR5
address1[6] => memory.waddr_a[6].DATAIN
address1[6] => memory.WADDR6
address1[7] => memory.waddr_a[7].DATAIN
address1[7] => memory.WADDR7
address1[8] => memory.waddr_a[8].DATAIN
address1[8] => memory.WADDR8
address2[0] => memory.RADDR
address2[1] => memory.RADDR1
address2[2] => memory.RADDR2
address2[3] => memory.RADDR3
address2[4] => memory.RADDR4
address2[5] => memory.RADDR5
address2[6] => memory.RADDR6
address2[7] => memory.RADDR7
address2[8] => memory.RADDR8
clock1 => memory.we_a.CLK
clock1 => memory.waddr_a[8].CLK
clock1 => memory.waddr_a[7].CLK
clock1 => memory.waddr_a[6].CLK
clock1 => memory.waddr_a[5].CLK
clock1 => memory.waddr_a[4].CLK
clock1 => memory.waddr_a[3].CLK
clock1 => memory.waddr_a[2].CLK
clock1 => memory.waddr_a[1].CLK
clock1 => memory.waddr_a[0].CLK
clock1 => memory.data_a[31].CLK
clock1 => memory.data_a[30].CLK
clock1 => memory.data_a[29].CLK
clock1 => memory.data_a[28].CLK
clock1 => memory.data_a[27].CLK
clock1 => memory.data_a[26].CLK
clock1 => memory.data_a[25].CLK
clock1 => memory.data_a[24].CLK
clock1 => memory.data_a[23].CLK
clock1 => memory.data_a[22].CLK
clock1 => memory.data_a[21].CLK
clock1 => memory.data_a[20].CLK
clock1 => memory.data_a[19].CLK
clock1 => memory.data_a[18].CLK
clock1 => memory.data_a[17].CLK
clock1 => memory.data_a[16].CLK
clock1 => memory.data_a[15].CLK
clock1 => memory.data_a[14].CLK
clock1 => memory.data_a[13].CLK
clock1 => memory.data_a[12].CLK
clock1 => memory.data_a[11].CLK
clock1 => memory.data_a[10].CLK
clock1 => memory.data_a[9].CLK
clock1 => memory.data_a[8].CLK
clock1 => memory.data_a[7].CLK
clock1 => memory.data_a[6].CLK
clock1 => memory.data_a[5].CLK
clock1 => memory.data_a[4].CLK
clock1 => memory.data_a[3].CLK
clock1 => memory.data_a[2].CLK
clock1 => memory.data_a[1].CLK
clock1 => memory.data_a[0].CLK
clock1 => memory.CLK0
clock2 => dataOut2[0]~reg0.CLK
clock2 => dataOut2[1]~reg0.CLK
clock2 => dataOut2[2]~reg0.CLK
clock2 => dataOut2[3]~reg0.CLK
clock2 => dataOut2[4]~reg0.CLK
clock2 => dataOut2[5]~reg0.CLK
clock2 => dataOut2[6]~reg0.CLK
clock2 => dataOut2[7]~reg0.CLK
clock2 => dataOut2[8]~reg0.CLK
clock2 => dataOut2[9]~reg0.CLK
clock2 => dataOut2[10]~reg0.CLK
clock2 => dataOut2[11]~reg0.CLK
clock2 => dataOut2[12]~reg0.CLK
clock2 => dataOut2[13]~reg0.CLK
clock2 => dataOut2[14]~reg0.CLK
clock2 => dataOut2[15]~reg0.CLK
clock2 => dataOut2[16]~reg0.CLK
clock2 => dataOut2[17]~reg0.CLK
clock2 => dataOut2[18]~reg0.CLK
clock2 => dataOut2[19]~reg0.CLK
clock2 => dataOut2[20]~reg0.CLK
clock2 => dataOut2[21]~reg0.CLK
clock2 => dataOut2[22]~reg0.CLK
clock2 => dataOut2[23]~reg0.CLK
clock2 => dataOut2[24]~reg0.CLK
clock2 => dataOut2[25]~reg0.CLK
clock2 => dataOut2[26]~reg0.CLK
clock2 => dataOut2[27]~reg0.CLK
clock2 => dataOut2[28]~reg0.CLK
clock2 => dataOut2[29]~reg0.CLK
clock2 => dataOut2[30]~reg0.CLK
clock2 => dataOut2[31]~reg0.CLK
writeEnable => memory.we_a.DATAIN
writeEnable => memory.WE
dataIn1[0] => memory.data_a[0].DATAIN
dataIn1[0] => memory.DATAIN
dataIn1[1] => memory.data_a[1].DATAIN
dataIn1[1] => memory.DATAIN1
dataIn1[2] => memory.data_a[2].DATAIN
dataIn1[2] => memory.DATAIN2
dataIn1[3] => memory.data_a[3].DATAIN
dataIn1[3] => memory.DATAIN3
dataIn1[4] => memory.data_a[4].DATAIN
dataIn1[4] => memory.DATAIN4
dataIn1[5] => memory.data_a[5].DATAIN
dataIn1[5] => memory.DATAIN5
dataIn1[6] => memory.data_a[6].DATAIN
dataIn1[6] => memory.DATAIN6
dataIn1[7] => memory.data_a[7].DATAIN
dataIn1[7] => memory.DATAIN7
dataIn1[8] => memory.data_a[8].DATAIN
dataIn1[8] => memory.DATAIN8
dataIn1[9] => memory.data_a[9].DATAIN
dataIn1[9] => memory.DATAIN9
dataIn1[10] => memory.data_a[10].DATAIN
dataIn1[10] => memory.DATAIN10
dataIn1[11] => memory.data_a[11].DATAIN
dataIn1[11] => memory.DATAIN11
dataIn1[12] => memory.data_a[12].DATAIN
dataIn1[12] => memory.DATAIN12
dataIn1[13] => memory.data_a[13].DATAIN
dataIn1[13] => memory.DATAIN13
dataIn1[14] => memory.data_a[14].DATAIN
dataIn1[14] => memory.DATAIN14
dataIn1[15] => memory.data_a[15].DATAIN
dataIn1[15] => memory.DATAIN15
dataIn1[16] => memory.data_a[16].DATAIN
dataIn1[16] => memory.DATAIN16
dataIn1[17] => memory.data_a[17].DATAIN
dataIn1[17] => memory.DATAIN17
dataIn1[18] => memory.data_a[18].DATAIN
dataIn1[18] => memory.DATAIN18
dataIn1[19] => memory.data_a[19].DATAIN
dataIn1[19] => memory.DATAIN19
dataIn1[20] => memory.data_a[20].DATAIN
dataIn1[20] => memory.DATAIN20
dataIn1[21] => memory.data_a[21].DATAIN
dataIn1[21] => memory.DATAIN21
dataIn1[22] => memory.data_a[22].DATAIN
dataIn1[22] => memory.DATAIN22
dataIn1[23] => memory.data_a[23].DATAIN
dataIn1[23] => memory.DATAIN23
dataIn1[24] => memory.data_a[24].DATAIN
dataIn1[24] => memory.DATAIN24
dataIn1[25] => memory.data_a[25].DATAIN
dataIn1[25] => memory.DATAIN25
dataIn1[26] => memory.data_a[26].DATAIN
dataIn1[26] => memory.DATAIN26
dataIn1[27] => memory.data_a[27].DATAIN
dataIn1[27] => memory.DATAIN27
dataIn1[28] => memory.data_a[28].DATAIN
dataIn1[28] => memory.DATAIN28
dataIn1[29] => memory.data_a[29].DATAIN
dataIn1[29] => memory.DATAIN29
dataIn1[30] => memory.data_a[30].DATAIN
dataIn1[30] => memory.DATAIN30
dataIn1[31] => memory.data_a[31].DATAIN
dataIn1[31] => memory.DATAIN31
dataOut2[0] <= dataOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[1] <= dataOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[2] <= dataOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[3] <= dataOut2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[4] <= dataOut2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[5] <= dataOut2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[6] <= dataOut2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[7] <= dataOut2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[8] <= dataOut2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[9] <= dataOut2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[10] <= dataOut2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[11] <= dataOut2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[12] <= dataOut2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[13] <= dataOut2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[14] <= dataOut2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[15] <= dataOut2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[16] <= dataOut2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[17] <= dataOut2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[18] <= dataOut2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[19] <= dataOut2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[20] <= dataOut2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[21] <= dataOut2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[22] <= dataOut2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[23] <= dataOut2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[24] <= dataOut2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[25] <= dataOut2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[26] <= dataOut2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[27] <= dataOut2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[28] <= dataOut2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[29] <= dataOut2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[30] <= dataOut2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut2[31] <= dataOut2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|synchroFlop:syncNewScreen
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|synchroFlop:syncNewLine
clockIn => s_states[0].CLK
clockOut => s_states[1].CLK
clockOut => s_states[2].CLK
reset => s_reset0.IN1
reset => s_states[1].ACLR
reset => s_states[2].ACLR
D => s_states[0].ENA
Q <= s_states[2].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|screens:hdmi|graphicsController:graphics
clock => s_currentPixelAddressReg[0].CLK
clock => s_currentPixelAddressReg[1].CLK
clock => s_currentPixelAddressReg[2].CLK
clock => s_currentPixelAddressReg[3].CLK
clock => s_currentPixelAddressReg[4].CLK
clock => s_currentPixelAddressReg[5].CLK
clock => s_currentPixelAddressReg[6].CLK
clock => s_currentPixelAddressReg[7].CLK
clock => s_currentPixelAddressReg[8].CLK
clock => s_currentPixelAddressReg[9].CLK
clock => s_currentPixelAddressReg[10].CLK
clock => s_currentPixelAddressReg[11].CLK
clock => s_currentPixelAddressReg[12].CLK
clock => s_currentPixelAddressReg[13].CLK
clock => s_currentPixelAddressReg[14].CLK
clock => s_currentPixelAddressReg[15].CLK
clock => s_currentPixelAddressReg[16].CLK
clock => s_currentPixelAddressReg[17].CLK
clock => s_currentPixelAddressReg[18].CLK
clock => s_currentPixelAddressReg[19].CLK
clock => s_currentPixelAddressReg[20].CLK
clock => s_currentPixelAddressReg[21].CLK
clock => s_currentPixelAddressReg[22].CLK
clock => s_currentPixelAddressReg[23].CLK
clock => s_currentPixelAddressReg[24].CLK
clock => s_currentPixelAddressReg[25].CLK
clock => s_currentPixelAddressReg[26].CLK
clock => s_currentPixelAddressReg[27].CLK
clock => s_currentPixelAddressReg[28].CLK
clock => s_currentPixelAddressReg[29].CLK
clock => s_currentPixelAddressReg[30].CLK
clock => s_currentPixelAddressReg[31].CLK
clock => s_writeAddressReg[0].CLK
clock => s_writeAddressReg[1].CLK
clock => s_writeAddressReg[2].CLK
clock => s_writeAddressReg[3].CLK
clock => s_writeAddressReg[4].CLK
clock => s_writeAddressReg[5].CLK
clock => s_writeAddressReg[6].CLK
clock => s_writeAddressReg[7].CLK
clock => s_writeAddressReg[8].CLK
clock => s_writeAddressReg[9].CLK
clock => s_writeIndexReg.CLK
clock => s_lineCountReg.CLK
clock => s_endTransactionInReg.CLK
clock => burstSizeOut[0]~reg0.CLK
clock => burstSizeOut[1]~reg0.CLK
clock => burstSizeOut[2]~reg0.CLK
clock => burstSizeOut[3]~reg0.CLK
clock => burstSizeOut[4]~reg0.CLK
clock => burstSizeOut[5]~reg0.CLK
clock => burstSizeOut[6]~reg0.CLK
clock => burstSizeOut[7]~reg0.CLK
clock => readNotWriteOut~reg0.CLK
clock => byteEnablesOut[0]~reg0.CLK
clock => byteEnablesOut[1]~reg0.CLK
clock => byteEnablesOut[2]~reg0.CLK
clock => byteEnablesOut[3]~reg0.CLK
clock => s_startTransactionOutReg.CLK
clock => s_busDataOutReg[0].CLK
clock => s_busDataOutReg[1].CLK
clock => s_busDataOutReg[2].CLK
clock => s_busDataOutReg[3].CLK
clock => s_busDataOutReg[4].CLK
clock => s_busDataOutReg[5].CLK
clock => s_busDataOutReg[6].CLK
clock => s_busDataOutReg[7].CLK
clock => s_busDataOutReg[8].CLK
clock => s_busDataOutReg[9].CLK
clock => s_busDataOutReg[10].CLK
clock => s_busDataOutReg[11].CLK
clock => s_busDataOutReg[12].CLK
clock => s_busDataOutReg[13].CLK
clock => s_busDataOutReg[14].CLK
clock => s_busDataOutReg[15].CLK
clock => s_busDataOutReg[16].CLK
clock => s_busDataOutReg[17].CLK
clock => s_busDataOutReg[18].CLK
clock => s_busDataOutReg[19].CLK
clock => s_busDataOutReg[20].CLK
clock => s_busDataOutReg[21].CLK
clock => s_busDataOutReg[22].CLK
clock => s_busDataOutReg[23].CLK
clock => s_busDataOutReg[24].CLK
clock => s_busDataOutReg[25].CLK
clock => s_busDataOutReg[26].CLK
clock => s_busDataOutReg[27].CLK
clock => s_busDataOutReg[28].CLK
clock => s_busDataOutReg[29].CLK
clock => s_busDataOutReg[30].CLK
clock => s_busDataOutReg[31].CLK
clock => s_dataValidOutReg.CLK
clock => s_endTransactionReg.CLK
clock => s_dualLineReg.CLK
clock => s_graphicsHeightReg[0].CLK
clock => s_graphicsHeightReg[1].CLK
clock => s_graphicsHeightReg[2].CLK
clock => s_graphicsHeightReg[3].CLK
clock => s_graphicsHeightReg[4].CLK
clock => s_graphicsHeightReg[5].CLK
clock => s_graphicsHeightReg[6].CLK
clock => s_graphicsHeightReg[7].CLK
clock => s_graphicsHeightReg[8].CLK
clock => s_graphicsHeightReg[9].CLK
clock => s_grayScaleReg.CLK
clock => s_dualPixelReg.CLK
clock => s_graphicsWidthReg[0].CLK
clock => s_graphicsWidthReg[1].CLK
clock => s_graphicsWidthReg[2].CLK
clock => s_graphicsWidthReg[3].CLK
clock => s_graphicsWidthReg[4].CLK
clock => s_graphicsWidthReg[5].CLK
clock => s_graphicsWidthReg[6].CLK
clock => s_graphicsWidthReg[7].CLK
clock => s_graphicsWidthReg[8].CLK
clock => s_graphicsWidthReg[9].CLK
clock => s_graphicBaseAddressReg[0].CLK
clock => s_graphicBaseAddressReg[1].CLK
clock => s_graphicBaseAddressReg[2].CLK
clock => s_graphicBaseAddressReg[3].CLK
clock => s_graphicBaseAddressReg[4].CLK
clock => s_graphicBaseAddressReg[5].CLK
clock => s_graphicBaseAddressReg[6].CLK
clock => s_graphicBaseAddressReg[7].CLK
clock => s_graphicBaseAddressReg[8].CLK
clock => s_graphicBaseAddressReg[9].CLK
clock => s_graphicBaseAddressReg[10].CLK
clock => s_graphicBaseAddressReg[11].CLK
clock => s_graphicBaseAddressReg[12].CLK
clock => s_graphicBaseAddressReg[13].CLK
clock => s_graphicBaseAddressReg[14].CLK
clock => s_graphicBaseAddressReg[15].CLK
clock => s_graphicBaseAddressReg[16].CLK
clock => s_graphicBaseAddressReg[17].CLK
clock => s_graphicBaseAddressReg[18].CLK
clock => s_graphicBaseAddressReg[19].CLK
clock => s_graphicBaseAddressReg[20].CLK
clock => s_graphicBaseAddressReg[21].CLK
clock => s_graphicBaseAddressReg[22].CLK
clock => s_graphicBaseAddressReg[23].CLK
clock => s_graphicBaseAddressReg[24].CLK
clock => s_graphicBaseAddressReg[25].CLK
clock => s_graphicBaseAddressReg[26].CLK
clock => s_graphicBaseAddressReg[27].CLK
clock => s_graphicBaseAddressReg[28].CLK
clock => s_graphicBaseAddressReg[29].CLK
clock => s_graphicBaseAddressReg[30].CLK
clock => s_graphicBaseAddressReg[31].CLK
clock => s_writeRegisterReg.CLK
clock => s_busDataInValidReg.CLK
clock => s_busDataInReg[0].CLK
clock => s_busDataInReg[1].CLK
clock => s_busDataInReg[2].CLK
clock => s_busDataInReg[3].CLK
clock => s_busDataInReg[4].CLK
clock => s_busDataInReg[5].CLK
clock => s_busDataInReg[6].CLK
clock => s_busDataInReg[7].CLK
clock => s_busDataInReg[8].CLK
clock => s_busDataInReg[9].CLK
clock => s_busDataInReg[10].CLK
clock => s_busDataInReg[11].CLK
clock => s_busDataInReg[12].CLK
clock => s_busDataInReg[13].CLK
clock => s_busDataInReg[14].CLK
clock => s_busDataInReg[15].CLK
clock => s_busDataInReg[16].CLK
clock => s_busDataInReg[17].CLK
clock => s_busDataInReg[18].CLK
clock => s_busDataInReg[19].CLK
clock => s_busDataInReg[20].CLK
clock => s_busDataInReg[21].CLK
clock => s_busDataInReg[22].CLK
clock => s_busDataInReg[23].CLK
clock => s_busDataInReg[24].CLK
clock => s_busDataInReg[25].CLK
clock => s_busDataInReg[26].CLK
clock => s_busDataInReg[27].CLK
clock => s_busDataInReg[28].CLK
clock => s_busDataInReg[29].CLK
clock => s_busDataInReg[30].CLK
clock => s_busDataInReg[31].CLK
clock => s_transactionActiveReg.CLK
clock => s_startTransactionReg.CLK
clock => s_readNotWriteReg.CLK
clock => s_busAddressReg[2].CLK
clock => s_busAddressReg[3].CLK
clock => s_busAddressReg[4].CLK
clock => s_busAddressReg[5].CLK
clock => s_busAddressReg[6].CLK
clock => s_busAddressReg[7].CLK
clock => s_busAddressReg[8].CLK
clock => s_busAddressReg[9].CLK
clock => s_busAddressReg[10].CLK
clock => s_busAddressReg[11].CLK
clock => s_busAddressReg[12].CLK
clock => s_busAddressReg[13].CLK
clock => s_busAddressReg[14].CLK
clock => s_busAddressReg[15].CLK
clock => s_busAddressReg[16].CLK
clock => s_busAddressReg[17].CLK
clock => s_busAddressReg[18].CLK
clock => s_busAddressReg[19].CLK
clock => s_busAddressReg[20].CLK
clock => s_busAddressReg[21].CLK
clock => s_busAddressReg[22].CLK
clock => s_busAddressReg[23].CLK
clock => s_busAddressReg[24].CLK
clock => s_busAddressReg[25].CLK
clock => s_busAddressReg[26].CLK
clock => s_busAddressReg[27].CLK
clock => s_busAddressReg[28].CLK
clock => s_busAddressReg[29].CLK
clock => s_busAddressReg[30].CLK
clock => s_busAddressReg[31].CLK
clock => s_dmaState~1.DATAIN
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_busAddressReg.OUTPUTSELECT
reset => s_readNotWriteReg.OUTPUTSELECT
reset => s_transactionActiveReg.IN0
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicBaseAddressReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_graphicsWidthReg.OUTPUTSELECT
reset => s_dualPixelReg.OUTPUTSELECT
reset => s_grayScaleReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_graphicsHeightReg.OUTPUTSELECT
reset => s_dualLineReg.OUTPUTSELECT
reset => s_lineCountReg.IN0
reset => s_writeIndexReg.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_dmaState.OUTPUTSELECT
reset => s_writeAddressReg.IN0
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_currentPixelAddressReg.OUTPUTSELECT
reset => s_endTransactionInReg.IN0
reset => s_startTransactionReg.IN0
graphicsWidth[0] <= s_graphicsWidthReg[0].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[1] <= s_graphicsWidthReg[1].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[2] <= s_graphicsWidthReg[2].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[3] <= s_graphicsWidthReg[3].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[4] <= s_graphicsWidthReg[4].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[5] <= s_graphicsWidthReg[5].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[6] <= s_graphicsWidthReg[6].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[7] <= s_graphicsWidthReg[7].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[8] <= s_graphicsWidthReg[8].DB_MAX_OUTPUT_PORT_TYPE
graphicsWidth[9] <= s_graphicsWidthReg[9].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[0] <= s_graphicsHeightReg[0].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[1] <= s_graphicsHeightReg[1].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[2] <= s_graphicsHeightReg[2].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[3] <= s_graphicsHeightReg[3].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[4] <= s_graphicsHeightReg[4].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[5] <= s_graphicsHeightReg[5].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[6] <= s_graphicsHeightReg[6].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[7] <= s_graphicsHeightReg[7].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[8] <= s_graphicsHeightReg[8].DB_MAX_OUTPUT_PORT_TYPE
graphicsHeight[9] <= s_graphicsHeightReg[9].DB_MAX_OUTPUT_PORT_TYPE
newScreen => comb.IN1
newScreen => s_lineCountReg.IN1
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newScreen => s_currentPixelAddressReg.OUTPUTSELECT
newLine => comb.IN1
newLine => comb.IN1
newLine => s_lineCountReg.OUTPUTSELECT
bufferWe <= bufferWe.DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[0] <= s_writeAddressReg[0].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[1] <= s_writeAddressReg[1].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[2] <= s_writeAddressReg[2].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[3] <= s_writeAddressReg[3].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[4] <= s_writeAddressReg[4].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[5] <= s_writeAddressReg[5].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[6] <= s_writeAddressReg[6].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[7] <= s_writeAddressReg[7].DB_MAX_OUTPUT_PORT_TYPE
bufferAddress[8] <= s_writeAddressReg[8].DB_MAX_OUTPUT_PORT_TYPE
bufferData[0] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[1] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[2] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[3] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[4] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[5] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[6] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[7] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[8] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[9] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[10] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[11] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[12] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[13] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[14] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[15] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[16] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[17] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[18] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[19] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[20] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[21] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[22] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[23] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[24] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[25] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[26] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[27] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[28] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[29] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[30] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
bufferData[31] <= bufferData.DB_MAX_OUTPUT_PORT_TYPE
writeIndex <= s_writeIndexReg.DB_MAX_OUTPUT_PORT_TYPE
dualPixel <= s_dualPixelReg.DB_MAX_OUTPUT_PORT_TYPE
grayscale <= s_grayScaleReg.DB_MAX_OUTPUT_PORT_TYPE
requestTransaction <= requestTransaction.DB_MAX_OUTPUT_PORT_TYPE
transactionGranted => s_dmaStateNext.INIT.DATAB
transactionGranted => s_dmaStateNext.INIT1.DATAB
transactionGranted => Selector6.IN2
transactionGranted => Selector1.IN2
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_readNotWriteReg.OUTPUTSELECT
beginTransactionIn => s_startTransactionReg.IN1
beginTransactionIn => s_transactionActiveReg.OUTPUTSELECT
endTransactionIn => s_transactionActiveReg.IN1
endTransactionIn => s_endTransactionInReg.IN1
endTransactionIn => s_dmaStateNext.IN0
readNotWriteIn => s_readNotWriteReg.DATAB
dataValidIn => s_writeRegisterReg.IN1
dataValidIn => s_busDataInValidReg.DATAIN
dataValidIn => s_busDataInReg[0].ENA
dataValidIn => s_busDataInReg[1].ENA
dataValidIn => s_busDataInReg[2].ENA
dataValidIn => s_busDataInReg[3].ENA
dataValidIn => s_busDataInReg[4].ENA
dataValidIn => s_busDataInReg[5].ENA
dataValidIn => s_busDataInReg[6].ENA
dataValidIn => s_busDataInReg[7].ENA
dataValidIn => s_busDataInReg[8].ENA
dataValidIn => s_busDataInReg[9].ENA
dataValidIn => s_busDataInReg[10].ENA
dataValidIn => s_busDataInReg[11].ENA
dataValidIn => s_busDataInReg[12].ENA
dataValidIn => s_busDataInReg[13].ENA
dataValidIn => s_busDataInReg[14].ENA
dataValidIn => s_busDataInReg[15].ENA
dataValidIn => s_busDataInReg[16].ENA
dataValidIn => s_busDataInReg[17].ENA
dataValidIn => s_busDataInReg[18].ENA
dataValidIn => s_busDataInReg[19].ENA
dataValidIn => s_busDataInReg[20].ENA
dataValidIn => s_busDataInReg[21].ENA
dataValidIn => s_busDataInReg[22].ENA
dataValidIn => s_busDataInReg[23].ENA
dataValidIn => s_busDataInReg[24].ENA
dataValidIn => s_busDataInReg[25].ENA
dataValidIn => s_busDataInReg[26].ENA
dataValidIn => s_busDataInReg[27].ENA
dataValidIn => s_busDataInReg[28].ENA
dataValidIn => s_busDataInReg[29].ENA
dataValidIn => s_busDataInReg[30].ENA
dataValidIn => s_busDataInReg[31].ENA
busErrorIn => s_transactionActiveReg.IN1
busErrorIn => s_dmaStateNext.OUTPUTSELECT
busErrorIn => s_dmaStateNext.OUTPUTSELECT
busErrorIn => s_dmaStateNext.OUTPUTSELECT
busErrorIn => s_dmaStateNext.IN1
busErrorIn => s_dmaStateNext.OUTPUTSELECT
busErrorIn => s_dmaStateNext.OUTPUTSELECT
busErrorIn => s_dmaStateNext.DATAA
addressDataIn[0] => s_busDataInReg[0].DATAIN
addressDataIn[1] => s_busDataInReg[1].DATAIN
addressDataIn[2] => s_busAddressReg.DATAB
addressDataIn[2] => s_busDataInReg[2].DATAIN
addressDataIn[3] => s_busAddressReg.DATAB
addressDataIn[3] => s_busDataInReg[3].DATAIN
addressDataIn[4] => s_busAddressReg.DATAB
addressDataIn[4] => s_busDataInReg[4].DATAIN
addressDataIn[5] => s_busAddressReg.DATAB
addressDataIn[5] => s_busDataInReg[5].DATAIN
addressDataIn[6] => s_busAddressReg.DATAB
addressDataIn[6] => s_busDataInReg[6].DATAIN
addressDataIn[7] => s_busAddressReg.DATAB
addressDataIn[7] => s_busDataInReg[7].DATAIN
addressDataIn[8] => s_busAddressReg.DATAB
addressDataIn[8] => s_busDataInReg[8].DATAIN
addressDataIn[9] => s_busAddressReg.DATAB
addressDataIn[9] => s_busDataInReg[9].DATAIN
addressDataIn[10] => s_busAddressReg.DATAB
addressDataIn[10] => s_busDataInReg[10].DATAIN
addressDataIn[11] => s_busAddressReg.DATAB
addressDataIn[11] => s_busDataInReg[11].DATAIN
addressDataIn[12] => s_busAddressReg.DATAB
addressDataIn[12] => s_busDataInReg[12].DATAIN
addressDataIn[13] => s_busAddressReg.DATAB
addressDataIn[13] => s_busDataInReg[13].DATAIN
addressDataIn[14] => s_busAddressReg.DATAB
addressDataIn[14] => s_busDataInReg[14].DATAIN
addressDataIn[15] => s_busAddressReg.DATAB
addressDataIn[15] => s_busDataInReg[15].DATAIN
addressDataIn[16] => s_busAddressReg.DATAB
addressDataIn[16] => s_busDataInReg[16].DATAIN
addressDataIn[17] => s_busAddressReg.DATAB
addressDataIn[17] => s_busDataInReg[17].DATAIN
addressDataIn[18] => s_busAddressReg.DATAB
addressDataIn[18] => s_busDataInReg[18].DATAIN
addressDataIn[19] => s_busAddressReg.DATAB
addressDataIn[19] => s_busDataInReg[19].DATAIN
addressDataIn[20] => s_busAddressReg.DATAB
addressDataIn[20] => s_busDataInReg[20].DATAIN
addressDataIn[21] => s_busAddressReg.DATAB
addressDataIn[21] => s_busDataInReg[21].DATAIN
addressDataIn[22] => s_busAddressReg.DATAB
addressDataIn[22] => s_busDataInReg[22].DATAIN
addressDataIn[23] => s_busAddressReg.DATAB
addressDataIn[23] => s_busDataInReg[23].DATAIN
addressDataIn[24] => s_busAddressReg.DATAB
addressDataIn[24] => s_busDataInReg[24].DATAIN
addressDataIn[25] => s_busAddressReg.DATAB
addressDataIn[25] => s_busDataInReg[25].DATAIN
addressDataIn[26] => s_busAddressReg.DATAB
addressDataIn[26] => s_busDataInReg[26].DATAIN
addressDataIn[27] => s_busAddressReg.DATAB
addressDataIn[27] => s_busDataInReg[27].DATAIN
addressDataIn[28] => s_busAddressReg.DATAB
addressDataIn[28] => s_busDataInReg[28].DATAIN
addressDataIn[29] => s_busAddressReg.DATAB
addressDataIn[29] => s_busDataInReg[29].DATAIN
addressDataIn[30] => s_busAddressReg.DATAB
addressDataIn[30] => s_busDataInReg[30].DATAIN
addressDataIn[31] => s_busAddressReg.DATAB
addressDataIn[31] => s_busDataInReg[31].DATAIN
byteEnablesIn[0] => ~NO_FANOUT~
byteEnablesIn[1] => ~NO_FANOUT~
byteEnablesIn[2] => ~NO_FANOUT~
byteEnablesIn[3] => ~NO_FANOUT~
burstSizeIn[0] => ~NO_FANOUT~
burstSizeIn[1] => ~NO_FANOUT~
burstSizeIn[2] => ~NO_FANOUT~
burstSizeIn[3] => ~NO_FANOUT~
burstSizeIn[4] => ~NO_FANOUT~
burstSizeIn[5] => ~NO_FANOUT~
burstSizeIn[6] => ~NO_FANOUT~
burstSizeIn[7] => ~NO_FANOUT~
beginTransactionOut <= s_startTransactionOutReg.DB_MAX_OUTPUT_PORT_TYPE
endTransactionOut <= s_endTransactionReg.DB_MAX_OUTPUT_PORT_TYPE
dataValidOut <= s_dataValidOutReg.DB_MAX_OUTPUT_PORT_TYPE
readNotWriteOut <= readNotWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[0] <= byteEnablesOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[1] <= byteEnablesOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[2] <= byteEnablesOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteEnablesOut[3] <= byteEnablesOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[0] <= burstSizeOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[1] <= burstSizeOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[2] <= burstSizeOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[3] <= burstSizeOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[4] <= burstSizeOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[5] <= burstSizeOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[6] <= burstSizeOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burstSizeOut[7] <= burstSizeOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[0] <= s_busDataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= s_busDataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= s_busDataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= s_busDataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= s_busDataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= s_busDataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= s_busDataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= s_busDataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= s_busDataOutReg[8].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= s_busDataOutReg[9].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= s_busDataOutReg[10].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= s_busDataOutReg[11].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= s_busDataOutReg[12].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= s_busDataOutReg[13].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= s_busDataOutReg[14].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= s_busDataOutReg[15].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= s_busDataOutReg[16].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= s_busDataOutReg[17].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= s_busDataOutReg[18].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= s_busDataOutReg[19].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= s_busDataOutReg[20].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= s_busDataOutReg[21].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= s_busDataOutReg[22].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= s_busDataOutReg[23].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= s_busDataOutReg[24].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= s_busDataOutReg[25].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= s_busDataOutReg[26].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= s_busDataOutReg[27].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= s_busDataOutReg[28].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= s_busDataOutReg[29].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= s_busDataOutReg[30].DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= s_busDataOutReg[31].DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|spiBus:flash
clock => clock.IN2
reset => reset.IN2
spiScl <= s_spiSclReg.DB_MAX_OUTPUT_PORT_TYPE
spiNCs <= s_spiNCSReg.DB_MAX_OUTPUT_PORT_TYPE
spiSiIo0 <> spiSiIo0
spiSoIo1 <> spiShiftSingle:single.spiSoIo1
spiSoIo1 <> spiSoIo1
spiIo2 <> spiIo2
spiIo3 <> spiIo3
ciN[0] => Equal2.IN7
ciN[1] => Equal2.IN0
ciN[2] => Equal2.IN6
ciN[3] => Equal2.IN5
ciN[4] => Equal2.IN4
ciN[5] => Equal2.IN3
ciN[6] => Equal2.IN2
ciN[7] => Equal2.IN1
ciDataA[0] => comb.IN1
ciDataA[0] => s_flashAddressReg.DATAB
ciDataA[0] => s_programData1.DATAB
ciDataA[0] => s_programData2.DATAB
ciDataA[0] => s_programData3.DATAB
ciDataA[0] => s_programData4.DATAB
ciDataA[0] => s_programData5.DATAB
ciDataA[0] => s_programData6.DATAB
ciDataA[0] => s_programData7.DATAB
ciDataA[0] => s_programData8.DATAB
ciDataA[1] => comb.IN1
ciDataA[1] => s_flashAddressReg.DATAB
ciDataA[1] => s_programData1.DATAB
ciDataA[1] => s_programData2.DATAB
ciDataA[1] => s_programData3.DATAB
ciDataA[1] => s_programData4.DATAB
ciDataA[1] => s_programData5.DATAB
ciDataA[1] => s_programData6.DATAB
ciDataA[1] => s_programData7.DATAB
ciDataA[1] => s_programData8.DATAB
ciDataA[2] => s_flashAddressReg.DATAB
ciDataA[2] => s_programData1.DATAB
ciDataA[2] => s_programData2.DATAB
ciDataA[2] => s_programData3.DATAB
ciDataA[2] => s_programData4.DATAB
ciDataA[2] => s_programData5.DATAB
ciDataA[2] => s_programData6.DATAB
ciDataA[2] => s_programData7.DATAB
ciDataA[2] => s_programData8.DATAB
ciDataA[3] => s_flashAddressReg.DATAB
ciDataA[3] => s_programData1.DATAB
ciDataA[3] => s_programData2.DATAB
ciDataA[3] => s_programData3.DATAB
ciDataA[3] => s_programData4.DATAB
ciDataA[3] => s_programData5.DATAB
ciDataA[3] => s_programData6.DATAB
ciDataA[3] => s_programData7.DATAB
ciDataA[3] => s_programData8.DATAB
ciDataA[4] => s_flashAddressReg.DATAB
ciDataA[4] => s_programData1.DATAB
ciDataA[4] => s_programData2.DATAB
ciDataA[4] => s_programData3.DATAB
ciDataA[4] => s_programData4.DATAB
ciDataA[4] => s_programData5.DATAB
ciDataA[4] => s_programData6.DATAB
ciDataA[4] => s_programData7.DATAB
ciDataA[4] => s_programData8.DATAB
ciDataA[5] => s_flashAddressReg.DATAB
ciDataA[5] => s_programData1.DATAB
ciDataA[5] => s_programData2.DATAB
ciDataA[5] => s_programData3.DATAB
ciDataA[5] => s_programData4.DATAB
ciDataA[5] => s_programData5.DATAB
ciDataA[5] => s_programData6.DATAB
ciDataA[5] => s_programData7.DATAB
ciDataA[5] => s_programData8.DATAB
ciDataA[6] => s_flashAddressReg.DATAB
ciDataA[6] => s_programData1.DATAB
ciDataA[6] => s_programData2.DATAB
ciDataA[6] => s_programData3.DATAB
ciDataA[6] => s_programData4.DATAB
ciDataA[6] => s_programData5.DATAB
ciDataA[6] => s_programData6.DATAB
ciDataA[6] => s_programData7.DATAB
ciDataA[6] => s_programData8.DATAB
ciDataA[7] => s_flashAddressReg.DATAB
ciDataA[7] => s_programData1.DATAB
ciDataA[7] => s_programData2.DATAB
ciDataA[7] => s_programData3.DATAB
ciDataA[7] => s_programData4.DATAB
ciDataA[7] => s_programData5.DATAB
ciDataA[7] => s_programData6.DATAB
ciDataA[7] => s_programData7.DATAB
ciDataA[7] => s_programData8.DATAB
ciDataA[8] => s_flashAddressReg.DATAB
ciDataA[8] => s_programData1.DATAB
ciDataA[8] => s_programData2.DATAB
ciDataA[8] => s_programData3.DATAB
ciDataA[8] => s_programData4.DATAB
ciDataA[8] => s_programData5.DATAB
ciDataA[8] => s_programData6.DATAB
ciDataA[8] => s_programData7.DATAB
ciDataA[8] => s_programData8.DATAB
ciDataA[9] => s_flashAddressReg.DATAB
ciDataA[9] => s_programData1.DATAB
ciDataA[9] => s_programData2.DATAB
ciDataA[9] => s_programData3.DATAB
ciDataA[9] => s_programData4.DATAB
ciDataA[9] => s_programData5.DATAB
ciDataA[9] => s_programData6.DATAB
ciDataA[9] => s_programData7.DATAB
ciDataA[9] => s_programData8.DATAB
ciDataA[10] => s_flashAddressReg.DATAB
ciDataA[10] => s_programData1.DATAB
ciDataA[10] => s_programData2.DATAB
ciDataA[10] => s_programData3.DATAB
ciDataA[10] => s_programData4.DATAB
ciDataA[10] => s_programData5.DATAB
ciDataA[10] => s_programData6.DATAB
ciDataA[10] => s_programData7.DATAB
ciDataA[10] => s_programData8.DATAB
ciDataA[11] => s_flashAddressReg.DATAB
ciDataA[11] => s_programData1.DATAB
ciDataA[11] => s_programData2.DATAB
ciDataA[11] => s_programData3.DATAB
ciDataA[11] => s_programData4.DATAB
ciDataA[11] => s_programData5.DATAB
ciDataA[11] => s_programData6.DATAB
ciDataA[11] => s_programData7.DATAB
ciDataA[11] => s_programData8.DATAB
ciDataA[12] => s_flashAddressReg.DATAB
ciDataA[12] => s_programData1.DATAB
ciDataA[12] => s_programData2.DATAB
ciDataA[12] => s_programData3.DATAB
ciDataA[12] => s_programData4.DATAB
ciDataA[12] => s_programData5.DATAB
ciDataA[12] => s_programData6.DATAB
ciDataA[12] => s_programData7.DATAB
ciDataA[12] => s_programData8.DATAB
ciDataA[13] => s_flashAddressReg.DATAB
ciDataA[13] => s_programData1.DATAB
ciDataA[13] => s_programData2.DATAB
ciDataA[13] => s_programData3.DATAB
ciDataA[13] => s_programData4.DATAB
ciDataA[13] => s_programData5.DATAB
ciDataA[13] => s_programData6.DATAB
ciDataA[13] => s_programData7.DATAB
ciDataA[13] => s_programData8.DATAB
ciDataA[14] => s_flashAddressReg.DATAB
ciDataA[14] => s_programData1.DATAB
ciDataA[14] => s_programData2.DATAB
ciDataA[14] => s_programData3.DATAB
ciDataA[14] => s_programData4.DATAB
ciDataA[14] => s_programData5.DATAB
ciDataA[14] => s_programData6.DATAB
ciDataA[14] => s_programData7.DATAB
ciDataA[14] => s_programData8.DATAB
ciDataA[15] => s_flashAddressReg.DATAB
ciDataA[15] => s_programData1.DATAB
ciDataA[15] => s_programData2.DATAB
ciDataA[15] => s_programData3.DATAB
ciDataA[15] => s_programData4.DATAB
ciDataA[15] => s_programData5.DATAB
ciDataA[15] => s_programData6.DATAB
ciDataA[15] => s_programData7.DATAB
ciDataA[15] => s_programData8.DATAB
ciDataA[16] => s_flashAddressReg.DATAB
ciDataA[16] => s_programData1.DATAB
ciDataA[16] => s_programData2.DATAB
ciDataA[16] => s_programData3.DATAB
ciDataA[16] => s_programData4.DATAB
ciDataA[16] => s_programData5.DATAB
ciDataA[16] => s_programData6.DATAB
ciDataA[16] => s_programData7.DATAB
ciDataA[16] => s_programData8.DATAB
ciDataA[17] => s_flashAddressReg.DATAB
ciDataA[17] => s_programData1.DATAB
ciDataA[17] => s_programData2.DATAB
ciDataA[17] => s_programData3.DATAB
ciDataA[17] => s_programData4.DATAB
ciDataA[17] => s_programData5.DATAB
ciDataA[17] => s_programData6.DATAB
ciDataA[17] => s_programData7.DATAB
ciDataA[17] => s_programData8.DATAB
ciDataA[18] => s_flashAddressReg.DATAB
ciDataA[18] => s_programData1.DATAB
ciDataA[18] => s_programData2.DATAB
ciDataA[18] => s_programData3.DATAB
ciDataA[18] => s_programData4.DATAB
ciDataA[18] => s_programData5.DATAB
ciDataA[18] => s_programData6.DATAB
ciDataA[18] => s_programData7.DATAB
ciDataA[18] => s_programData8.DATAB
ciDataA[19] => s_flashAddressReg.DATAB
ciDataA[19] => s_programData1.DATAB
ciDataA[19] => s_programData2.DATAB
ciDataA[19] => s_programData3.DATAB
ciDataA[19] => s_programData4.DATAB
ciDataA[19] => s_programData5.DATAB
ciDataA[19] => s_programData6.DATAB
ciDataA[19] => s_programData7.DATAB
ciDataA[19] => s_programData8.DATAB
ciDataA[20] => s_flashAddressReg.DATAB
ciDataA[20] => s_programData1.DATAB
ciDataA[20] => s_programData2.DATAB
ciDataA[20] => s_programData3.DATAB
ciDataA[20] => s_programData4.DATAB
ciDataA[20] => s_programData5.DATAB
ciDataA[20] => s_programData6.DATAB
ciDataA[20] => s_programData7.DATAB
ciDataA[20] => s_programData8.DATAB
ciDataA[21] => s_flashAddressReg.DATAB
ciDataA[21] => s_programData1.DATAB
ciDataA[21] => s_programData2.DATAB
ciDataA[21] => s_programData3.DATAB
ciDataA[21] => s_programData4.DATAB
ciDataA[21] => s_programData5.DATAB
ciDataA[21] => s_programData6.DATAB
ciDataA[21] => s_programData7.DATAB
ciDataA[21] => s_programData8.DATAB
ciDataA[22] => s_flashAddressReg.DATAB
ciDataA[22] => s_programData1.DATAB
ciDataA[22] => s_programData2.DATAB
ciDataA[22] => s_programData3.DATAB
ciDataA[22] => s_programData4.DATAB
ciDataA[22] => s_programData5.DATAB
ciDataA[22] => s_programData6.DATAB
ciDataA[22] => s_programData7.DATAB
ciDataA[22] => s_programData8.DATAB
ciDataA[23] => s_flashAddressReg.DATAB
ciDataA[23] => s_programData1.DATAB
ciDataA[23] => s_programData2.DATAB
ciDataA[23] => s_programData3.DATAB
ciDataA[23] => s_programData4.DATAB
ciDataA[23] => s_programData5.DATAB
ciDataA[23] => s_programData6.DATAB
ciDataA[23] => s_programData7.DATAB
ciDataA[23] => s_programData8.DATAB
ciDataA[24] => s_programData1.DATAB
ciDataA[24] => s_programData2.DATAB
ciDataA[24] => s_programData3.DATAB
ciDataA[24] => s_programData4.DATAB
ciDataA[24] => s_programData5.DATAB
ciDataA[24] => s_programData6.DATAB
ciDataA[24] => s_programData7.DATAB
ciDataA[24] => s_programData8.DATAB
ciDataA[25] => s_programData1.DATAB
ciDataA[25] => s_programData2.DATAB
ciDataA[25] => s_programData3.DATAB
ciDataA[25] => s_programData4.DATAB
ciDataA[25] => s_programData5.DATAB
ciDataA[25] => s_programData6.DATAB
ciDataA[25] => s_programData7.DATAB
ciDataA[25] => s_programData8.DATAB
ciDataA[26] => s_programData1.DATAB
ciDataA[26] => s_programData2.DATAB
ciDataA[26] => s_programData3.DATAB
ciDataA[26] => s_programData4.DATAB
ciDataA[26] => s_programData5.DATAB
ciDataA[26] => s_programData6.DATAB
ciDataA[26] => s_programData7.DATAB
ciDataA[26] => s_programData8.DATAB
ciDataA[27] => s_programData1.DATAB
ciDataA[27] => s_programData2.DATAB
ciDataA[27] => s_programData3.DATAB
ciDataA[27] => s_programData4.DATAB
ciDataA[27] => s_programData5.DATAB
ciDataA[27] => s_programData6.DATAB
ciDataA[27] => s_programData7.DATAB
ciDataA[27] => s_programData8.DATAB
ciDataA[28] => s_programData1.DATAB
ciDataA[28] => s_programData2.DATAB
ciDataA[28] => s_programData3.DATAB
ciDataA[28] => s_programData4.DATAB
ciDataA[28] => s_programData5.DATAB
ciDataA[28] => s_programData6.DATAB
ciDataA[28] => s_programData7.DATAB
ciDataA[28] => s_programData8.DATAB
ciDataA[29] => s_programData1.DATAB
ciDataA[29] => s_programData2.DATAB
ciDataA[29] => s_programData3.DATAB
ciDataA[29] => s_programData4.DATAB
ciDataA[29] => s_programData5.DATAB
ciDataA[29] => s_programData6.DATAB
ciDataA[29] => s_programData7.DATAB
ciDataA[29] => s_programData8.DATAB
ciDataA[30] => s_programData1.DATAB
ciDataA[30] => s_programData2.DATAB
ciDataA[30] => s_programData3.DATAB
ciDataA[30] => s_programData4.DATAB
ciDataA[30] => s_programData5.DATAB
ciDataA[30] => s_programData6.DATAB
ciDataA[30] => s_programData7.DATAB
ciDataA[30] => s_programData8.DATAB
ciDataA[31] => s_programData1.DATAB
ciDataA[31] => s_programData2.DATAB
ciDataA[31] => s_programData3.DATAB
ciDataA[31] => s_programData4.DATAB
ciDataA[31] => s_programData5.DATAB
ciDataA[31] => s_programData6.DATAB
ciDataA[31] => s_programData7.DATAB
ciDataA[31] => s_programData8.DATAB
ciDataB[0] => Mux0.IN11
ciDataB[0] => Mux1.IN11
ciDataB[0] => Mux2.IN11
ciDataB[0] => Mux3.IN11
ciDataB[0] => Mux4.IN11
ciDataB[0] => Mux5.IN11
ciDataB[0] => Mux6.IN11
ciDataB[0] => Mux7.IN11
ciDataB[0] => Mux8.IN10
ciDataB[0] => Mux9.IN10
ciDataB[0] => Mux10.IN10
ciDataB[0] => Mux11.IN10
ciDataB[0] => Mux12.IN10
ciDataB[0] => Mux13.IN10
ciDataB[0] => Mux14.IN10
ciDataB[0] => Mux15.IN10
ciDataB[0] => Mux16.IN10
ciDataB[0] => Mux17.IN10
ciDataB[0] => Mux18.IN10
ciDataB[0] => Mux19.IN10
ciDataB[0] => Mux20.IN10
ciDataB[0] => Mux21.IN10
ciDataB[0] => Mux22.IN10
ciDataB[0] => Mux23.IN10
ciDataB[0] => Mux24.IN4
ciDataB[0] => Mux25.IN4
ciDataB[0] => Mux26.IN4
ciDataB[0] => Mux27.IN4
ciDataB[0] => Mux28.IN4
ciDataB[0] => Mux29.IN3
ciDataB[0] => Mux30.IN3
ciDataB[0] => Mux31.IN3
ciDataB[0] => Equal3.IN2
ciDataB[0] => Equal4.IN2
ciDataB[0] => Equal5.IN5
ciDataB[0] => Equal6.IN5
ciDataB[0] => Equal7.IN2
ciDataB[0] => Equal8.IN5
ciDataB[0] => Equal9.IN3
ciDataB[0] => Equal10.IN5
ciDataB[0] => Equal11.IN3
ciDataB[0] => Equal12.IN5
ciDataB[0] => Equal13.IN4
ciDataB[1] => Mux0.IN10
ciDataB[1] => Mux1.IN10
ciDataB[1] => Mux2.IN10
ciDataB[1] => Mux3.IN10
ciDataB[1] => Mux4.IN10
ciDataB[1] => Mux5.IN10
ciDataB[1] => Mux6.IN10
ciDataB[1] => Mux7.IN10
ciDataB[1] => Mux8.IN9
ciDataB[1] => Mux9.IN9
ciDataB[1] => Mux10.IN9
ciDataB[1] => Mux11.IN9
ciDataB[1] => Mux12.IN9
ciDataB[1] => Mux13.IN9
ciDataB[1] => Mux14.IN9
ciDataB[1] => Mux15.IN9
ciDataB[1] => Mux16.IN9
ciDataB[1] => Mux17.IN9
ciDataB[1] => Mux18.IN9
ciDataB[1] => Mux19.IN9
ciDataB[1] => Mux20.IN9
ciDataB[1] => Mux21.IN9
ciDataB[1] => Mux22.IN9
ciDataB[1] => Mux23.IN9
ciDataB[1] => Mux24.IN3
ciDataB[1] => Mux25.IN3
ciDataB[1] => Mux26.IN3
ciDataB[1] => Mux27.IN3
ciDataB[1] => Mux28.IN3
ciDataB[1] => Mux29.IN2
ciDataB[1] => Mux30.IN2
ciDataB[1] => Mux31.IN2
ciDataB[1] => Equal3.IN1
ciDataB[1] => Equal4.IN1
ciDataB[1] => Equal5.IN2
ciDataB[1] => Equal6.IN4
ciDataB[1] => Equal7.IN5
ciDataB[1] => Equal8.IN2
ciDataB[1] => Equal9.IN2
ciDataB[1] => Equal10.IN4
ciDataB[1] => Equal11.IN5
ciDataB[1] => Equal12.IN3
ciDataB[1] => Equal13.IN3
ciDataB[2] => Mux0.IN9
ciDataB[2] => Mux1.IN9
ciDataB[2] => Mux2.IN9
ciDataB[2] => Mux3.IN9
ciDataB[2] => Mux4.IN9
ciDataB[2] => Mux5.IN9
ciDataB[2] => Mux6.IN9
ciDataB[2] => Mux7.IN9
ciDataB[2] => Mux8.IN8
ciDataB[2] => Mux9.IN8
ciDataB[2] => Mux10.IN8
ciDataB[2] => Mux11.IN8
ciDataB[2] => Mux12.IN8
ciDataB[2] => Mux13.IN8
ciDataB[2] => Mux14.IN8
ciDataB[2] => Mux15.IN8
ciDataB[2] => Mux16.IN8
ciDataB[2] => Mux17.IN8
ciDataB[2] => Mux18.IN8
ciDataB[2] => Mux19.IN8
ciDataB[2] => Mux20.IN8
ciDataB[2] => Mux21.IN8
ciDataB[2] => Mux22.IN8
ciDataB[2] => Mux23.IN8
ciDataB[2] => Mux24.IN2
ciDataB[2] => Mux25.IN2
ciDataB[2] => Mux26.IN2
ciDataB[2] => Mux27.IN2
ciDataB[2] => Mux28.IN2
ciDataB[2] => Mux29.IN1
ciDataB[2] => Mux30.IN1
ciDataB[2] => Mux31.IN1
ciDataB[2] => Equal3.IN0
ciDataB[2] => Equal4.IN0
ciDataB[2] => Equal5.IN1
ciDataB[2] => Equal6.IN3
ciDataB[2] => Equal7.IN4
ciDataB[2] => Equal8.IN4
ciDataB[2] => Equal9.IN5
ciDataB[2] => Equal10.IN2
ciDataB[2] => Equal11.IN2
ciDataB[2] => Equal12.IN2
ciDataB[2] => Equal13.IN2
ciDataB[3] => Mux0.IN8
ciDataB[3] => Mux1.IN8
ciDataB[3] => Mux2.IN8
ciDataB[3] => Mux3.IN8
ciDataB[3] => Mux4.IN8
ciDataB[3] => Mux5.IN8
ciDataB[3] => Mux6.IN8
ciDataB[3] => Mux7.IN8
ciDataB[3] => Mux8.IN7
ciDataB[3] => Mux9.IN7
ciDataB[3] => Mux10.IN7
ciDataB[3] => Mux11.IN7
ciDataB[3] => Mux12.IN7
ciDataB[3] => Mux13.IN7
ciDataB[3] => Mux14.IN7
ciDataB[3] => Mux15.IN7
ciDataB[3] => Mux16.IN7
ciDataB[3] => Mux17.IN7
ciDataB[3] => Mux18.IN7
ciDataB[3] => Mux19.IN7
ciDataB[3] => Mux20.IN7
ciDataB[3] => Mux21.IN7
ciDataB[3] => Mux22.IN7
ciDataB[3] => Mux23.IN7
ciDataB[3] => Mux24.IN1
ciDataB[3] => Mux25.IN1
ciDataB[3] => Mux26.IN1
ciDataB[3] => Mux27.IN1
ciDataB[3] => Mux28.IN1
ciDataB[3] => Mux29.IN0
ciDataB[3] => Mux30.IN0
ciDataB[3] => Mux31.IN0
ciDataB[3] => Equal3.IN3
ciDataB[3] => Equal4.IN3
ciDataB[3] => Equal5.IN4
ciDataB[3] => Equal6.IN1
ciDataB[3] => Equal7.IN1
ciDataB[3] => Equal8.IN1
ciDataB[3] => Equal9.IN1
ciDataB[3] => Equal10.IN1
ciDataB[3] => Equal11.IN1
ciDataB[3] => Equal12.IN1
ciDataB[3] => Equal13.IN1
ciDataB[4] => Equal5.IN0
ciDataB[4] => Equal6.IN0
ciDataB[4] => Equal7.IN0
ciDataB[4] => Equal8.IN0
ciDataB[4] => Equal9.IN0
ciDataB[4] => Equal10.IN0
ciDataB[4] => Equal11.IN0
ciDataB[4] => Equal12.IN0
ciDataB[4] => Equal13.IN0
ciDataB[5] => Equal5.IN3
ciDataB[5] => Equal6.IN2
ciDataB[5] => Equal7.IN3
ciDataB[5] => Equal8.IN3
ciDataB[5] => Equal9.IN4
ciDataB[5] => Equal10.IN3
ciDataB[5] => Equal11.IN4
ciDataB[5] => Equal12.IN4
ciDataB[5] => Equal13.IN5
ciDataB[6] => ~NO_FANOUT~
ciDataB[7] => ~NO_FANOUT~
ciDataB[8] => ~NO_FANOUT~
ciDataB[9] => ~NO_FANOUT~
ciDataB[10] => ~NO_FANOUT~
ciDataB[11] => ~NO_FANOUT~
ciDataB[12] => ~NO_FANOUT~
ciDataB[13] => ~NO_FANOUT~
ciDataB[14] => ~NO_FANOUT~
ciDataB[15] => ~NO_FANOUT~
ciDataB[16] => ~NO_FANOUT~
ciDataB[17] => ~NO_FANOUT~
ciDataB[18] => ~NO_FANOUT~
ciDataB[19] => ~NO_FANOUT~
ciDataB[20] => ~NO_FANOUT~
ciDataB[21] => ~NO_FANOUT~
ciDataB[22] => ~NO_FANOUT~
ciDataB[23] => ~NO_FANOUT~
ciDataB[24] => ~NO_FANOUT~
ciDataB[25] => ~NO_FANOUT~
ciDataB[26] => ~NO_FANOUT~
ciDataB[27] => ~NO_FANOUT~
ciDataB[28] => ~NO_FANOUT~
ciDataB[29] => ~NO_FANOUT~
ciDataB[30] => ~NO_FANOUT~
ciDataB[31] => ~NO_FANOUT~
ciStart => comb.IN0
ciCke => comb.IN1
ciDone <= comb.DB_MAX_OUTPUT_PORT_TYPE
ciResult[0] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[1] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[2] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[3] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[4] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[5] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[6] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[7] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[8] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[9] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[10] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[11] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[12] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[13] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[14] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[15] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[16] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[17] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[18] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[19] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[20] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[21] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[22] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[23] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[24] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[25] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[26] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[27] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[28] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[29] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[30] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
ciResult[31] <= ciResult.DB_MAX_OUTPUT_PORT_TYPE
beginTransactionIn => s_transactionActiveReg.IN1
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_busAddressReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_burstSizeReg.OUTPUTSELECT
beginTransactionIn => s_beginTransactionReg.DATAIN
beginTransactionIn => s_byteEnablesReg[0].ENA
beginTransactionIn => s_byteEnablesReg[1].ENA
beginTransactionIn => s_byteEnablesReg[2].ENA
beginTransactionIn => s_byteEnablesReg[3].ENA
beginTransactionIn => s_readNotWriteReg.ENA
beginTransactionIn => s_busAddressReg[24].ENA
beginTransactionIn => s_busAddressReg[25].ENA
beginTransactionIn => s_busAddressReg[26].ENA
beginTransactionIn => s_busAddressReg[27].ENA
beginTransactionIn => s_busAddressReg[28].ENA
beginTransactionIn => s_busAddressReg[29].ENA
beginTransactionIn => s_busAddressReg[30].ENA
beginTransactionIn => s_busAddressReg[31].ENA
endTransactionIn => busErrorOut.IN0
endTransactionIn => s_endTransactionReg.DATAIN
readNotWriteIn => s_readNotWriteReg.DATAIN
busErrorIn => busErrorIn.IN1
addressDataIn[0] => s_busAddressReg.DATAB
addressDataIn[1] => s_busAddressReg.DATAB
addressDataIn[2] => s_busAddressReg.DATAB
addressDataIn[3] => s_busAddressReg.DATAB
addressDataIn[4] => s_busAddressReg.DATAB
addressDataIn[5] => s_busAddressReg.DATAB
addressDataIn[6] => s_busAddressReg.DATAB
addressDataIn[7] => s_busAddressReg.DATAB
addressDataIn[8] => s_busAddressReg.DATAB
addressDataIn[9] => s_busAddressReg.DATAB
addressDataIn[10] => s_busAddressReg.DATAB
addressDataIn[11] => s_busAddressReg.DATAB
addressDataIn[12] => s_busAddressReg.DATAB
addressDataIn[13] => s_busAddressReg.DATAB
addressDataIn[14] => s_busAddressReg.DATAB
addressDataIn[15] => s_busAddressReg.DATAB
addressDataIn[16] => s_busAddressReg.DATAB
addressDataIn[17] => s_busAddressReg.DATAB
addressDataIn[18] => s_busAddressReg.DATAB
addressDataIn[19] => s_busAddressReg.DATAB
addressDataIn[20] => s_busAddressReg.DATAB
addressDataIn[21] => s_busAddressReg.DATAB
addressDataIn[22] => s_busAddressReg.DATAB
addressDataIn[23] => s_busAddressReg.DATAB
addressDataIn[24] => s_busAddressReg[24].DATAIN
addressDataIn[25] => s_busAddressReg[25].DATAIN
addressDataIn[26] => s_busAddressReg[26].DATAIN
addressDataIn[27] => s_busAddressReg[27].DATAIN
addressDataIn[28] => s_busAddressReg[28].DATAIN
addressDataIn[29] => s_busAddressReg[29].DATAIN
addressDataIn[30] => s_busAddressReg[30].DATAIN
addressDataIn[31] => s_busAddressReg[31].DATAIN
burstSizeIn[0] => s_burstSizeReg.DATAB
burstSizeIn[1] => s_burstSizeReg.DATAB
burstSizeIn[2] => s_burstSizeReg.DATAB
burstSizeIn[3] => s_burstSizeReg.DATAB
burstSizeIn[4] => s_burstSizeReg.DATAB
burstSizeIn[5] => s_burstSizeReg.DATAB
burstSizeIn[6] => s_burstSizeReg.DATAB
burstSizeIn[7] => s_burstSizeReg.DATAB
byteEnablesIn[0] => s_byteEnablesReg[0].DATAIN
byteEnablesIn[1] => s_byteEnablesReg[1].DATAIN
byteEnablesIn[2] => s_byteEnablesReg[2].DATAIN
byteEnablesIn[3] => s_byteEnablesReg[3].DATAIN
addressDataOut[0] <= spiShiftQuad:quad.dataOut
addressDataOut[1] <= spiShiftQuad:quad.dataOut
addressDataOut[2] <= spiShiftQuad:quad.dataOut
addressDataOut[3] <= spiShiftQuad:quad.dataOut
addressDataOut[4] <= spiShiftQuad:quad.dataOut
addressDataOut[5] <= spiShiftQuad:quad.dataOut
addressDataOut[6] <= spiShiftQuad:quad.dataOut
addressDataOut[7] <= spiShiftQuad:quad.dataOut
addressDataOut[8] <= spiShiftQuad:quad.dataOut
addressDataOut[9] <= spiShiftQuad:quad.dataOut
addressDataOut[10] <= spiShiftQuad:quad.dataOut
addressDataOut[11] <= spiShiftQuad:quad.dataOut
addressDataOut[12] <= spiShiftQuad:quad.dataOut
addressDataOut[13] <= spiShiftQuad:quad.dataOut
addressDataOut[14] <= spiShiftQuad:quad.dataOut
addressDataOut[15] <= spiShiftQuad:quad.dataOut
addressDataOut[16] <= spiShiftQuad:quad.dataOut
addressDataOut[17] <= spiShiftQuad:quad.dataOut
addressDataOut[18] <= spiShiftQuad:quad.dataOut
addressDataOut[19] <= spiShiftQuad:quad.dataOut
addressDataOut[20] <= spiShiftQuad:quad.dataOut
addressDataOut[21] <= spiShiftQuad:quad.dataOut
addressDataOut[22] <= spiShiftQuad:quad.dataOut
addressDataOut[23] <= spiShiftQuad:quad.dataOut
addressDataOut[24] <= spiShiftQuad:quad.dataOut
addressDataOut[25] <= spiShiftQuad:quad.dataOut
addressDataOut[26] <= spiShiftQuad:quad.dataOut
addressDataOut[27] <= spiShiftQuad:quad.dataOut
addressDataOut[28] <= spiShiftQuad:quad.dataOut
addressDataOut[29] <= spiShiftQuad:quad.dataOut
addressDataOut[30] <= spiShiftQuad:quad.dataOut
addressDataOut[31] <= spiShiftQuad:quad.dataOut
endTransactionOut <= s_endTransReg.DB_MAX_OUTPUT_PORT_TYPE
dataValidOut <= spiShiftQuad:quad.dataOutValid
busErrorOut <= busErrorOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|spiBus:flash|spiShiftQuad:quad
clock => s_dataOutReg[0].CLK
clock => s_dataOutReg[1].CLK
clock => s_dataOutReg[2].CLK
clock => s_dataOutReg[3].CLK
clock => s_dataOutReg[4].CLK
clock => s_dataOutReg[5].CLK
clock => s_dataOutReg[6].CLK
clock => s_dataOutReg[7].CLK
clock => s_dataOutReg[8].CLK
clock => s_dataOutReg[9].CLK
clock => s_dataOutReg[10].CLK
clock => s_dataOutReg[11].CLK
clock => s_dataOutReg[12].CLK
clock => s_dataOutReg[13].CLK
clock => s_dataOutReg[14].CLK
clock => s_dataOutReg[15].CLK
clock => s_dataOutReg[16].CLK
clock => s_dataOutReg[17].CLK
clock => s_dataOutReg[18].CLK
clock => s_dataOutReg[19].CLK
clock => s_dataOutReg[20].CLK
clock => s_dataOutReg[21].CLK
clock => s_dataOutReg[22].CLK
clock => s_dataOutReg[23].CLK
clock => s_dataOutReg[24].CLK
clock => s_dataOutReg[25].CLK
clock => s_dataOutReg[26].CLK
clock => s_dataOutReg[27].CLK
clock => s_dataOutReg[28].CLK
clock => s_dataOutReg[29].CLK
clock => s_dataOutReg[30].CLK
clock => s_dataOutReg[31].CLK
clock => s_dataOutValidReg.CLK
clock => s_wordValidReg.CLK
clock => s_bitCountReg[0].CLK
clock => s_bitCountReg[1].CLK
clock => s_bitCountReg[2].CLK
clock => s_bitCountReg[3].CLK
clock => s_activeReg.CLK
clock => s_sclReg.CLK
clock => s_contReadModeEnabledReg.CLK
clock => s_wordCountReg[0].CLK
clock => s_wordCountReg[1].CLK
clock => s_wordCountReg[2].CLK
clock => s_wordCountReg[3].CLK
clock => s_wordCountReg[4].CLK
clock => s_wordCountReg[5].CLK
clock => s_wordCountReg[6].CLK
clock => s_wordCountReg[7].CLK
clock => s_wordCountReg[8].CLK
clock => s_shift3Reg[0].CLK
clock => s_shift3Reg[1].CLK
clock => s_shift3Reg[2].CLK
clock => s_shift3Reg[3].CLK
clock => s_shift3Reg[4].CLK
clock => s_shift3Reg[5].CLK
clock => s_shift3Reg[6].CLK
clock => s_shift3Reg[7].CLK
clock => s_shift3Reg[8].CLK
clock => s_shift2Reg[0].CLK
clock => s_shift2Reg[1].CLK
clock => s_shift2Reg[2].CLK
clock => s_shift2Reg[3].CLK
clock => s_shift2Reg[4].CLK
clock => s_shift2Reg[5].CLK
clock => s_shift2Reg[6].CLK
clock => s_shift2Reg[7].CLK
clock => s_shift2Reg[8].CLK
clock => s_shift1Reg[0].CLK
clock => s_shift1Reg[1].CLK
clock => s_shift1Reg[2].CLK
clock => s_shift1Reg[3].CLK
clock => s_shift1Reg[4].CLK
clock => s_shift1Reg[5].CLK
clock => s_shift1Reg[6].CLK
clock => s_shift1Reg[7].CLK
clock => s_shift1Reg[8].CLK
clock => s_shift0Reg[0].CLK
clock => s_shift0Reg[1].CLK
clock => s_shift0Reg[2].CLK
clock => s_shift0Reg[3].CLK
clock => s_shift0Reg[4].CLK
clock => s_shift0Reg[5].CLK
clock => s_shift0Reg[6].CLK
clock => s_shift0Reg[7].CLK
clock => s_shift0Reg[8].CLK
clock => s_stateReg~1.DATAIN
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift0Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift1Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift2Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_shift3Reg.OUTPUTSELECT
reset => s_wordCountReg.IN0
reset => comb.IN0
reset => comb.IN1
reset => s_activeReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_dataOutValidReg.IN1
reset => s_wordValidReg.IN1
resetContReadMode => comb.IN1
start => s_wordCountNext[8].OUTPUTSELECT
start => s_wordCountNext[7].OUTPUTSELECT
start => s_wordCountNext[6].OUTPUTSELECT
start => s_wordCountNext[5].OUTPUTSELECT
start => s_wordCountNext[4].OUTPUTSELECT
start => s_wordCountNext[3].OUTPUTSELECT
start => s_wordCountNext[2].OUTPUTSELECT
start => s_wordCountNext[1].OUTPUTSELECT
start => s_wordCountNext[0].OUTPUTSELECT
start => Selector1.IN2
start => Selector0.IN1
flashAddress[0] => ~NO_FANOUT~
flashAddress[1] => ~NO_FANOUT~
flashAddress[2] => comb.DATAB
flashAddress[2] => s_shift2Next[2].DATAB
flashAddress[3] => comb.DATAB
flashAddress[3] => s_shift3Next[2].DATAB
flashAddress[4] => comb.DATAB
flashAddress[4] => comb.DATAB
flashAddress[5] => comb.DATAB
flashAddress[5] => s_shift1Next[3].DATAB
flashAddress[6] => comb.DATAB
flashAddress[6] => s_shift2Next[3].DATAB
flashAddress[7] => comb.DATAB
flashAddress[7] => s_shift3Next[3].DATAB
flashAddress[8] => comb.DATAB
flashAddress[8] => comb.DATAB
flashAddress[9] => comb.DATAB
flashAddress[9] => s_shift1Next[4].DATAB
flashAddress[10] => comb.DATAB
flashAddress[10] => s_shift2Next[4].DATAB
flashAddress[11] => comb.DATAB
flashAddress[11] => s_shift3Next[4].DATAB
flashAddress[12] => comb.DATAB
flashAddress[12] => comb.DATAB
flashAddress[13] => comb.DATAB
flashAddress[13] => s_shift1Next[5].DATAB
flashAddress[14] => comb.DATAB
flashAddress[14] => s_shift2Next[5].DATAB
flashAddress[15] => comb.DATAB
flashAddress[15] => s_shift3Next[5].DATAB
flashAddress[16] => comb.DATAB
flashAddress[16] => comb.DATAB
flashAddress[17] => comb.DATAB
flashAddress[17] => s_shift1Next[6].DATAB
flashAddress[18] => comb.DATAB
flashAddress[18] => s_shift2Next[6].DATAB
flashAddress[19] => comb.DATAB
flashAddress[19] => s_shift3Next[6].DATAB
flashAddress[20] => comb.DATAB
flashAddress[20] => comb.DATAB
flashAddress[21] => comb.DATAB
flashAddress[21] => s_shift1Next[7].DATAB
flashAddress[22] => comb.DATAB
flashAddress[22] => s_shift2Next[7].DATAB
flashAddress[23] => comb.DATAB
flashAddress[23] => s_shift3Next[7].DATAB
nrOfWords[0] => s_wordCountNext[0].DATAB
nrOfWords[1] => s_wordCountNext[1].DATAB
nrOfWords[2] => s_wordCountNext[2].DATAB
nrOfWords[3] => s_wordCountNext[3].DATAB
nrOfWords[4] => s_wordCountNext[4].DATAB
nrOfWords[5] => s_wordCountNext[5].DATAB
nrOfWords[6] => s_wordCountNext[6].DATAB
nrOfWords[7] => s_wordCountNext[7].DATAB
contReadModeEnabled <= s_contReadModeEnabledReg.DB_MAX_OUTPUT_PORT_TYPE
dataOutValid <= s_dataOutValidReg.DB_MAX_OUTPUT_PORT_TYPE
dataOut[0] <= s_dataOutReg[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= s_dataOutReg[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= s_dataOutReg[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= s_dataOutReg[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= s_dataOutReg[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= s_dataOutReg[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= s_dataOutReg[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= s_dataOutReg[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= s_dataOutReg[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= s_dataOutReg[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= s_dataOutReg[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= s_dataOutReg[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= s_dataOutReg[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= s_dataOutReg[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= s_dataOutReg[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= s_dataOutReg[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= s_dataOutReg[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= s_dataOutReg[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= s_dataOutReg[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= s_dataOutReg[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= s_dataOutReg[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= s_dataOutReg[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= s_dataOutReg[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= s_dataOutReg[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= s_dataOutReg[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= s_dataOutReg[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= s_dataOutReg[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= s_dataOutReg[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= s_dataOutReg[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= s_dataOutReg[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= s_dataOutReg[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= s_dataOutReg[31].DB_MAX_OUTPUT_PORT_TYPE
busyIn => s_stateNext.OUTPUTSELECT
busyIn => s_stateNext.OUTPUTSELECT
busyIn => Selector1.IN3
busyIn => Selector1.IN4
busyIn => s_stateNext.CHECKBUSY.DATAB
busErrorIn => s_wordCountReg.IN1
busyOut <= busyOut.DB_MAX_OUTPUT_PORT_TYPE
spiScl <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiNCs <= s_activeNext.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoIn[0] => comb.DATAB
spiSiIoIn[1] => comb.DATAB
spiSiIoIn[2] => comb.DATAB
spiSiIoIn[3] => comb.DATAB
spiSiIoOut[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoOut[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoOut[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoOut[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoTristateEnable[0] <= spiSiIoTristateEnable.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoTristateEnable[1] <= spiSiIoTristateEnable.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoTristateEnable[2] <= spiSiIoTristateEnable.DB_MAX_OUTPUT_PORT_TYPE
spiSiIoTristateEnable[3] <= spiSiIoTristateEnable.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|spiBus:flash|spiShiftSingle:single
clock => s_shiftReg[0].CLK
clock => s_shiftReg[1].CLK
clock => s_shiftReg[2].CLK
clock => s_shiftReg[3].CLK
clock => s_shiftReg[4].CLK
clock => s_shiftReg[5].CLK
clock => s_shiftReg[6].CLK
clock => s_shiftReg[7].CLK
clock => s_shiftReg[8].CLK
clock => s_shiftReg[9].CLK
clock => s_shiftReg[10].CLK
clock => s_shiftReg[11].CLK
clock => s_shiftReg[12].CLK
clock => s_shiftReg[13].CLK
clock => s_shiftReg[14].CLK
clock => s_shiftReg[15].CLK
clock => s_shiftReg[16].CLK
clock => s_shiftReg[17].CLK
clock => s_shiftReg[18].CLK
clock => s_shiftReg[19].CLK
clock => s_shiftReg[20].CLK
clock => s_shiftReg[21].CLK
clock => s_shiftReg[22].CLK
clock => s_shiftReg[23].CLK
clock => s_shiftReg[24].CLK
clock => s_shiftReg[25].CLK
clock => s_shiftReg[26].CLK
clock => s_shiftReg[27].CLK
clock => s_shiftReg[28].CLK
clock => s_shiftReg[29].CLK
clock => s_shiftReg[30].CLK
clock => s_shiftReg[31].CLK
clock => s_shiftReg[32].CLK
clock => s_activeReg.CLK
clock => s_sclReg.CLK
clock => s_bitCountReg[0].CLK
clock => s_bitCountReg[1].CLK
clock => s_bitCountReg[2].CLK
clock => s_bitCountReg[3].CLK
clock => s_bitCountReg[4].CLK
clock => s_bitCountReg[5].CLK
clock => s_writePendingReg.CLK
clock => s_erasePendingReg.CLK
clock => s_writeErrorIndicatorReg.CLK
clock => s_eraseErrorIndicatorReg.CLK
clock => s_status2Reg[0].CLK
clock => s_status2Reg[1].CLK
clock => s_status2Reg[2].CLK
clock => s_status2Reg[3].CLK
clock => s_status2Reg[4].CLK
clock => s_status2Reg[5].CLK
clock => s_status2Reg[6].CLK
clock => s_status2Reg[7].CLK
clock => s_status1Reg[0].CLK
clock => s_status1Reg[1].CLK
clock => s_status1Reg[2].CLK
clock => s_status1Reg[3].CLK
clock => s_status1Reg[4].CLK
clock => s_status1Reg[5].CLK
clock => s_status1Reg[6].CLK
clock => s_status1Reg[7].CLK
clock => s_status0Reg[0].CLK
clock => s_status0Reg[1].CLK
clock => s_status0Reg[2].CLK
clock => s_status0Reg[3].CLK
clock => s_status0Reg[4].CLK
clock => s_status0Reg[5].CLK
clock => s_status0Reg[6].CLK
clock => s_status0Reg[7].CLK
clock => s_memoryCapReg[0].CLK
clock => s_memoryCapReg[1].CLK
clock => s_memoryCapReg[2].CLK
clock => s_memoryCapReg[3].CLK
clock => s_memoryCapReg[4].CLK
clock => s_memoryCapReg[5].CLK
clock => s_memoryCapReg[6].CLK
clock => s_memoryCapReg[7].CLK
clock => s_memoryTypeReg[0].CLK
clock => s_memoryTypeReg[1].CLK
clock => s_memoryTypeReg[2].CLK
clock => s_memoryTypeReg[3].CLK
clock => s_memoryTypeReg[4].CLK
clock => s_memoryTypeReg[5].CLK
clock => s_memoryTypeReg[6].CLK
clock => s_memoryTypeReg[7].CLK
clock => s_manufacturingIdReg[0].CLK
clock => s_manufacturingIdReg[1].CLK
clock => s_manufacturingIdReg[2].CLK
clock => s_manufacturingIdReg[3].CLK
clock => s_manufacturingIdReg[4].CLK
clock => s_manufacturingIdReg[5].CLK
clock => s_manufacturingIdReg[6].CLK
clock => s_manufacturingIdReg[7].CLK
clock => s_chipPresentReg.CLK
clock => s_stateReg~1.DATAIN
clock => s_cntrlReg~1.DATAIN
reset => s_chipPresentReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_manufacturingIdReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryTypeReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_memoryCapReg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status0Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status1Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_status2Reg.OUTPUTSELECT
reset => s_eraseErrorIndicatorReg.IN0
reset => s_writeErrorIndicatorReg.IN0
reset => s_erasePendingReg.OUTPUTSELECT
reset => s_writePendingReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_bitCountReg.OUTPUTSELECT
reset => s_sclReg.OUTPUTSELECT
reset => s_activeReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_shiftReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_cntrlReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_cntrlReg.RES.DATAIN
startErase => s_erasePendingNext.OUTPUTSELECT
startProgram => s_writePendingNext.OUTPUTSELECT
flashProgramAddress[0] => comb.DATAB
flashProgramAddress[0] => comb.DATAB
flashProgramAddress[1] => comb.DATAB
flashProgramAddress[1] => comb.DATAB
flashProgramAddress[2] => comb.DATAB
flashProgramAddress[2] => comb.DATAB
flashProgramAddress[3] => comb.DATAB
flashProgramAddress[3] => comb.DATAB
flashProgramAddress[4] => comb.DATAB
flashProgramAddress[4] => comb.DATAB
flashProgramAddress[5] => comb.DATAB
flashProgramAddress[5] => comb.DATAB
flashProgramAddress[6] => comb.DATAB
flashProgramAddress[6] => comb.DATAB
flashProgramAddress[7] => comb.DATAB
flashProgramAddress[7] => comb.DATAB
flashProgramAddress[8] => comb.DATAB
flashProgramAddress[8] => comb.DATAB
flashProgramAddress[9] => comb.DATAB
flashProgramAddress[9] => comb.DATAB
flashProgramAddress[10] => comb.DATAB
flashProgramAddress[10] => comb.DATAB
flashProgramAddress[11] => comb.DATAB
flashProgramAddress[11] => comb.DATAB
flashProgramAddress[12] => comb.DATAB
flashProgramAddress[12] => comb.DATAB
flashProgramAddress[13] => comb.DATAB
flashProgramAddress[13] => comb.DATAB
flashProgramAddress[14] => comb.DATAB
flashProgramAddress[14] => comb.DATAB
flashProgramAddress[15] => comb.DATAB
flashProgramAddress[15] => comb.DATAB
flashProgramAddress[16] => comb.DATAB
flashProgramAddress[16] => comb.DATAB
flashProgramAddress[17] => comb.DATAB
flashProgramAddress[17] => comb.DATAB
flashProgramAddress[18] => comb.DATAB
flashProgramAddress[18] => comb.DATAB
flashProgramAddress[19] => comb.DATAB
flashProgramAddress[19] => comb.DATAB
flashProgramAddress[20] => comb.DATAB
flashProgramAddress[20] => comb.DATAB
flashProgramAddress[21] => comb.DATAB
flashProgramAddress[21] => comb.DATAB
flashProgramAddress[22] => comb.DATAB
flashProgramAddress[22] => comb.DATAB
flashProgramAddress[23] => comb.DATAB
flashProgramAddress[23] => comb.DATAB
programData1[0] => comb.DATAB
programData1[1] => comb.DATAB
programData1[2] => comb.DATAB
programData1[3] => comb.DATAB
programData1[4] => comb.DATAB
programData1[5] => comb.DATAB
programData1[6] => comb.DATAB
programData1[7] => comb.DATAB
programData1[8] => comb.DATAB
programData1[9] => comb.DATAB
programData1[10] => comb.DATAB
programData1[11] => comb.DATAB
programData1[12] => comb.DATAB
programData1[13] => comb.DATAB
programData1[14] => comb.DATAB
programData1[15] => comb.DATAB
programData1[16] => comb.DATAB
programData1[17] => comb.DATAB
programData1[18] => comb.DATAB
programData1[19] => comb.DATAB
programData1[20] => comb.DATAB
programData1[21] => comb.DATAB
programData1[22] => comb.DATAB
programData1[23] => comb.DATAB
programData1[24] => comb.DATAB
programData1[25] => comb.DATAB
programData1[26] => comb.DATAB
programData1[27] => comb.DATAB
programData1[28] => comb.DATAB
programData1[29] => comb.DATAB
programData1[30] => comb.DATAB
programData1[31] => comb.DATAB
programData2[0] => comb.DATAB
programData2[1] => comb.DATAB
programData2[2] => comb.DATAB
programData2[3] => comb.DATAB
programData2[4] => comb.DATAB
programData2[5] => comb.DATAB
programData2[6] => comb.DATAB
programData2[7] => comb.DATAB
programData2[8] => comb.DATAB
programData2[9] => comb.DATAB
programData2[10] => comb.DATAB
programData2[11] => comb.DATAB
programData2[12] => comb.DATAB
programData2[13] => comb.DATAB
programData2[14] => comb.DATAB
programData2[15] => comb.DATAB
programData2[16] => comb.DATAB
programData2[17] => comb.DATAB
programData2[18] => comb.DATAB
programData2[19] => comb.DATAB
programData2[20] => comb.DATAB
programData2[21] => comb.DATAB
programData2[22] => comb.DATAB
programData2[23] => comb.DATAB
programData2[24] => comb.DATAB
programData2[25] => comb.DATAB
programData2[26] => comb.DATAB
programData2[27] => comb.DATAB
programData2[28] => comb.DATAB
programData2[29] => comb.DATAB
programData2[30] => comb.DATAB
programData2[31] => comb.DATAB
programData3[0] => comb.DATAB
programData3[1] => comb.DATAB
programData3[2] => comb.DATAB
programData3[3] => comb.DATAB
programData3[4] => comb.DATAB
programData3[5] => comb.DATAB
programData3[6] => comb.DATAB
programData3[7] => comb.DATAB
programData3[8] => comb.DATAB
programData3[9] => comb.DATAB
programData3[10] => comb.DATAB
programData3[11] => comb.DATAB
programData3[12] => comb.DATAB
programData3[13] => comb.DATAB
programData3[14] => comb.DATAB
programData3[15] => comb.DATAB
programData3[16] => comb.DATAB
programData3[17] => comb.DATAB
programData3[18] => comb.DATAB
programData3[19] => comb.DATAB
programData3[20] => comb.DATAB
programData3[21] => comb.DATAB
programData3[22] => comb.DATAB
programData3[23] => comb.DATAB
programData3[24] => comb.DATAB
programData3[25] => comb.DATAB
programData3[26] => comb.DATAB
programData3[27] => comb.DATAB
programData3[28] => comb.DATAB
programData3[29] => comb.DATAB
programData3[30] => comb.DATAB
programData3[31] => comb.DATAB
programData4[0] => comb.DATAB
programData4[1] => comb.DATAB
programData4[2] => comb.DATAB
programData4[3] => comb.DATAB
programData4[4] => comb.DATAB
programData4[5] => comb.DATAB
programData4[6] => comb.DATAB
programData4[7] => comb.DATAB
programData4[8] => comb.DATAB
programData4[9] => comb.DATAB
programData4[10] => comb.DATAB
programData4[11] => comb.DATAB
programData4[12] => comb.DATAB
programData4[13] => comb.DATAB
programData4[14] => comb.DATAB
programData4[15] => comb.DATAB
programData4[16] => comb.DATAB
programData4[17] => comb.DATAB
programData4[18] => comb.DATAB
programData4[19] => comb.DATAB
programData4[20] => comb.DATAB
programData4[21] => comb.DATAB
programData4[22] => comb.DATAB
programData4[23] => comb.DATAB
programData4[24] => comb.DATAB
programData4[25] => comb.DATAB
programData4[26] => comb.DATAB
programData4[27] => comb.DATAB
programData4[28] => comb.DATAB
programData4[29] => comb.DATAB
programData4[30] => comb.DATAB
programData4[31] => comb.DATAB
programData5[0] => comb.DATAB
programData5[1] => comb.DATAB
programData5[2] => comb.DATAB
programData5[3] => comb.DATAB
programData5[4] => comb.DATAB
programData5[5] => comb.DATAB
programData5[6] => comb.DATAB
programData5[7] => comb.DATAB
programData5[8] => comb.DATAB
programData5[9] => comb.DATAB
programData5[10] => comb.DATAB
programData5[11] => comb.DATAB
programData5[12] => comb.DATAB
programData5[13] => comb.DATAB
programData5[14] => comb.DATAB
programData5[15] => comb.DATAB
programData5[16] => comb.DATAB
programData5[17] => comb.DATAB
programData5[18] => comb.DATAB
programData5[19] => comb.DATAB
programData5[20] => comb.DATAB
programData5[21] => comb.DATAB
programData5[22] => comb.DATAB
programData5[23] => comb.DATAB
programData5[24] => comb.DATAB
programData5[25] => comb.DATAB
programData5[26] => comb.DATAB
programData5[27] => comb.DATAB
programData5[28] => comb.DATAB
programData5[29] => comb.DATAB
programData5[30] => comb.DATAB
programData5[31] => comb.DATAB
programData6[0] => comb.DATAB
programData6[1] => comb.DATAB
programData6[2] => comb.DATAB
programData6[3] => comb.DATAB
programData6[4] => comb.DATAB
programData6[5] => comb.DATAB
programData6[6] => comb.DATAB
programData6[7] => comb.DATAB
programData6[8] => comb.DATAB
programData6[9] => comb.DATAB
programData6[10] => comb.DATAB
programData6[11] => comb.DATAB
programData6[12] => comb.DATAB
programData6[13] => comb.DATAB
programData6[14] => comb.DATAB
programData6[15] => comb.DATAB
programData6[16] => comb.DATAB
programData6[17] => comb.DATAB
programData6[18] => comb.DATAB
programData6[19] => comb.DATAB
programData6[20] => comb.DATAB
programData6[21] => comb.DATAB
programData6[22] => comb.DATAB
programData6[23] => comb.DATAB
programData6[24] => comb.DATAB
programData6[25] => comb.DATAB
programData6[26] => comb.DATAB
programData6[27] => comb.DATAB
programData6[28] => comb.DATAB
programData6[29] => comb.DATAB
programData6[30] => comb.DATAB
programData6[31] => comb.DATAB
programData7[0] => comb.DATAB
programData7[1] => comb.DATAB
programData7[2] => comb.DATAB
programData7[3] => comb.DATAB
programData7[4] => comb.DATAB
programData7[5] => comb.DATAB
programData7[6] => comb.DATAB
programData7[7] => comb.DATAB
programData7[8] => comb.DATAB
programData7[9] => comb.DATAB
programData7[10] => comb.DATAB
programData7[11] => comb.DATAB
programData7[12] => comb.DATAB
programData7[13] => comb.DATAB
programData7[14] => comb.DATAB
programData7[15] => comb.DATAB
programData7[16] => comb.DATAB
programData7[17] => comb.DATAB
programData7[18] => comb.DATAB
programData7[19] => comb.DATAB
programData7[20] => comb.DATAB
programData7[21] => comb.DATAB
programData7[22] => comb.DATAB
programData7[23] => comb.DATAB
programData7[24] => comb.DATAB
programData7[25] => comb.DATAB
programData7[26] => comb.DATAB
programData7[27] => comb.DATAB
programData7[28] => comb.DATAB
programData7[29] => comb.DATAB
programData7[30] => comb.DATAB
programData7[31] => comb.DATAB
programData8[0] => comb.DATAB
programData8[1] => comb.DATAB
programData8[2] => comb.DATAB
programData8[3] => comb.DATAB
programData8[4] => comb.DATAB
programData8[5] => comb.DATAB
programData8[6] => comb.DATAB
programData8[7] => comb.DATAB
programData8[8] => comb.DATAB
programData8[9] => comb.DATAB
programData8[10] => comb.DATAB
programData8[11] => comb.DATAB
programData8[12] => comb.DATAB
programData8[13] => comb.DATAB
programData8[14] => comb.DATAB
programData8[15] => comb.DATAB
programData8[16] => comb.DATAB
programData8[17] => comb.DATAB
programData8[18] => comb.DATAB
programData8[19] => comb.DATAB
programData8[20] => comb.DATAB
programData8[21] => comb.DATAB
programData8[22] => comb.DATAB
programData8[23] => comb.DATAB
programData8[24] => comb.DATAB
programData8[25] => comb.DATAB
programData8[26] => comb.DATAB
programData8[27] => comb.DATAB
programData8[28] => comb.DATAB
programData8[29] => comb.DATAB
programData8[30] => comb.DATAB
programData8[31] => comb.DATAB
flashBusy <= flashBusy.DB_MAX_OUTPUT_PORT_TYPE
eraseErrorIndicator <= s_eraseErrorIndicatorReg.DB_MAX_OUTPUT_PORT_TYPE
writeErrorIndicator <= s_writeErrorIndicatorReg.DB_MAX_OUTPUT_PORT_TYPE
resetContReadMode <= resetContReadMode.DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[0] <= s_manufacturingIdReg[0].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[1] <= s_manufacturingIdReg[1].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[2] <= s_manufacturingIdReg[2].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[3] <= s_manufacturingIdReg[3].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[4] <= s_manufacturingIdReg[4].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[5] <= s_manufacturingIdReg[5].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[6] <= s_manufacturingIdReg[6].DB_MAX_OUTPUT_PORT_TYPE
manufacturingId[7] <= s_manufacturingIdReg[7].DB_MAX_OUTPUT_PORT_TYPE
memoryType[0] <= s_memoryTypeReg[0].DB_MAX_OUTPUT_PORT_TYPE
memoryType[1] <= s_memoryTypeReg[1].DB_MAX_OUTPUT_PORT_TYPE
memoryType[2] <= s_memoryTypeReg[2].DB_MAX_OUTPUT_PORT_TYPE
memoryType[3] <= s_memoryTypeReg[3].DB_MAX_OUTPUT_PORT_TYPE
memoryType[4] <= s_memoryTypeReg[4].DB_MAX_OUTPUT_PORT_TYPE
memoryType[5] <= s_memoryTypeReg[5].DB_MAX_OUTPUT_PORT_TYPE
memoryType[6] <= s_memoryTypeReg[6].DB_MAX_OUTPUT_PORT_TYPE
memoryType[7] <= s_memoryTypeReg[7].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[0] <= s_memoryCapReg[0].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[1] <= s_memoryCapReg[1].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[2] <= s_memoryCapReg[2].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[3] <= s_memoryCapReg[3].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[4] <= s_memoryCapReg[4].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[5] <= s_memoryCapReg[5].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[6] <= s_memoryCapReg[6].DB_MAX_OUTPUT_PORT_TYPE
memoryCap[7] <= s_memoryCapReg[7].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[0] <= s_status0Reg[0].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[1] <= s_status0Reg[1].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[2] <= s_status0Reg[2].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[3] <= s_status0Reg[3].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[4] <= s_status0Reg[4].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[5] <= s_status0Reg[5].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[6] <= s_status0Reg[6].DB_MAX_OUTPUT_PORT_TYPE
statusReg0[7] <= s_status0Reg[7].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[0] <= s_status1Reg[0].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[1] <= s_status1Reg[1].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[2] <= s_status1Reg[2].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[3] <= s_status1Reg[3].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[4] <= s_status1Reg[4].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[5] <= s_status1Reg[5].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[6] <= s_status1Reg[6].DB_MAX_OUTPUT_PORT_TYPE
statusReg1[7] <= s_status1Reg[7].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[0] <= s_status2Reg[0].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[1] <= s_status2Reg[1].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[2] <= s_status2Reg[2].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[3] <= s_status2Reg[3].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[4] <= s_status2Reg[4].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[5] <= s_status2Reg[5].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[6] <= s_status2Reg[6].DB_MAX_OUTPUT_PORT_TYPE
statusReg2[7] <= s_status2Reg[7].DB_MAX_OUTPUT_PORT_TYPE
contReadModeEnabled => s_cntrlNext.IN1
contReadModeEnabled => s_cntrlNext.IN1
busyIn => flashBusy.IN1
busyIn => s_startWrite.IN1
busyIn => s_startErase.IN1
busy <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiScl <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiNCs <= s_activeNext.DB_MAX_OUTPUT_PORT_TYPE
spiSiIo0 <= comb.DB_MAX_OUTPUT_PORT_TYPE
spiSoIo1 => comb.DATAB


|or1420SingleCore|bios:start
clock => clock.IN1
reset => s_transactionActiveReg.IN1
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_stateMachineReg.OUTPUTSELECT
reset => s_endTransactionReg.IN0
addressDataIn[0] => s_addressReg[0].DATAIN
addressDataIn[1] => s_addressReg[1].DATAIN
addressDataIn[2] => s_addressReg[2].DATAIN
addressDataIn[3] => s_addressReg[3].DATAIN
addressDataIn[4] => s_addressReg[4].DATAIN
addressDataIn[5] => s_addressReg[5].DATAIN
addressDataIn[6] => s_addressReg[6].DATAIN
addressDataIn[7] => s_addressReg[7].DATAIN
addressDataIn[8] => s_addressReg[8].DATAIN
addressDataIn[9] => s_addressReg[9].DATAIN
addressDataIn[10] => s_addressReg[10].DATAIN
addressDataIn[11] => s_addressReg[11].DATAIN
addressDataIn[12] => s_addressReg[12].DATAIN
addressDataIn[13] => s_addressReg[13].DATAIN
addressDataIn[14] => s_addressReg[14].DATAIN
addressDataIn[15] => s_addressReg[15].DATAIN
addressDataIn[16] => s_addressReg[16].DATAIN
addressDataIn[17] => s_addressReg[17].DATAIN
addressDataIn[18] => s_addressReg[18].DATAIN
addressDataIn[19] => s_addressReg[19].DATAIN
addressDataIn[20] => s_addressReg[20].DATAIN
addressDataIn[21] => s_addressReg[21].DATAIN
addressDataIn[22] => s_addressReg[22].DATAIN
addressDataIn[23] => s_addressReg[23].DATAIN
addressDataIn[24] => s_addressReg[24].DATAIN
addressDataIn[25] => s_addressReg[25].DATAIN
addressDataIn[26] => s_addressReg[26].DATAIN
addressDataIn[27] => s_addressReg[27].DATAIN
addressDataIn[28] => s_addressReg[28].DATAIN
addressDataIn[29] => s_addressReg[29].DATAIN
addressDataIn[30] => s_addressReg[30].DATAIN
addressDataIn[31] => s_addressReg[31].DATAIN
beginTransactionIn => s_transactionActiveReg.OUTPUTSELECT
beginTransactionIn => s_stateMachineNext.INTERPRET.DATAB
beginTransactionIn => Selector0.IN1
beginTransactionIn => s_readNotWriteReg.ENA
beginTransactionIn => s_burstSizeReg[0].ENA
beginTransactionIn => s_burstSizeReg[1].ENA
beginTransactionIn => s_burstSizeReg[2].ENA
beginTransactionIn => s_burstSizeReg[3].ENA
beginTransactionIn => s_burstSizeReg[4].ENA
beginTransactionIn => s_burstSizeReg[5].ENA
beginTransactionIn => s_burstSizeReg[6].ENA
beginTransactionIn => s_burstSizeReg[7].ENA
beginTransactionIn => s_addressReg[0].ENA
beginTransactionIn => s_addressReg[1].ENA
beginTransactionIn => s_addressReg[2].ENA
beginTransactionIn => s_addressReg[3].ENA
beginTransactionIn => s_addressReg[4].ENA
beginTransactionIn => s_addressReg[5].ENA
beginTransactionIn => s_addressReg[6].ENA
beginTransactionIn => s_addressReg[7].ENA
beginTransactionIn => s_addressReg[8].ENA
beginTransactionIn => s_addressReg[9].ENA
beginTransactionIn => s_addressReg[10].ENA
beginTransactionIn => s_addressReg[11].ENA
beginTransactionIn => s_addressReg[12].ENA
beginTransactionIn => s_addressReg[13].ENA
beginTransactionIn => s_addressReg[14].ENA
beginTransactionIn => s_addressReg[15].ENA
beginTransactionIn => s_addressReg[16].ENA
beginTransactionIn => s_addressReg[17].ENA
beginTransactionIn => s_addressReg[18].ENA
beginTransactionIn => s_addressReg[19].ENA
beginTransactionIn => s_addressReg[20].ENA
beginTransactionIn => s_addressReg[21].ENA
beginTransactionIn => s_addressReg[22].ENA
beginTransactionIn => s_addressReg[23].ENA
beginTransactionIn => s_addressReg[24].ENA
beginTransactionIn => s_addressReg[25].ENA
beginTransactionIn => s_addressReg[26].ENA
beginTransactionIn => s_addressReg[27].ENA
beginTransactionIn => s_addressReg[28].ENA
beginTransactionIn => s_addressReg[29].ENA
beginTransactionIn => s_addressReg[30].ENA
beginTransactionIn => s_addressReg[31].ENA
endTransactionIn => s_endTransactionReg.IN1
endTransactionIn => s_stateMachineNext.OUTPUTSELECT
endTransactionIn => s_stateMachineNext.OUTPUTSELECT
endTransactionIn => Selector0.IN4
endTransactionIn => Selector0.IN5
endTransactionIn => addressDataOut.IN0
endTransactionIn => busErrorOut.DATAB
endTransactionIn => Selector2.IN1
readNotWriteIn => s_readNotWriteReg.DATAIN
busErrorIn => ~NO_FANOUT~
dataValidIn => ~NO_FANOUT~
byteEnablesIn[0] => ~NO_FANOUT~
byteEnablesIn[1] => ~NO_FANOUT~
byteEnablesIn[2] => ~NO_FANOUT~
byteEnablesIn[3] => ~NO_FANOUT~
burstSizeIn[0] => s_burstSizeReg[0].DATAIN
burstSizeIn[1] => s_burstSizeReg[1].DATAIN
burstSizeIn[2] => s_burstSizeReg[2].DATAIN
burstSizeIn[3] => s_burstSizeReg[3].DATAIN
burstSizeIn[4] => s_burstSizeReg[4].DATAIN
burstSizeIn[5] => s_burstSizeReg[5].DATAIN
burstSizeIn[6] => s_burstSizeReg[6].DATAIN
burstSizeIn[7] => s_burstSizeReg[7].DATAIN
addressDataOut[0] <= addressDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[1] <= addressDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[2] <= addressDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[3] <= addressDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[4] <= addressDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[5] <= addressDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[6] <= addressDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[7] <= addressDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[8] <= addressDataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[9] <= addressDataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[10] <= addressDataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[11] <= addressDataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[12] <= addressDataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[13] <= addressDataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[14] <= addressDataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[15] <= addressDataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[16] <= addressDataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[17] <= addressDataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[18] <= addressDataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[19] <= addressDataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[20] <= addressDataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[21] <= addressDataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[22] <= addressDataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[23] <= addressDataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[24] <= addressDataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[25] <= addressDataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[26] <= addressDataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[27] <= addressDataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[28] <= addressDataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[29] <= addressDataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[30] <= addressDataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressDataOut[31] <= addressDataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busErrorOut <= busErrorOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataValidOut <= dataValidOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
endTransactionOut <= endTransactionOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|bios:start|biosRom:rom
clock => romData[0]~reg0.CLK
clock => romData[1]~reg0.CLK
clock => romData[2]~reg0.CLK
clock => romData[3]~reg0.CLK
clock => romData[4]~reg0.CLK
clock => romData[5]~reg0.CLK
clock => romData[6]~reg0.CLK
clock => romData[7]~reg0.CLK
clock => romData[8]~reg0.CLK
clock => romData[9]~reg0.CLK
clock => romData[10]~reg0.CLK
clock => romData[11]~reg0.CLK
clock => romData[12]~reg0.CLK
clock => romData[13]~reg0.CLK
clock => romData[14]~reg0.CLK
clock => romData[15]~reg0.CLK
clock => romData[16]~reg0.CLK
clock => romData[17]~reg0.CLK
clock => romData[18]~reg0.CLK
clock => romData[19]~reg0.CLK
clock => romData[20]~reg0.CLK
clock => romData[21]~reg0.CLK
clock => romData[22]~reg0.CLK
clock => romData[23]~reg0.CLK
clock => romData[24]~reg0.CLK
clock => romData[25]~reg0.CLK
clock => romData[26]~reg0.CLK
clock => romData[27]~reg0.CLK
clock => romData[28]~reg0.CLK
clock => romData[29]~reg0.CLK
clock => romData[30]~reg0.CLK
clock => romData[31]~reg0.CLK
address[0] => Ram0.RADDR
address[1] => Ram0.RADDR1
address[2] => Ram0.RADDR2
address[3] => Ram0.RADDR3
address[4] => Ram0.RADDR4
address[5] => Ram0.RADDR5
address[6] => Ram0.RADDR6
address[7] => Ram0.RADDR7
address[8] => Ram0.RADDR8
address[9] => Ram0.RADDR9
address[10] => Ram0.RADDR10
romData[0] <= romData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[1] <= romData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[2] <= romData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[3] <= romData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[4] <= romData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[5] <= romData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[6] <= romData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[7] <= romData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[8] <= romData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[9] <= romData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[10] <= romData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[11] <= romData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[12] <= romData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[13] <= romData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[14] <= romData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[15] <= romData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[16] <= romData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[17] <= romData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[18] <= romData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[19] <= romData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[20] <= romData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[21] <= romData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[22] <= romData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[23] <= romData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[24] <= romData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[25] <= romData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[26] <= romData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[27] <= romData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[28] <= romData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[29] <= romData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[30] <= romData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
romData[31] <= romData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|or1420SingleCore|busArbiter:arbiter
clock => clock.IN1
reset => comb.IN0
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_stateReg.OUTPUTSELECT
reset => s_queueRemovePointerReg.OUTPUTSELECT
reset => s_queueRemovePointerReg.OUTPUTSELECT
reset => s_queueRemovePointerReg.OUTPUTSELECT
reset => s_queueRemovePointerReg.OUTPUTSELECT
reset => s_queueRemovePointerReg.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => busGrants.OUTPUTSELECT
reset => s_activeTransactionReg.OUTPUTSELECT
reset => busErrorOut.IN0
reset => endTransactionOut.OUTPUTSELECT
reset => busIdle.OUTPUTSELECT
reset => snoopableBurst.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queuedRequests.OUTPUTSELECT
reset => s_queueInsertPointerReg.OUTPUTSELECT
reset => s_queueInsertPointerReg.OUTPUTSELECT
reset => s_queueInsertPointerReg.OUTPUTSELECT
reset => s_queueInsertPointerReg.OUTPUTSELECT
reset => s_queueInsertPointerReg.OUTPUTSELECT
busRequests[0] => s_outstandingRequests[0].IN1
busRequests[1] => s_outstandingRequests[1].IN1
busRequests[2] => s_outstandingRequests[2].IN1
busRequests[3] => s_selectMask[3].IN1
busRequests[4] => s_outstandingRequests[4].IN1
busRequests[5] => s_outstandingRequests[5].IN1
busRequests[6] => s_outstandingRequests[6].IN1
busRequests[7] => s_selectMask[7].IN1
busRequests[8] => s_outstandingRequests[8].IN1
busRequests[9] => s_outstandingRequests[9].IN1
busRequests[10] => s_outstandingRequests[10].IN1
busRequests[11] => s_selectMask[11].IN1
busRequests[12] => s_outstandingRequests[12].IN1
busRequests[13] => s_outstandingRequests[13].IN1
busRequests[14] => s_outstandingRequests[14].IN1
busRequests[15] => s_selectMask[15].IN1
busRequests[16] => s_outstandingRequests[16].IN1
busRequests[17] => s_outstandingRequests[17].IN1
busRequests[18] => s_outstandingRequests[18].IN1
busRequests[19] => s_selectMask[19].IN1
busRequests[20] => s_outstandingRequests[20].IN1
busRequests[21] => s_outstandingRequests[21].IN1
busRequests[22] => s_outstandingRequests[22].IN1
busRequests[23] => s_selectMask[23].IN1
busRequests[24] => s_outstandingRequests[24].IN1
busRequests[25] => s_outstandingRequests[25].IN1
busRequests[26] => s_outstandingRequests[26].IN1
busRequests[27] => s_selectMask[27].IN1
busRequests[28] => s_outstandingRequests[28].IN1
busRequests[29] => s_outstandingRequests[29].IN1
busRequests[30] => s_outstandingRequests[30].IN1
busRequests[31] => s_selectMask[31].IN1
busGrants[0] <= busGrants[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[1] <= busGrants[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[2] <= busGrants[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[3] <= busGrants[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[4] <= busGrants[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[5] <= busGrants[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[6] <= busGrants[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[7] <= busGrants[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[8] <= busGrants[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[9] <= busGrants[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[10] <= busGrants[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[11] <= busGrants[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[12] <= busGrants[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[13] <= busGrants[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[14] <= busGrants[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[15] <= busGrants[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[16] <= busGrants[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[17] <= busGrants[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[18] <= busGrants[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[19] <= busGrants[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[20] <= busGrants[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[21] <= busGrants[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[22] <= busGrants[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[23] <= busGrants[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[24] <= busGrants[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[25] <= busGrants[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[26] <= busGrants[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[27] <= busGrants[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[28] <= busGrants[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[29] <= busGrants[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[30] <= busGrants[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busGrants[31] <= busGrants[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busErrorOut <= busErrorOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
endTransactionOut <= endTransactionOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
busIdle <= busIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
snoopableBurst <= snoopableBurst~reg0.DB_MAX_OUTPUT_PORT_TYPE
beginTransactionIn => comb.IN0
beginTransactionIn => s_stateNext.OUTPUTSELECT
beginTransactionIn => s_stateNext.OUTPUTSELECT
beginTransactionIn => s_stateNext.OUTPUTSELECT
beginTransactionIn => s_stateNext.OUTPUTSELECT
beginTransactionIn => s_stateNext.IN1
beginTransactionIn => snoopableBurst.IN1
beginTransactionIn => Selector5.IN3
beginTransactionIn => Selector5.IN4
beginTransactionIn => Selector2.IN3
beginTransactionIn => busGrants.IN0
beginTransactionIn => Selector1.IN3
endTransactionIn => comb.IN0
endTransactionIn => s_stateNext.IN1
endTransactionIn => busErrorOut.IN1
endTransactionIn => s_stateNext.DATAA
endTransactionIn => Selector0.IN6
endTransactionIn => s_stateNext.DATAA
endTransactionIn => Selector3.IN1
endTransactionIn => s_stateNext.DATAA
endTransactionIn => s_stateNext.DATAA
dataValidIn => comb.IN0
addressDataIn[30] => Equal1.IN1
addressDataIn[31] => Equal1.IN0
burstSizeIn[0] => Equal2.IN2
burstSizeIn[1] => Equal2.IN1
burstSizeIn[2] => Equal2.IN0
burstSizeIn[3] => Equal2.IN7
burstSizeIn[4] => Equal2.IN6
burstSizeIn[5] => Equal2.IN5
burstSizeIn[6] => Equal2.IN4
burstSizeIn[7] => Equal2.IN3


|or1420SingleCore|busArbiter:arbiter|queueMemory:queue
writeClock => s_memory.we_a.CLK
writeClock => s_memory.waddr_a[4].CLK
writeClock => s_memory.waddr_a[3].CLK
writeClock => s_memory.waddr_a[2].CLK
writeClock => s_memory.waddr_a[1].CLK
writeClock => s_memory.waddr_a[0].CLK
writeClock => s_memory.data_a[31].CLK
writeClock => s_memory.data_a[30].CLK
writeClock => s_memory.data_a[29].CLK
writeClock => s_memory.data_a[28].CLK
writeClock => s_memory.data_a[27].CLK
writeClock => s_memory.data_a[26].CLK
writeClock => s_memory.data_a[25].CLK
writeClock => s_memory.data_a[24].CLK
writeClock => s_memory.data_a[23].CLK
writeClock => s_memory.data_a[22].CLK
writeClock => s_memory.data_a[21].CLK
writeClock => s_memory.data_a[20].CLK
writeClock => s_memory.data_a[19].CLK
writeClock => s_memory.data_a[18].CLK
writeClock => s_memory.data_a[17].CLK
writeClock => s_memory.data_a[16].CLK
writeClock => s_memory.data_a[15].CLK
writeClock => s_memory.data_a[14].CLK
writeClock => s_memory.data_a[13].CLK
writeClock => s_memory.data_a[12].CLK
writeClock => s_memory.data_a[11].CLK
writeClock => s_memory.data_a[10].CLK
writeClock => s_memory.data_a[9].CLK
writeClock => s_memory.data_a[8].CLK
writeClock => s_memory.data_a[7].CLK
writeClock => s_memory.data_a[6].CLK
writeClock => s_memory.data_a[5].CLK
writeClock => s_memory.data_a[4].CLK
writeClock => s_memory.data_a[3].CLK
writeClock => s_memory.data_a[2].CLK
writeClock => s_memory.data_a[1].CLK
writeClock => s_memory.data_a[0].CLK
writeClock => dataReadPort[0]~reg0.CLK
writeClock => dataReadPort[1]~reg0.CLK
writeClock => dataReadPort[2]~reg0.CLK
writeClock => dataReadPort[3]~reg0.CLK
writeClock => dataReadPort[4]~reg0.CLK
writeClock => dataReadPort[5]~reg0.CLK
writeClock => dataReadPort[6]~reg0.CLK
writeClock => dataReadPort[7]~reg0.CLK
writeClock => dataReadPort[8]~reg0.CLK
writeClock => dataReadPort[9]~reg0.CLK
writeClock => dataReadPort[10]~reg0.CLK
writeClock => dataReadPort[11]~reg0.CLK
writeClock => dataReadPort[12]~reg0.CLK
writeClock => dataReadPort[13]~reg0.CLK
writeClock => dataReadPort[14]~reg0.CLK
writeClock => dataReadPort[15]~reg0.CLK
writeClock => dataReadPort[16]~reg0.CLK
writeClock => dataReadPort[17]~reg0.CLK
writeClock => dataReadPort[18]~reg0.CLK
writeClock => dataReadPort[19]~reg0.CLK
writeClock => dataReadPort[20]~reg0.CLK
writeClock => dataReadPort[21]~reg0.CLK
writeClock => dataReadPort[22]~reg0.CLK
writeClock => dataReadPort[23]~reg0.CLK
writeClock => dataReadPort[24]~reg0.CLK
writeClock => dataReadPort[25]~reg0.CLK
writeClock => dataReadPort[26]~reg0.CLK
writeClock => dataReadPort[27]~reg0.CLK
writeClock => dataReadPort[28]~reg0.CLK
writeClock => dataReadPort[29]~reg0.CLK
writeClock => dataReadPort[30]~reg0.CLK
writeClock => dataReadPort[31]~reg0.CLK
writeClock => s_memory.CLK0
writeEnable => s_memory.we_a.DATAIN
writeEnable => s_memory.WE
writeAddress[0] => s_memory.waddr_a[0].DATAIN
writeAddress[0] => s_memory.WADDR
writeAddress[1] => s_memory.waddr_a[1].DATAIN
writeAddress[1] => s_memory.WADDR1
writeAddress[2] => s_memory.waddr_a[2].DATAIN
writeAddress[2] => s_memory.WADDR2
writeAddress[3] => s_memory.waddr_a[3].DATAIN
writeAddress[3] => s_memory.WADDR3
writeAddress[4] => s_memory.waddr_a[4].DATAIN
writeAddress[4] => s_memory.WADDR4
readAddress[0] => s_memory.RADDR
readAddress[1] => s_memory.RADDR1
readAddress[2] => s_memory.RADDR2
readAddress[3] => s_memory.RADDR3
readAddress[4] => s_memory.RADDR4
writeData[0] => s_memory.data_a[0].DATAIN
writeData[0] => s_memory.DATAIN
writeData[1] => s_memory.data_a[1].DATAIN
writeData[1] => s_memory.DATAIN1
writeData[2] => s_memory.data_a[2].DATAIN
writeData[2] => s_memory.DATAIN2
writeData[3] => s_memory.data_a[3].DATAIN
writeData[3] => s_memory.DATAIN3
writeData[4] => s_memory.data_a[4].DATAIN
writeData[4] => s_memory.DATAIN4
writeData[5] => s_memory.data_a[5].DATAIN
writeData[5] => s_memory.DATAIN5
writeData[6] => s_memory.data_a[6].DATAIN
writeData[6] => s_memory.DATAIN6
writeData[7] => s_memory.data_a[7].DATAIN
writeData[7] => s_memory.DATAIN7
writeData[8] => s_memory.data_a[8].DATAIN
writeData[8] => s_memory.DATAIN8
writeData[9] => s_memory.data_a[9].DATAIN
writeData[9] => s_memory.DATAIN9
writeData[10] => s_memory.data_a[10].DATAIN
writeData[10] => s_memory.DATAIN10
writeData[11] => s_memory.data_a[11].DATAIN
writeData[11] => s_memory.DATAIN11
writeData[12] => s_memory.data_a[12].DATAIN
writeData[12] => s_memory.DATAIN12
writeData[13] => s_memory.data_a[13].DATAIN
writeData[13] => s_memory.DATAIN13
writeData[14] => s_memory.data_a[14].DATAIN
writeData[14] => s_memory.DATAIN14
writeData[15] => s_memory.data_a[15].DATAIN
writeData[15] => s_memory.DATAIN15
writeData[16] => s_memory.data_a[16].DATAIN
writeData[16] => s_memory.DATAIN16
writeData[17] => s_memory.data_a[17].DATAIN
writeData[17] => s_memory.DATAIN17
writeData[18] => s_memory.data_a[18].DATAIN
writeData[18] => s_memory.DATAIN18
writeData[19] => s_memory.data_a[19].DATAIN
writeData[19] => s_memory.DATAIN19
writeData[20] => s_memory.data_a[20].DATAIN
writeData[20] => s_memory.DATAIN20
writeData[21] => s_memory.data_a[21].DATAIN
writeData[21] => s_memory.DATAIN21
writeData[22] => s_memory.data_a[22].DATAIN
writeData[22] => s_memory.DATAIN22
writeData[23] => s_memory.data_a[23].DATAIN
writeData[23] => s_memory.DATAIN23
writeData[24] => s_memory.data_a[24].DATAIN
writeData[24] => s_memory.DATAIN24
writeData[25] => s_memory.data_a[25].DATAIN
writeData[25] => s_memory.DATAIN25
writeData[26] => s_memory.data_a[26].DATAIN
writeData[26] => s_memory.DATAIN26
writeData[27] => s_memory.data_a[27].DATAIN
writeData[27] => s_memory.DATAIN27
writeData[28] => s_memory.data_a[28].DATAIN
writeData[28] => s_memory.DATAIN28
writeData[29] => s_memory.data_a[29].DATAIN
writeData[29] => s_memory.DATAIN29
writeData[30] => s_memory.data_a[30].DATAIN
writeData[30] => s_memory.DATAIN30
writeData[31] => s_memory.data_a[31].DATAIN
writeData[31] => s_memory.DATAIN31
dataReadPort[0] <= dataReadPort[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[1] <= dataReadPort[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[2] <= dataReadPort[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[3] <= dataReadPort[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[4] <= dataReadPort[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[5] <= dataReadPort[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[6] <= dataReadPort[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[7] <= dataReadPort[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[8] <= dataReadPort[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[9] <= dataReadPort[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[10] <= dataReadPort[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[11] <= dataReadPort[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[12] <= dataReadPort[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[13] <= dataReadPort[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[14] <= dataReadPort[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[15] <= dataReadPort[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[16] <= dataReadPort[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[17] <= dataReadPort[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[18] <= dataReadPort[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[19] <= dataReadPort[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[20] <= dataReadPort[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[21] <= dataReadPort[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[22] <= dataReadPort[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[23] <= dataReadPort[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[24] <= dataReadPort[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[25] <= dataReadPort[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[26] <= dataReadPort[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[27] <= dataReadPort[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[28] <= dataReadPort[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[29] <= dataReadPort[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[30] <= dataReadPort[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataReadPort[31] <= dataReadPort[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


