
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.090043    0.018798    6.798446 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              6.798446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.579004    6.615417   library hold time
                                              6.615417   data required time
---------------------------------------------------------------------------------------------
                                              6.615417   data required time
                                             -6.798446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.183030   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.092889    0.021824    6.801472 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              6.801472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.578342    6.614755   library hold time
                                              6.614755   data required time
---------------------------------------------------------------------------------------------
                                              6.614755   data required time
                                             -6.801472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.186717   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.094157    0.023113    6.802761 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              6.802761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.578048    6.614460   library hold time
                                              6.614460   data required time
---------------------------------------------------------------------------------------------
                                              6.614460   data required time
                                             -6.802761   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188301   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.095036    0.023985    6.803633 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              6.803633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577843    6.614256   library hold time
                                              6.614256   data required time
---------------------------------------------------------------------------------------------
                                              6.614256   data required time
                                             -6.803633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189377   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.095927    0.024855    6.804503 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              6.804503   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577636    6.614048   library hold time
                                              6.614048   data required time
---------------------------------------------------------------------------------------------
                                              6.614048   data required time
                                             -6.804503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.190455   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.096537    0.025442    6.805090 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              6.805090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577495    6.613907   library hold time
                                              6.613907   data required time
---------------------------------------------------------------------------------------------
                                              6.613907   data required time
                                             -6.805090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191183   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.096915    0.025802    6.805450 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              6.805450   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577407    6.613819   library hold time
                                              6.613819   data required time
---------------------------------------------------------------------------------------------
                                              6.613819   data required time
                                             -6.805450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191632   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004254    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090150    0.000071    5.840071 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002320    0.036544    0.361532    6.201603 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036544    0.000063    6.201665 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009791    0.061581    0.374175    6.575840 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061581    0.000312    6.576152 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029225    0.024776    0.093282    6.669435 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.025316    0.002648    6.672082 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.081537    0.107566    6.779648 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.097127    0.026004    6.805652 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              6.805652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577357    6.613770   library hold time
                                              6.613770   data required time
---------------------------------------------------------------------------------------------
                                              6.613770   data required time
                                             -6.805652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191882   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.136054    0.050167    6.819629 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              6.819629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.568310    6.604722   library hold time
                                              6.604722   data required time
---------------------------------------------------------------------------------------------
                                              6.604722   data required time
                                             -6.819629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.214906   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.094518    0.023220    6.830943 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              6.830943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577964    6.614376   library hold time
                                              6.614376   data required time
---------------------------------------------------------------------------------------------
                                              6.614376   data required time
                                             -6.830943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.216567   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.138488    0.051863    6.821325 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              6.821325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.567744    6.604157   library hold time
                                              6.604157   data required time
---------------------------------------------------------------------------------------------
                                              6.604157   data required time
                                             -6.821325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217168   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.140306    0.053120    6.822582 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              6.822582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.567322    6.603734   library hold time
                                              6.603734   data required time
---------------------------------------------------------------------------------------------
                                              6.603734   data required time
                                             -6.822582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.218847   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.096561    0.025202    6.832925 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              6.832925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577489    6.613901   library hold time
                                              6.613901   data required time
---------------------------------------------------------------------------------------------
                                              6.613901   data required time
                                             -6.832925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.219024   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.141678    0.054064    6.823526 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              6.823526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.567003    6.603416   library hold time
                                              6.603416   data required time
---------------------------------------------------------------------------------------------
                                              6.603416   data required time
                                             -6.823526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220110   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.097717    0.026289    6.834013 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              6.834013   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.577220    6.613633   library hold time
                                              6.613633   data required time
---------------------------------------------------------------------------------------------
                                              6.613633   data required time
                                             -6.834013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220380   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.103782    0.030446    6.833831 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              6.833831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.575811    6.612223   library hold time
                                              6.612223   data required time
---------------------------------------------------------------------------------------------
                                              6.612223   data required time
                                             -6.833831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221608   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.098848    0.027332    6.835055 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              6.835055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.576958    6.613370   library hold time
                                              6.613370   data required time
---------------------------------------------------------------------------------------------
                                              6.613370   data required time
                                             -6.835055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.221685   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.143818    0.055528    6.824990 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              6.824990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.566506    6.602919   library hold time
                                              6.602919   data required time
---------------------------------------------------------------------------------------------
                                              6.602919   data required time
                                             -6.824990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222071   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.099694    0.028100    6.835824 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              6.835824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.576761    6.613173   library hold time
                                              6.613173   data required time
---------------------------------------------------------------------------------------------
                                              6.613173   data required time
                                             -6.835824   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222650   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.100247    0.028598    6.836321 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              6.836321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.576632    6.613045   library hold time
                                              6.613045   data required time
---------------------------------------------------------------------------------------------
                                              6.613045   data required time
                                             -6.836321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223276   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.145548    0.056706    6.826168 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              6.826168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.566104    6.602516   library hold time
                                              6.602516   data required time
---------------------------------------------------------------------------------------------
                                              6.602516   data required time
                                             -6.826168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223652   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.100663    0.028969    6.836692 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              6.836692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.576536    6.612948   library hold time
                                              6.612948   data required time
---------------------------------------------------------------------------------------------
                                              6.612948   data required time
                                             -6.836692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223744   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003130    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090087    0.000041    5.840042 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036160    0.360907    6.200948 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036160    0.000061    6.201010 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011003    0.065031    0.377935    6.578945 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065031    0.000380    6.579325 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065208    0.034924    0.102457    6.681782 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.044620    0.013175    6.694957 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.081591    0.112767    6.807724 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.100871    0.029154    6.836877 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              6.836877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.576487    6.612900   library hold time
                                              6.612900   data required time
---------------------------------------------------------------------------------------------
                                              6.612900   data required time
                                             -6.836877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.223978   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.106155    0.032439    6.835824 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              6.835824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.575259    6.611672   library hold time
                                              6.611672   data required time
---------------------------------------------------------------------------------------------
                                              6.611672   data required time
                                             -6.835824   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224152   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.147103    0.057759    6.827221 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              6.827221   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.565742    6.602155   library hold time
                                              6.602155   data required time
---------------------------------------------------------------------------------------------
                                              6.602155   data required time
                                             -6.827221   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225066   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004631    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090167    0.000079    5.840079 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002793    0.038044    0.364235    6.204315 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038044    0.000082    6.204396 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009749    0.061436    0.374558    6.578954 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061436    0.000286    6.579240 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023450    0.022666    0.091142    6.670382 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023007    0.002124    6.672507 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.086309    0.096955    6.769462 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.147377    0.057944    6.827406 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              6.827406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.565679    6.602091   library hold time
                                              6.602091   data required time
---------------------------------------------------------------------------------------------
                                              6.602091   data required time
                                             -6.827406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225315   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.107475    0.033534    6.836919 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              6.836919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.574952    6.611365   library hold time
                                              6.611365   data required time
---------------------------------------------------------------------------------------------
                                              6.611365   data required time
                                             -6.836919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225554   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.108530    0.034397    6.837781 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              6.837781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.574707    6.611119   library hold time
                                              6.611119   data required time
---------------------------------------------------------------------------------------------
                                              6.611119   data required time
                                             -6.837781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226662   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.109550    0.035220    6.838605 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              6.838605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.574470    6.610883   library hold time
                                              6.610883   data required time
---------------------------------------------------------------------------------------------
                                              6.610883   data required time
                                             -6.838605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227722   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.110238    0.035770    6.839155 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              6.839155   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.574310    6.610723   library hold time
                                              6.610723   data required time
---------------------------------------------------------------------------------------------
                                              6.610723   data required time
                                             -6.839155   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228432   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.110670    0.036114    6.839499 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              6.839499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.574210    6.610622   library hold time
                                              6.610622   data required time
---------------------------------------------------------------------------------------------
                                              6.610622   data required time
                                             -6.839499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228876   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003200    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090089    0.000043    5.840043 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.034845    0.358857    6.198900 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034845    0.000049    6.198949 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010658    0.064100    0.376440    6.575388 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064100    0.000384    6.575772 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069215    0.036281    0.103208    6.678980 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.046784    0.013996    6.692976 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.082366    0.110409    6.803385 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.110899    0.036295    6.839680 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              6.839680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.574157    6.610569   library hold time
                                              6.610569   data required time
---------------------------------------------------------------------------------------------
                                              6.610569   data required time
                                             -6.839680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229111   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003639    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070111    0.000053    5.690053 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002107    0.035785    0.352540    6.042593 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035785    0.000056    6.042650 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001823    0.034678    0.338061    6.380710 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.034678    0.000033    6.380743 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010618    0.029049    0.083003    6.463746 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.029059    0.000476    6.464222 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.030822    0.122149    0.430835    6.895057 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.122188    0.001975    6.897032 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              6.897032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.583074    6.619486   library hold time
                                              6.619486   data required time
---------------------------------------------------------------------------------------------
                                              6.619486   data required time
                                             -6.897032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277546   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.008753    4.830076 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.088727    4.918802 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000888    4.919691 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014856    0.104509    0.240463    5.160153 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.104509    0.000284    5.160438 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003515    0.025917    0.110387    5.270824 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.025917    0.000107    5.270931 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.270931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.009674    5.769031 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.098066    5.867097 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000981    5.868079 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.968079   clock uncertainty
                                 -0.948295    5.019784   clock reconvergence pessimism
                                 -0.030719    4.989065   library hold time
                                              4.989065   data required time
---------------------------------------------------------------------------------------------
                                              4.989065   data required time
                                             -5.270931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281866   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003173    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070083    0.000039    5.690039 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002352    0.036655    0.353928    6.043968 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036655    0.000062    6.044029 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002937    0.038653    0.344730    6.388760 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.038653    0.000086    6.388846 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009180    0.026738    0.082189    6.471035 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.026747    0.000450    6.471485 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040328    0.150573    0.451253    6.922739 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.150720    0.004022    6.926760 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              6.926760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.575537    6.611950   library hold time
                                              6.611950   data required time
---------------------------------------------------------------------------------------------
                                              6.611950   data required time
                                             -6.926760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314810   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002822    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070070    0.000033    5.690033 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002544    0.037160    0.355019    6.045052 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.037160    0.000071    6.045123 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001833    0.034724    0.338614    6.383737 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.034724    0.000033    6.383770 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015078    0.034897    0.089937    6.473707 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.034931    0.000921    6.474627 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040422    0.150788    0.454063    6.928691 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.150998    0.004757    6.933448 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              6.933448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.575464    6.611876   library hold time
                                              6.611876   data required time
---------------------------------------------------------------------------------------------
                                              6.611876   data required time
                                             -6.933448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321571   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003149    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070088    0.000042    5.690042 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002092    0.035728    0.352442    6.042484 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035728    0.000056    6.042539 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002135    0.035829    0.339820    6.382359 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.035829    0.000041    6.382400 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011458    0.030472    0.084732    6.467132 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.030486    0.000572    6.467704 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046292    0.168503    0.465924    6.933628 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.168765    0.005595    6.939223 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              6.939223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.570771    6.607183   library hold time
                                              6.607183   data required time
---------------------------------------------------------------------------------------------
                                              6.607183   data required time
                                             -6.939223   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332040   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002880    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070072    0.000034    5.690034 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003723    0.042257    0.361703    6.051737 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.042257    0.000121    6.051858 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004039    0.043013    0.352506    6.404364 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.043013    0.000134    6.404498 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011079    0.029763    0.086947    6.491445 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.029771    0.000459    6.491904 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042370    0.156586    0.457257    6.949161 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.156740    0.004198    6.953360 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              6.953360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.573947    6.610360   library hold time
                                              6.610360   data required time
---------------------------------------------------------------------------------------------
                                              6.610360   data required time
                                             -6.953360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343000   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004163    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070136    0.000065    5.690065 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034664    0.350763    6.040828 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034664    0.000032    6.040861 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002847    0.038267    0.343494    6.384355 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038267    0.000078    6.384432 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012822    0.031372    0.096083    6.480515 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.031387    0.000610    6.481125 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047774    0.172983    0.469545    6.950670 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.173256    0.005771    6.956440 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              6.956440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.569585    6.605997   library hold time
                                              6.605997   data required time
---------------------------------------------------------------------------------------------
                                              6.605997   data required time
                                             -6.956440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350443   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003261    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070091    0.000044    5.690044 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001882    0.034979    0.351243    6.041287 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034979    0.000050    6.041337 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002540    0.037151    0.341857    6.383194 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037151    0.000069    6.383264 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014732    0.033973    0.098100    6.481364 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.034005    0.000886    6.482250 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050115    0.181330    0.475082    6.957332 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.181725    0.007050    6.964382 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              6.964382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.567348    6.603760   library hold time
                                              6.603760   data required time
---------------------------------------------------------------------------------------------
                                              6.603760   data required time
                                             -6.964382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360622   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002886    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070073    0.000035    5.690035 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002220    0.036182    0.353173    6.043208 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036182    0.000043    6.043251 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003181    0.039765    0.345950    6.389201 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.039765    0.000090    6.389291 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.039665    0.048778    0.109323    6.498614 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.050444    0.006689    6.505303 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043544    0.160925    0.466134    6.971437 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.161344    0.006895    6.978332 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              6.978332   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.572731    6.609144   library hold time
                                              6.609144   data required time
---------------------------------------------------------------------------------------------
                                              6.609144   data required time
                                             -6.978332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369188   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003622    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070111    0.000053    5.690053 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002133    0.035874    0.352683    6.042736 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035874    0.000058    6.042794 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002373    0.036692    0.341235    6.384029 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.036692    0.000043    6.384072 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.033141    0.043020    0.104754    6.488826 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.044030    0.004865    6.493690 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048086    0.175327    0.473378    6.967069 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.175809    0.007626    6.974695 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              6.974695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.568911    6.605323   library hold time
                                              6.605323   data required time
---------------------------------------------------------------------------------------------
                                              6.605323   data required time
                                             -6.974695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369372   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003572    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070105    0.000050    5.690050 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002262    0.036334    0.353418    6.043468 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.036334    0.000062    6.043530 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002893    0.038462    0.344358    6.387888 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038462    0.000080    6.387968 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034588    0.044111    0.106684    6.494652 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.044972    0.004597    6.499249 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047185    0.172341    0.472143    6.971393 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.172775    0.007212    6.978605 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              6.978605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.569712    6.606124   library hold time
                                              6.606124   data required time
---------------------------------------------------------------------------------------------
                                              6.606124   data required time
                                             -6.978605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372480   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002499    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070060    0.000029    5.690029 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002219    0.036180    0.353156    6.043185 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036180    0.000060    6.043244 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002987    0.038879    0.344840    6.388084 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.038879    0.000081    6.388166 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.035642    0.045205    0.106948    6.495113 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.046404    0.005451    6.500565 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047024    0.170548    0.473101    6.973666 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.170897    0.006442    6.980108 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              6.980108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.570208    6.606620   library hold time
                                              6.606620   data required time
---------------------------------------------------------------------------------------------
                                              6.606620   data required time
                                             -6.980108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373487   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003561    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070107    0.000051    5.690051 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002198    0.036108    0.353056    6.043107 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036108    0.000060    6.043167 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002526    0.037115    0.342189    6.385356 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.037115    0.000047    6.385403 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032849    0.042801    0.104619    6.490022 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.043975    0.005218    6.495240 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049102    0.178525    0.475453    6.970693 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.179071    0.008178    6.978871 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              6.978871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.568049    6.604461   library hold time
                                              6.604461   data required time
---------------------------------------------------------------------------------------------
                                              6.604461   data required time
                                             -6.978871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374410   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003273    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070087    0.000041    5.690042 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002204    0.036127    0.353081    6.043123 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.036127    0.000060    6.043182 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002339    0.036583    0.341124    6.384306 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.036583    0.000062    6.384368 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037005    0.060657    0.119552    6.503920 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.061376    0.005025    6.508945 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043141    0.159711    0.469533    6.978478 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.159984    0.005540    6.984018 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              6.984018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.573090    6.609503   library hold time
                                              6.609503   data required time
---------------------------------------------------------------------------------------------
                                              6.609503   data required time
                                             -6.984018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374516   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004275    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070143    0.000068    5.690068 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002873    0.038330    0.356923    6.046991 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.038330    0.000083    6.047074 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002247    0.036250    0.341404    6.388477 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036250    0.000041    6.388519 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032309    0.054717    0.115314    6.503833 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.055248    0.004087    6.507920 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044848    0.164817    0.471266    6.979186 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.165105    0.005793    6.984978 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              6.984978   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.571738    6.608150   library hold time
                                              6.608150   data required time
---------------------------------------------------------------------------------------------
                                              6.608150   data required time
                                             -6.984978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376828   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003801    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070120    0.000057    5.690057 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002260    0.036329    0.353416    6.043473 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.036329    0.000062    6.043535 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.036740    0.341508    6.385043 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.036740    0.000065    6.385108 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015390    0.034947    0.098666    6.483775 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.034994    0.001092    6.484867 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054678    0.195491    0.485310    6.970177 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.196084    0.008883    6.979060 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              6.979060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.563555    6.599967   library hold time
                                              6.599967   data required time
---------------------------------------------------------------------------------------------
                                              6.599967   data required time
                                             -6.979060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379092   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002935    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070079    0.000037    5.690038 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002102    0.035766    0.352497    6.042535 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035766    0.000056    6.042591 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003186    0.039793    0.345828    6.388419 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.039793    0.000092    6.388511 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014044    0.033107    0.098075    6.486586 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.033153    0.001044    6.487631 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055229    0.197125    0.486077    6.973708 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.197623    0.008204    6.981912 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              6.981912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.563149    6.599561   library hold time
                                              6.599561   data required time
---------------------------------------------------------------------------------------------
                                              6.599561   data required time
                                             -6.981912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382351   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003093    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070083    0.000039    5.690039 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002582    0.037262    0.355239    6.045278 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.037262    0.000071    6.045349 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002150    0.035888    0.340458    6.385807 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.035888    0.000039    6.385846 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037903    0.061781    0.120118    6.505964 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.062494    0.005059    6.511023 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044870    0.165151    0.473650    6.984674 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.165459    0.005969    6.990643 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              6.990643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.571644    6.608057   library hold time
                                              6.608057   data required time
---------------------------------------------------------------------------------------------
                                              6.608057   data required time
                                             -6.990643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382586   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002914    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070076    0.000036    5.690036 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001751    0.034509    0.350493    6.040529 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.034509    0.000032    6.040560 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002760    0.037892    0.342941    6.383501 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037892    0.000075    6.383576 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035491    0.058732    0.118683    6.502260 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.059390    0.004723    6.506983 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046757    0.171035    0.476460    6.983443 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.171401    0.006592    6.990036 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              6.990036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.570075    6.606487   library hold time
                                              6.606487   data required time
---------------------------------------------------------------------------------------------
                                              6.606487   data required time
                                             -6.990036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383548   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003655    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070118    0.000056    5.690056 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034664    0.350756    6.040812 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034664    0.000032    6.040845 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002201    0.036071    0.339815    6.380660 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.036071    0.000040    6.380701 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018378    0.037725    0.102490    6.483190 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.037789    0.001264    6.484454 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056314    0.200215    0.490648    6.975101 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.200701    0.008190    6.983292 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              6.983292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.562336    6.598748   library hold time
                                              6.598748   data required time
---------------------------------------------------------------------------------------------
                                              6.598748   data required time
                                             -6.983292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384544   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003294    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070090    0.000043    5.690043 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003000    0.038875    0.357626    6.047669 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.038875    0.000087    6.047757 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002227    0.036177    0.341485    6.389242 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036177    0.000041    6.389283 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035716    0.059021    0.118331    6.507613 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.059619    0.004527    6.512141 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046958    0.171433    0.477475    6.989616 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.171760    0.006271    6.995887 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              6.995887   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.569980    6.606392   library hold time
                                              6.606392   data required time
---------------------------------------------------------------------------------------------
                                              6.606392   data required time
                                             -6.995887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389494   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002607    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070063    0.000030    5.690030 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002417    0.036819    0.354288    6.044318 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036819    0.000066    6.044384 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002412    0.036792    0.341792    6.386176 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.036792    0.000064    6.386240 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034489    0.057545    0.117069    6.503310 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.058245    0.004815    6.508125 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048739    0.177188    0.480308    6.988433 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.177617    0.007246    6.995678 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              6.995678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.568433    6.604846   library hold time
                                              6.604846   data required time
---------------------------------------------------------------------------------------------
                                              6.604846   data required time
                                             -6.995678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390833   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003589    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070114    0.000054    5.440054 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.035087    0.351425    5.791479 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035087    0.000050    5.791529 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.037482    0.342534    6.134063 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.037482    0.000071    6.134134 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.042927    0.051348    0.110962    6.245096 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.052963    0.006818    6.251914 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042239    0.155931    0.464918    6.716832 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.156113    0.004515    6.721348 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              6.721348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292950    6.329363   library hold time
                                              6.329363   data required time
---------------------------------------------------------------------------------------------
                                              6.329363   data required time
                                             -6.721348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391985   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003308    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070096    0.000046    5.690046 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001873    0.034950    0.351198    6.041244 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.034950    0.000050    6.041294 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002488    0.037003    0.341552    6.382845 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.037003    0.000065    6.382910 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017335    0.037852    0.101261    6.484171 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.037921    0.001361    6.485532 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058775    0.207986    0.495775    6.981308 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.208619    0.009483    6.990790 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              6.990790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.560244    6.596657   library hold time
                                              6.596657   data required time
---------------------------------------------------------------------------------------------
                                              6.596657   data required time
                                             -6.990790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394133   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003206    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070090    0.000043    5.690043 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001863    0.034911    0.351135    6.041178 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.034911    0.000049    6.041227 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002460    0.036923    0.341375    6.382602 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036923    0.000067    6.382668 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018019    0.037657    0.102127    6.484796 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.037730    0.001373    6.486168 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059068    0.209187    0.495759    6.981928 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.209860    0.009766    6.991694 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              6.991694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.559916    6.596329   library hold time
                                              6.596329   data required time
---------------------------------------------------------------------------------------------
                                              6.596329   data required time
                                             -6.991694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395366   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003789    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070112    0.000053    5.690053 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002947    0.038646    0.357338    6.047391 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.038646    0.000081    6.047472 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005491    0.047574    0.357216    6.404689 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.047574    0.000175    6.404864 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028761    0.050395    0.116107    6.520971 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.050944    0.003954    6.524926 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046249    0.169420    0.472177    6.997102 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.169814    0.006818    7.003920 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              7.003920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.570494    6.606906   library hold time
                                              6.606906   data required time
---------------------------------------------------------------------------------------------
                                              6.606906   data required time
                                             -7.003920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397014   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002796    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070069    0.000032    5.690032 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003850    0.042525    0.362235    6.052267 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.042525    0.000113    6.052380 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003472    0.041097    0.349899    6.402279 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.041097    0.000109    6.402388 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042701    0.068160    0.126485    6.528873 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.069044    0.005925    6.534798 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042534    0.156958    0.471469    7.006267 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.157175    0.004928    7.011195 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              7.011195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.573832    6.610245   library hold time
                                              6.610245   data required time
---------------------------------------------------------------------------------------------
                                              6.610245   data required time
                                             -7.011195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400950   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003019    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070081    0.000039    5.690039 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003514    0.041264    0.360558    6.050597 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.041264    0.000102    6.050699 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003774    0.042437    0.351055    6.401754 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.042437    0.000111    6.401865 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037249    0.060965    0.122054    6.523919 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.061680    0.005029    6.528948 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045752    0.167906    0.475203    7.004151 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.168242    0.006269    7.010420 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              7.010420   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.570909    6.607322   library hold time
                                              6.607322   data required time
---------------------------------------------------------------------------------------------
                                              6.607322   data required time
                                             -7.010420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403098   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003446    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070102    0.000048    5.440049 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.035160    0.351536    5.791584 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035160    0.000052    5.791636 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.039765    0.345565    6.137202 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.039765    0.000091    6.137292 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044762    0.052891    0.113014    6.250306 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.054517    0.006950    6.257256 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044614    0.163080    0.471101    6.728357 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.163267    0.004676    6.733033 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              6.733033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292968    6.329380   library hold time
                                              6.329380   data required time
---------------------------------------------------------------------------------------------
                                              6.329380   data required time
                                             -6.733033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403653   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003511    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070102    0.000048    5.690049 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002833    0.038160    0.356679    6.046727 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038160    0.000083    6.046811 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003981    0.042953    0.350792    6.397603 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.042953    0.000113    6.397716 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029031    0.039385    0.104986    6.502702 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.040231    0.004210    6.506911 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055301    0.197868    0.487544    6.994455 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.198522    0.009370    7.003825 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              7.003825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.562911    6.599323   library hold time
                                              6.599323   data required time
---------------------------------------------------------------------------------------------
                                              6.599323   data required time
                                             -7.003825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404502   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003001    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070073    0.000035    5.440035 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002804    0.038038    0.356502    5.796537 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038038    0.000082    5.796618 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002871    0.038355    0.344849    6.141467 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.038355    0.000079    6.141546 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042660    0.050991    0.111344    6.252891 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.052581    0.006737    6.259628 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044394    0.162442    0.469718    6.729346 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.162654    0.004961    6.734307 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              6.734307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292966    6.329379   library hold time
                                              6.329379   data required time
---------------------------------------------------------------------------------------------
                                              6.329379   data required time
                                             -6.734307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404929   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003137    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070087    0.000041    5.440042 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002016    0.035458    0.352009    5.792050 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035458    0.000053    5.792103 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002682    0.037571    0.342839    6.134942 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037571    0.000073    6.135015 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.052653    0.059569    0.117161    6.252176 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.061463    0.007979    6.260155 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043004    0.158283    0.469910    6.730066 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.158469    0.004591    6.734657 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              6.734657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292956    6.329368   library hold time
                                              6.329368   data required time
---------------------------------------------------------------------------------------------
                                              6.329368   data required time
                                             -6.734657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405289   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003019    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070081    0.000038    5.690038 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003476    0.041075    0.360339    6.050378 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.041075    0.000100    6.050478 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003711    0.042294    0.350727    6.401206 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.042294    0.000108    6.401314 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035009    0.058230    0.119569    6.520883 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.059023    0.005155    6.526037 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048737    0.177152    0.480695    7.006732 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.177556    0.007030    7.013762 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              7.013762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.568449    6.604862   library hold time
                                              6.604862   data required time
---------------------------------------------------------------------------------------------
                                              6.604862   data required time
                                             -7.013762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408900   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003626    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070095    0.000045    5.690045 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003220    0.039856    0.358884    6.048930 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.039856    0.000092    6.049022 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002671    0.037523    0.344368    6.393390 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037523    0.000070    6.393459 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020084    0.039747    0.104747    6.498207 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.039842    0.001583    6.499789 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059633    0.211307    0.496897    6.996686 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.212169    0.011058    7.007744 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              7.007744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.559306    6.595719   library hold time
                                              6.595719   data required time
---------------------------------------------------------------------------------------------
                                              6.595719   data required time
                                             -7.007744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412026   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003631    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070104    0.000049    5.440050 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001868    0.034931    0.351170    5.791220 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034931    0.000050    5.791270 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003314    0.040413    0.346255    6.137525 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040413    0.000096    6.137620 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.052327    0.059218    0.118333    6.255954 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.060714    0.007115    6.263069 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046155    0.167834    0.476703    6.739771 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.168069    0.005295    6.745066 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              6.745066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292979    6.329392   library hold time
                                              6.329392   data required time
---------------------------------------------------------------------------------------------
                                              6.329392   data required time
                                             -6.745066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.415674   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003919    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070130    0.000062    5.690062 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002406    0.036790    0.354250    6.044312 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036790    0.000065    6.044377 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002632    0.037418    0.343035    6.387412 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.037418    0.000072    6.387485 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.016148    0.029783    0.093710    6.481195 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.029838    0.001072    6.482267 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069431    0.241285    0.515915    6.998182 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.242277    0.012632    7.010813 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              7.010813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.551354    6.587766   library hold time
                                              6.587766   data required time
---------------------------------------------------------------------------------------------
                                              6.587766   data required time
                                             -7.010813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423047   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004561    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070133    0.000063    5.440063 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003511    0.041244    0.360552    5.800615 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.041244    0.000113    5.800728 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002921    0.038556    0.346298    6.147026 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.038556    0.000078    6.147104 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.056276    0.062791    0.119665    6.266769 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.065008    0.008849    6.275619 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045557    0.165995    0.477192    6.752810 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.166211    0.005065    6.757876 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              6.757876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292975    6.329387   library hold time
                                              6.329387   data required time
---------------------------------------------------------------------------------------------
                                              6.329387   data required time
                                             -6.757876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428489   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004143    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070144    0.000068    5.440069 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002532    0.037127    0.354975    5.795044 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.037127    0.000073    5.795116 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003344    0.040535    0.347218    6.142335 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.040535    0.000099    6.142434 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064549    0.067649    0.125385    6.267820 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.069959    0.009361    6.277181 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045407    0.165606    0.478595    6.755775 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.165818    0.005015    6.760791 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              6.760791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292974    6.329386   library hold time
                                              6.329386   data required time
---------------------------------------------------------------------------------------------
                                              6.329386   data required time
                                             -6.760791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431405   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003411    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070100    0.000048    5.690048 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002442    0.036886    0.354450    6.044497 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036886    0.000065    6.044563 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036699    0.341614    6.386177 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036699    0.000043    6.386220 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020456    0.032727    0.097585    6.483805 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.032964    0.001783    6.485588 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070292    0.245114    0.516263    7.001851 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.247034    0.016481    7.018332 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              7.018332   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.550097    6.586510   library hold time
                                              6.586510   data required time
---------------------------------------------------------------------------------------------
                                              6.586510   data required time
                                             -7.018332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431823   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003340    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070097    0.000046    5.440046 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002910    0.038486    0.357118    5.797165 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038486    0.000081    5.797246 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002977    0.038818    0.345617    6.142863 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038818    0.000084    6.142947 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.065783    0.066548    0.125482    6.268429 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.069142    0.009751    6.278180 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046562    0.169101    0.480877    6.759057 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.169356    0.005532    6.764589 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              6.764589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.292982    6.329395   library hold time
                                              6.329395   data required time
---------------------------------------------------------------------------------------------
                                              6.329395   data required time
                                             -6.764589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435194   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004001    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150123    0.000058    6.510058 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012136    0.053667    0.119612    6.629670 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.053676    0.000666    6.630336 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.101386    0.095287    0.172458    6.802794 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.096088    0.006699    6.809492 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              6.809492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.336923    6.373336   library hold time
                                              6.373336   data required time
---------------------------------------------------------------------------------------------
                                              6.373336   data required time
                                             -6.809492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436156   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002858    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070076    0.000036    5.440036 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001859    0.034897    0.351106    5.791142 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.034897    0.000050    5.791192 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003439    0.041032    0.346955    6.138147 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.041032    0.000103    6.138250 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019343    0.031958    0.098464    6.236714 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.032021    0.001348    6.238062 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.074915    0.253620    0.527676    6.765738 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.255335    0.015555    6.781293 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              6.781293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.293190    6.329602   library hold time
                                              6.329602   data required time
---------------------------------------------------------------------------------------------
                                              6.329602   data required time
                                             -6.781293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451691   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003232    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070090    0.000043    5.690043 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002344    0.036624    0.353886    6.043929 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.036624    0.000046    6.043975 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004831    0.045610    0.353741    6.397716 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.045610    0.000168    6.397884 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015691    0.029408    0.096369    6.494253 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.029467    0.001092    6.495345 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075067    0.253916    0.527416    7.022761 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.255709    0.015846    7.038607 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              7.038607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.547806    6.584218   library hold time
                                              6.584218   data required time
---------------------------------------------------------------------------------------------
                                              6.584218   data required time
                                             -7.038607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454389   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004242    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070147    0.000070    5.440070 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005651    0.047933    0.369703    5.809773 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.047933    0.000203    5.809976 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004072    0.042998    0.354697    6.164673 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.042998    0.000130    6.164803 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018346    0.032176    0.097874    6.262677 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.032295    0.001615    6.264292 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080989    0.272517    0.539628    6.803920 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.274684    0.018267    6.822186 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              6.822186   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.293237    6.329649   library hold time
                                              6.329649   data required time
---------------------------------------------------------------------------------------------
                                              6.329649   data required time
                                             -6.822186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492538   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003727    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090103    0.000049    6.300049 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003314    0.040395    0.367179    6.667227 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.040395    0.000103    6.667330 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018798    0.072758    0.124012    6.791342 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.072785    0.001269    6.792611 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.076315    0.114845    0.107337    6.899948 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.115091    0.004131    6.904079 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              6.904079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001374    5.760730 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.160052    5.920782 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.015630    5.936412 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.036412   clock uncertainty
                                  0.000000    6.036412   clock reconvergence pessimism
                                  0.293760    6.330172   library hold time
                                              6.330172   data required time
---------------------------------------------------------------------------------------------
                                              6.330172   data required time
                                             -6.904079   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573907   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.008753    4.830076 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.088727    4.918802 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000888    4.919691 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013867    0.061444    0.245102    5.164792 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.061447    0.000500    5.165292 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.076552    0.137535    5.302827 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.076817    0.003371    5.306198 v wbs_ack_o (out)
                                              5.306198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.306198   data arrival time
---------------------------------------------------------------------------------------------
                                              1.006198   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.029260    0.035993    1.836686    6.818202 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.035993    0.002918    6.821120 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.076688    0.126835    6.947955 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.077009    0.003737    6.951692 v wbs_dat_o[15] (out)
                                              6.951692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.951692   data arrival time
---------------------------------------------------------------------------------------------
                                              2.411692   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.037704    0.037905    1.839781    6.821298 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037905    0.004108    6.825406 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190937    0.076616    0.127668    6.953074 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.076922    0.003637    6.956710 v wbs_dat_o[14] (out)
                                              6.956710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.956710   data arrival time
---------------------------------------------------------------------------------------------
                                              2.416710   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.039431    0.038114    1.840307    6.821823 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.038114    0.004682    6.826505 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.076855    0.127670    6.954175 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.077201    0.003890    6.958066 v wbs_dat_o[13] (out)
                                              6.958066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.958066   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418065   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.044863    0.039453    1.842042    6.823559 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.039646    0.005969    6.829528 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.076291    0.128652    6.958180 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.076524    0.003144    6.961325 v wbs_dat_o[12] (out)
                                              6.961325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.961325   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421324   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047094    0.039859    1.842585    6.824102 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.040452    0.007070    6.831172 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191753    0.077197    0.128263    6.959435 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.077653    0.004491    6.963926 v wbs_dat_o[9] (out)
                                              6.963926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.963926   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050289    0.041376    1.843801    6.825317 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.041845    0.007024    6.832341 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.076686    0.129326    6.961668 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.076992    0.003642    6.965310 v wbs_dat_o[10] (out)
                                              6.965310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.965310   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425310   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051180    0.041258    1.843940    6.825457 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.042016    0.007736    6.833193 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191321    0.076809    0.129333    6.962527 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.077139    0.003792    6.966319 v wbs_dat_o[11] (out)
                                              6.966319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.966319   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426319   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056504    0.045991    1.843604    6.825121 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.047778    0.006964    6.832085 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190949    0.076641    0.131726    6.963810 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.076946    0.003637    6.967448 v wbs_dat_o[20] (out)
                                              6.967448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.967448   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427448   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056393    0.043695    1.845043    6.826560 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.045952    0.008162    6.834723 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191183    0.076796    0.130861    6.965583 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.077138    0.003861    6.969444 v wbs_dat_o[6] (out)
                                              6.969444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.969444   data arrival time
---------------------------------------------------------------------------------------------
                                              2.429444   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057138    0.043643    1.845468    6.826984 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.045741    0.008006    6.834991 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.077860    0.132781    6.967772 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.078115    0.003297    6.971069 v wbs_dat_o[8] (out)
                                              6.971069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.971069   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431069   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058373    0.044178    1.845680    6.827196 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.046791    0.007975    6.835171 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.077618    0.133221    6.968391 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.077842    0.003073    6.971465 v wbs_dat_o[7] (out)
                                              6.971465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.971465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431464   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063444    0.045003    1.846728    6.828245 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.050441    0.007856    6.836101 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.076331    0.133100    6.969201 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.076564    0.003145    6.972346 v wbs_dat_o[5] (out)
                                              6.972346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.972346   data arrival time
---------------------------------------------------------------------------------------------
                                              2.432346   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062856    0.045477    1.846806    6.828323 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.050005    0.008269    6.836592 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191037    0.076674    0.132661    6.969254 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.076980    0.003639    6.972892 v wbs_dat_o[4] (out)
                                              6.972892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.972892   data arrival time
---------------------------------------------------------------------------------------------
                                              2.432892   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067746    0.049376    1.851944    6.833461 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.049376    0.003926    6.837387 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191639    0.077092    0.132085    6.969471 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.077502    0.004248    6.973719 v wbs_dat_o[26] (out)
                                              6.973719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.973719   data arrival time
---------------------------------------------------------------------------------------------
                                              2.433719   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069778    0.050525    1.852495    6.834012 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.050525    0.004033    6.838045 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.076416    0.133044    6.971089 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.076670    0.003292    6.974382 v wbs_dat_o[21] (out)
                                              6.974382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.974382   data arrival time
---------------------------------------------------------------------------------------------
                                              2.434382   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058305    0.046531    1.844755    6.826272 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.053050    0.011829    6.838100 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191314    0.076855    0.133807    6.971908 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.077197    0.003864    6.975772 v wbs_dat_o[25] (out)
                                              6.975772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435772   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060595    0.043858    1.845112    6.826628 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.054958    0.012206    6.838834 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191131    0.076808    0.134522    6.973356 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.077155    0.003896    6.977252 v wbs_dat_o[17] (out)
                                              6.977252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.977252   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437252   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061411    0.047270    1.844706    6.826223 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.056198    0.013179    6.839402 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.076659    0.135185    6.974586 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.076964    0.003637    6.978223 v wbs_dat_o[22] (out)
                                              6.978223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.978223   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438223   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075617    0.052791    1.855081    6.836598 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.052791    0.004226    6.840825 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.076921    0.133530    6.974355 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.077300    0.004075    6.978430 v wbs_dat_o[0] (out)
                                              6.978430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.978430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438430   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075870    0.052904    1.854589    6.836106 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.052904    0.004959    6.841065 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190962    0.076691    0.133757    6.974822 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.077012    0.003736    6.978558 v wbs_dat_o[27] (out)
                                              6.978558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.978558   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438558   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065256    0.047200    1.846396    6.827913 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.057472    0.012354    6.840267 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.076676    0.135719    6.975986 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.076981    0.003638    6.979624 v wbs_dat_o[16] (out)
                                              6.979624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.979624   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439624   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063673    0.047886    1.845609    6.827126 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.057424    0.013663    6.840789 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.076533    0.135798    6.976587 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.076808    0.003441    6.980028 v wbs_dat_o[19] (out)
                                              6.980028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.980028   data arrival time
---------------------------------------------------------------------------------------------
                                              2.440028   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076981    0.053365    1.855203    6.836720 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.053365    0.005647    6.842367 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191077    0.076692    0.134055    6.976422 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.076997    0.003638    6.980060 v wbs_dat_o[3] (out)
                                              6.980060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.980060   data arrival time
---------------------------------------------------------------------------------------------
                                              2.440060   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077867    0.053746    1.855296    6.836813 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.053746    0.006000    6.842813 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190773    0.076593    0.134134    6.976948 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.076898    0.003634    6.980581 v wbs_dat_o[2] (out)
                                              6.980581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.980581   data arrival time
---------------------------------------------------------------------------------------------
                                              2.440581   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065655    0.047300    1.846311    6.827828 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.058148    0.013199    6.841027 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.076660    0.135985    6.977013 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.076965    0.003637    6.980649 v wbs_dat_o[18] (out)
                                              6.980649   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.980649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.440650   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063629    0.047798    1.845209    6.826726 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.057971    0.015429    6.842155 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191936    0.077279    0.135536    6.977692 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.077725    0.004448    6.982140 v wbs_dat_o[24] (out)
                                              6.982140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.982140   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442139   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063361    0.047752    1.845301    6.826818 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.056948    0.016523    6.843340 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191153    0.076810    0.135368    6.978708 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.077151    0.003862    6.982570 v wbs_dat_o[29] (out)
                                              6.982570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.982570   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442570   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.083450    0.056276    1.857876    6.839392 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.056276    0.004729    6.844121 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.077607    0.137097    6.981218 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.077831    0.003072    6.984290 v wbs_dat_o[1] (out)
                                              6.984290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.984290   data arrival time
---------------------------------------------------------------------------------------------
                                              2.444290   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068922    0.049035    1.846138    6.827655 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.062434    0.017708    6.845363 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.076346    0.138022    6.983384 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.076535    0.003145    6.986529 v wbs_dat_o[23] (out)
                                              6.986529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.986529   data arrival time
---------------------------------------------------------------------------------------------
                                              2.446529   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068418    0.048916    1.846107    6.827624 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.061750    0.017731    6.845355 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191221    0.076942    0.137142    6.982497 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.077332    0.004140    6.986637 v wbs_dat_o[28] (out)
                                              6.986637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.986637   data arrival time
---------------------------------------------------------------------------------------------
                                              2.446637   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072945    0.049668    1.846166    6.827682 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.067154    0.020269    6.847951 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.076762    0.139517    6.987469 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.077103    0.003855    6.991324 v wbs_dat_o[31] (out)
                                              6.991324   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.991324   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451324   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068718    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.010418    4.660418 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.160905    4.821323 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.076919    0.001243    4.822566 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.114785    0.144809    4.967375 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.117907    0.014142    4.981517 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076961    0.050220    1.846081    6.827597 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.072011    0.021962    6.849559 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191278    0.076929    0.141482    6.991040 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.077293    0.003997    6.995037 v wbs_dat_o[30] (out)
                                              6.995037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.995037   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455037   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002657    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000061    0.000028   17.150028 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008242    0.037897    0.058908   17.208935 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.037901    0.000377   17.209312 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004694    0.023230    0.033292   17.242605 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023230    0.000062   17.242666 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.242666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068718    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631932    0.011514    5.581514 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068087    0.076873    0.177842    5.759356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.078728    0.009674    5.769031 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013996    0.027804    0.098066    5.867097 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.027808    0.000981    5.868079 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.968079   clock uncertainty
                                  0.000000    5.968079   clock reconvergence pessimism
                                  0.194670    6.162749   library removal time
                                              6.162749   data required time
---------------------------------------------------------------------------------------------
                                              6.162749   data required time
                                            -17.242666   data arrival time
---------------------------------------------------------------------------------------------
                                             11.079918   slack (MET)



