{
  "PL_TARGET_DENSITY_PCT": 85,
  "CLOCK_PERIOD": 25,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,
  "CLOCK_PORT": "clk",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,
  "FP_SIZING": "absolute",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,
  "FP_PDN_VPITCH": 38.87,
  "RUN_CTS": 1,
  "FP_PDN_MULTILAYER": 0,
  "RT_MAX_LAYER": "met4",
  "MAGIC_DEF_LABELS": 0,
  "MAGIC_WRITE_LEF_PINONLY": 1,
  "DESIGN_NAME": "analog_control_wrapper",
  "VERILOG_FILES": [
    "dir::verilog/rtl/core_design.v",
    "dir::verilog/rtl/analog_control_wrapper.v"
  ],
  "DIE_AREA": "0 0 315 205",
  "FP_DEF_TEMPLATE": "dir::def/digital_block_pins_template.def",
  "FP_OBSTRUCTIONS": [[
    0, 0,
    160, 35.4
  ]],
  "ROUTING_OBSTRUCTIONS": [
    "met1 0 0 160 35.4",
    "met2 0 0 160 35.4",
    "met3 0 0 160 35.4",
    "met4 0 0 160 35.4"
  ],
  "PDN_OBSTRUCTIONS": [
    "met4 0 0 160 35.4"
  ],

  "//DECAP_CELL": "sky130_fd_sc_hd__decap_1",
  "DECAP_CELL": "sky130_fd_sc_hd__fill_*",
  "RSZ_DONT_TOUCH_RX": "^[RGB]\\[[0-9]+\\]$",

  "////FP_PIN_ORDER_CFG": "dir::openlane/pin_order.cfg"
}
