# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../STG/Code/FSM.v" \
"../../../../../STG/testbench/FSM_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
