#-----------------------------------------------------------
# xsim v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sat Nov  2 16:20:07 2024
# Process ID: 27685
# Current directory: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/fir_filter/sim_functional
# Command line: xsim -mode tcl -source {xsim.dir/my_tb_snap/xsim_script.tcl}
# Log file: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/fir_filter/sim_functional/xsim.log
# Journal file: /home/bcheng/workspace/dev/place-and-route/hdl/verilog/fir_filter/sim_functional/xsim.jou
# Running On: bcheng-HP, OS: Linux, CPU Frequency: 4518.563 MHz, CPU Physical cores: 4, Host memory: 16397 MB
#-----------------------------------------------------------
source xsim.dir/my_tb_snap/xsim_script.tcl
# xsim {my_tb_snap} -autoloadwcfg -tclbatch {xsim_cfg.tcl}
Time resolution is 1 ps
source xsim_cfg.tcl
## log_wave -recursive *
## run all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_top_level.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_top_level/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_388  Scope: tb_top_level.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: /home/bcheng/workspace/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (10560), READ_DATA_WIDTH_A (24), and ADDR_WIDTH_A (24) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. tb_top_level.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_top_level/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_388  Scope: tb_top_level.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: /home/bcheng/workspace/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549

Total number of errors:           0

$finish called at time : 2200 us : File "/home/bcheng/workspace/dev/place-and-route/hdl/verilog/fir_filter/verif/tb_top_level.sv" Line 129
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1259.465 ; gain = 8.004 ; free physical = 7662 ; free virtual = 28605
## exit
INFO: xsimkernel Simulation Memory Usage: 106784 KB (Peak: 163860 KB), Simulation CPU Usage: 35000 ms
INFO: [Common 17-206] Exiting xsim at Sat Nov  2 16:20:45 2024...
