#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 29 08:57:40 2024
# Process ID: 23534
# Current directory: /home/abdul_waheed/Music/rv32_for_fyp/project_1/project_1.runs/synth_1
# Command line: vivado -log soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc.tcl
# Log file: /home/abdul_waheed/Music/rv32_for_fyp/project_1/project_1.runs/synth_1/soc.vds
# Journal file: /home/abdul_waheed/Music/rv32_for_fyp/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source soc.tcl -notrace
Command: synth_design -top soc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23553 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:01 . Memory (MB): peak = 1275.516 ; gain = 87.898 ; free physical = 3589 ; free virtual = 10093
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc' [/home/abdul_waheed/Music/rv32_for_fyp/soc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tff' [/home/abdul_waheed/Music/rv32_for_fyp/tff.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tff' (1#1) [/home/abdul_waheed/Music/rv32_for_fyp/tff.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/abdul_waheed/Music/rv32_for_fyp/top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'main_csr_pipe' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/main_csr_pipe.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mux_2x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mux_2x1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mux_4x1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (3#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mux_4x1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/adder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'flip_flop' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/flip_flop.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'flip_flop' (5#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/flip_flop.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC_flip' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/PC_flip.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_flip' (6#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/PC_flip.sv:1]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/inst_mem.sv:1]
INFO: [Synth 8-3876] $readmem data file 'ICACHE.mem' is read successfully [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/inst_mem.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (7#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/inst_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/extend.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/extend.sv:1]
INFO: [Synth 8-6157] synthesizing module 'branch_con' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/branch_con.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_con' (9#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/branch_con.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (10#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mem_unit' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:1]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:45]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:81]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:43]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:166]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:174]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:181]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:190]
WARNING: [Synth 8-87] always_comb on 'data_from_reg_mem_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:23]
WARNING: [Synth 8-3848] Net data_to_uart in module/entity mem_unit does not have driver. [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mem_unit' (12#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:1]
WARNING: [Synth 8-350] instance 'LOAD_STORE' of module 'mem_unit' requires 17 connections, but only 12 given [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/main_csr_pipe.sv:306]
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:1]
INFO: [Synth 8-226] default block is never used [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:89]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:174]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (13#1) [/home/abdul_waheed/Music/rv32_for_fyp/Controller/CPU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'x7segb8' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/x7segb8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7segb8' (14#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/x7segb8.sv:1]
WARNING: [Synth 8-350] instance 'led_display_on_hardware' of module 'x7segb8' requires 6 connections, but only 5 given [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/main_csr_pipe.sv:338]
INFO: [Synth 8-6157] synthesizing module 'cva6_csr_unit' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:61]
WARNING: [Synth 8-87] always_comb on 'data_out_to_reg_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:19]
WARNING: [Synth 8-87] always_comb on 'csr_mip_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:49]
WARNING: [Synth 8-87] always_comb on 'csr_mcause_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:51]
WARNING: [Synth 8-87] always_comb on 'csr_mie_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:52]
WARNING: [Synth 8-87] always_comb on 'csr_mtvec_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:54]
WARNING: [Synth 8-87] always_comb on 'csr_mstatus_reg' did not result in combinational logic [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'cva6_csr_unit' (15#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:2]
INFO: [Synth 8-6157] synthesizing module 'flip_CU' [/home/abdul_waheed/Music/rv32_for_fyp/Controller/flip_CU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'flip_CU' (16#1) [/home/abdul_waheed/Music/rv32_for_fyp/Controller/flip_CU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/hazard_unit.sv:1]
	Parameter NORMAL bound to: 1'b0 
	Parameter STALLED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (17#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/hazard_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'main_csr_pipe' (18#1) [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/main_csr_pipe.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory.sv:3]
	Parameter NUM_RAMS bound to: 16 - type: integer 
	Parameter A_WID bound to: 9 - type: integer 
	Parameter D_WID bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory.sv:92]
INFO: [Synth 8-5859] Recognized 3D RAM port_a_ops[0].mem_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'memory' (19#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gemm' [/home/abdul_waheed/Music/rv32_for_fyp/gemm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'gemm_datapath' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup_reverse' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic_setup_reverse.sv:2]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen' (20#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized0' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized0' (20#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized1' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized1' (20#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup_reverse' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic_setup_reverse.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized2' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized2' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized3' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized3' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized4' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized4' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized5' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized5' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized6' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized6' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized7' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized7' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized8' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized8' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized9' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized9' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized10' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized10' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized11' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized11' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized12' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized12' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized13' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized13' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized14' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized14' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized15' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized15' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized16' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized16' (21#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'systolic_setup__parameterized0' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic_setup.sv:2]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized17' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized17' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized18' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized18' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized19' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized19' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized20' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized20' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized21' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized21' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized22' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized22' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized23' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized23' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized24' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized24' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized25' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized25' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized26' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized26' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized27' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized27' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized28' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized28' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized29' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized29' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized30' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized30' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized31' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized31' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'systolic_setup__parameterized0' (22#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic_setup.sv:2]
INFO: [Synth 8-6157] synthesizing module 'super_sys' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'muxes' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes' (23#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized0' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized0' (23#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxes__parameterized1' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/muxes.sv:1]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxes__parameterized1' (23#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/muxes.sv:1]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/mac.sv:2]
	Parameter A_BITWIDTH bound to: 8 - type: integer 
	Parameter W_BITWIDTH bound to: 8 - type: integer 
	Parameter P_BITWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (24#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/mac.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (25#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/systolic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'super_sys' (26#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/super_sys.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized32' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized32' (26#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized33' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized33' (26#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_gen__parameterized34' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
	Parameter Number bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_gen__parameterized34' (26#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'acum_buffer' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer' (27#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'acum_buffer' (28#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/acum_buffer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (29#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/accumulator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm_datapath' (30#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_datapath.sv:2]
INFO: [Synth 8-6157] synthesizing module 'gemm_decoder' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gemm_decoder' (31#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'buffer_accum_ctrl' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/buffer_accum_ctrl.sv:2]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter USED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'buffer_accum_ctrl' (32#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/buffer_accum_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Load_Ex_controller' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/Load_Ex_controller.sv:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PREFETCH bound to: 3'b001 
	Parameter COMPUTE bound to: 3'b010 
	Parameter STORE bound to: 3'b011 
	Parameter CHECK_NEXT bound to: 3'b100 
	Parameter FW bound to: 0 - type: integer 
	Parameter VW bound to: 1 - type: integer 
	Parameter HW bound to: 2 - type: integer 
	Parameter IW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/Load_Ex_controller.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'Load_Ex_controller' (33#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/Load_Ex_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'store_controller' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/Store_Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE0 bound to: 3'b001 
	Parameter STORE1 bound to: 3'b010 
	Parameter STORE2 bound to: 3'b011 
	Parameter STORE3 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/Store_Controller.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'store_controller' (34#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Controller/Store_Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6157] synthesizing module 'buffer__parameterized0' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/buffer.sv:2]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer__parameterized0' (34#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Utilities/buffer.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory_mapped.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (35#1) [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/memory_mapped.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gemm' (36#1) [/home/abdul_waheed/Music/rv32_for_fyp/gemm.sv:5]
WARNING: [Synth 8-3848] Net interupt in module/entity top does not have driver. [/home/abdul_waheed/Music/rv32_for_fyp/top.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'top' (37#1) [/home/abdul_waheed/Music/rv32_for_fyp/top.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'soc' (38#1) [/home/abdul_waheed/Music/rv32_for_fyp/soc.sv:1]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[4]
WARNING: [Synth 8-3331] design store_controller has unconnected port nsize[3]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[31]
WARNING: [Synth 8-3331] design store_controller has unconnected port tile_B_stride[30]
WARNING: [Synth 8-3331] design gemm_decoder has unconnected port clk
WARNING: [Synth 8-3331] design systolic_setup_reverse has unconnected port rst
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port system_bus_addr[13]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[31]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[30]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[29]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[28]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[27]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[26]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[25]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[24]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[23]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[22]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[21]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[20]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[19]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[18]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[17]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[16]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[15]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[14]
WARNING: [Synth 8-3331] design memory has unconnected port interface_addr[13]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port valid
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[31]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[30]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[29]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[28]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[27]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[26]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[25]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[14]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[13]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[12]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[11]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[10]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[9]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[8]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[7]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[6]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[5]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[4]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[3]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[2]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[1]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_exec[0]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[31]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[30]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[29]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[28]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[27]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[26]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[25]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[24]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[23]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[22]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[21]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[20]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[19]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[18]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[17]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[16]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[15]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[14]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[13]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[12]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[6]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[5]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[4]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[3]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[2]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[1]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port inst_mem[0]
WARNING: [Synth 8-3331] design cva6_csr_unit has unconnected port csr_address[31]
WARNING: [Synth 8-3331] design cva6_csr_unit has unconnected port csr_address[30]
WARNING: [Synth 8-3331] design cva6_csr_unit has unconnected port csr_address[29]
WARNING: [Synth 8-3331] design cva6_csr_unit has unconnected port csr_address[28]
WARNING: [Synth 8-3331] design cva6_csr_unit has unconnected port csr_address[27]
WARNING: [Synth 8-3331] design cva6_csr_unit has unconnected port csr_address[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.281 ; gain = 236.664 ; free physical = 3564 ; free virtual = 10071
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin UUT:interupt to constant 0 [/home/abdul_waheed/Music/rv32_for_fyp/top.sv:29]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.281 ; gain = 236.664 ; free physical = 3574 ; free virtual = 10081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.281 ; gain = 236.664 ; free physical = 3574 ; free virtual = 10081
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1774.039 ; gain = 0.000 ; free physical = 3224 ; free virtual = 9730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1775.039 ; gain = 587.422 ; free physical = 3381 ; free virtual = 9886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1775.039 ; gain = 587.422 ; free physical = 3381 ; free virtual = 9886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1775.039 ; gain = 587.422 ; free physical = 3381 ; free virtual = 9886
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rst_trigger" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_mem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/ALU.sv:23]
INFO: [Synth 8-5544] ROM "mem_read" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_jump_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_mux_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sign_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_bck_mux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sign_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sign_extend" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "func3_to_mem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_return" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ALU_CON" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_CON" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALU_CON2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr_mcause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'Load_Ex_controller'
INFO: [Synth 8-5544] ROM "wfetch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "if_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'store_controller'
INFO: [Synth 8-5545] ROM "tile_A_addr_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tile_dimension_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tile_B_addr_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tile_C_addr_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tile_A_stride_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tile_B_stride_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GEMM_control_wr_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'data_from_reg_mem_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/mem_unit.sv:23]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_to_reg_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:19]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mtvec_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mcause_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mie_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mip_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'csr_mstatus_reg' [/home/abdul_waheed/Music/rv32_for_fyp/Datapath/cva6_csr_unit.sv:56]
INFO: [Synth 8-3971] The signal genblk7[15].mem_reg[15][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[14].mem_reg[14][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[13].mem_reg[13][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[12].mem_reg[12][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[11].mem_reg[11][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[10].mem_reg[10][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[9].mem_reg[9][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[8].mem_reg[8][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[7].mem_reg[7][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[6].mem_reg[6][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[5].mem_reg[5][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[4].mem_reg[4][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[3].mem_reg[3][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[2].mem_reg[2][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[1].mem_reg[1][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal genblk7[0].mem_reg[0][0] was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                PREFETCH |                              001 |                              001
                 COMPUTE |                              010 |                              010
              CHECK_NEXT |                              011 |                              100
                   STORE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Load_Ex_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                  STORE0 |                            00010 |                              001
                  STORE1 |                            00100 |                              010
                  STORE2 |                            01000 |                              011
                  STORE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'store_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1775.039 ; gain = 587.422 ; free physical = 3378 ; free virtual = 9887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |acum_buffer        |           4|      8713|
|2     |gemm_datapath__GC0 |           1|      8563|
|3     |gemm__GC0          |           1|      4784|
|4     |top__GC0           |           1|     18509|
|5     |tff                |           1|        34|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 26    
	   3 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 29    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 128   
	               32 Bit    Registers := 63    
	               24 Bit    Registers := 24    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1040  
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 870   
+---RAMs : 
	               4K Bit         RAMs := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 68    
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 41    
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 32    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 241   
	   5 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 16    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 16    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module acum_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module pipeline_gen__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pipeline_gen__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module pipeline_gen__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module pipeline_gen__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module pipeline_gen__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module pipeline_gen__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module pipeline_gen__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
Module pipeline_gen__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module pipeline_gen__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
Module pipeline_gen__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module pipeline_gen__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module pipeline_gen__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module pipeline_gen__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
Module pipeline_gen__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
Module pipeline_gen__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
Module pipeline_gen__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_gen__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pipeline_gen__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pipeline_gen__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module pipeline_gen__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module pipeline_gen__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module pipeline_gen__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module pipeline_gen__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module pipeline_gen__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module pipeline_gen__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module pipeline_gen__parameterized27__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module pipeline_gen__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module pipeline_gen__parameterized29__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module pipeline_gen__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module pipeline_gen__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module pipeline_gen__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pipeline_gen__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module pipeline_gen__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module pipeline_gen__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module pipeline_gen__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module pipeline_gen__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module pipeline_gen__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
Module pipeline_gen__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
Module pipeline_gen__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
Module pipeline_gen__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module pipeline_gen__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module pipeline_gen__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module pipeline_gen__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
Module pipeline_gen__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
Module pipeline_gen__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
Module pipeline_gen__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_gen__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pipeline_gen__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pipeline_gen__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module pipeline_gen__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module pipeline_gen__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module pipeline_gen__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module pipeline_gen__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module pipeline_gen__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module pipeline_gen__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module pipeline_gen__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module pipeline_gen__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module pipeline_gen__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module pipeline_gen__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module pipeline_gen__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module muxes__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module muxes__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module muxes__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module muxes__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module muxes__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
Module muxes__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
Module muxes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module muxes__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__254 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module pipeline_gen__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module pipeline_gen__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module pipeline_gen__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module pipeline_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module pipeline_gen 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipeline_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module pipeline_gen__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module gemm_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 67    
Module gemm_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module buffer_accum_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Load_Ex_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 11    
Module store_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 15    
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memory_mapped 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 7     
Module gemm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
Module mux_2x1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_4x1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_2x1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_2x1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flip_flop__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_flip 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module branch_con 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mem_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
Module x7segb8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cva6_csr_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module flip_CU 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module hazard_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 30    
	   2 Input      4 Bit       Adders := 28    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 14    
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "accumulator/fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_instance/fifo_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tile_A_addr_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tile_dimension_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tile_B_addr_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tile_C_addr_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tile_A_stride_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tile_B_stride_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEMM_control_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' into 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' into 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' into 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' into 'weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' into 'weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' into 'weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[11].internal_reg[11][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[12].internal_reg[12][0:0]' into 'weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[12].internal_reg[12][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' into 'weight_valid_setup/genblk1[1].pipeline_gen_instance/genblk1[0].internal_reg[0][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' into 'weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[1].internal_reg[1][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' into 'weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' into 'weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' into 'weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' into 'weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' into 'weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' into 'weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Synth 8-4471] merging register 'weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' into 'weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0:0]' [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[2].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[3].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[4].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[5].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[6].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[7].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[8].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[9].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[10].pipeline_gen_instance/genblk1[8].internal_reg[8] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[8].internal_reg[8] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[11].pipeline_gen_instance/genblk1[9].internal_reg[9] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[8].internal_reg[8] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[9].internal_reg[9] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[12].pipeline_gen_instance/genblk1[10].internal_reg[10] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[8].internal_reg[8] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[9].internal_reg[9] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[10].internal_reg[10] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[13].pipeline_gen_instance/genblk1[11].internal_reg[11] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[8].internal_reg[8] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[9].internal_reg[9] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[10].internal_reg[10] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[11].internal_reg[11] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[14].pipeline_gen_instance/genblk1[12].internal_reg[12] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[0].internal_reg[0] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:15]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[1].internal_reg[1] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[2].internal_reg[2] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[3].internal_reg[3] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[4].internal_reg[4] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[5].internal_reg[5] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[6].internal_reg[6] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[7].internal_reg[7] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
WARNING: [Synth 8-6014] Unused sequential element weight_valid_setup/genblk1[15].pipeline_gen_instance/genblk1[8].internal_reg[8] was removed.  [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/pipeline_gen.sv:19]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
INFO: [Synth 8-5546] ROM "reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_CON" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal port_a_ops[15].mem_reg[15][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[14].mem_reg[14][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[13].mem_reg[13][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[12].mem_reg[12][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[11].mem_reg[11][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[10].mem_reg[10][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[9].mem_reg[9][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[8].mem_reg[8][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[7].mem_reg[7][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[6].mem_reg[6][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[5].mem_reg[5][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[4].mem_reg[4][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[3].mem_reg[3][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[2].mem_reg[2][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[1].mem_reg[1][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal port_a_ops[0].mem_reg[0][0] was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (divider_1/rst_trigger_reg)
WARNING: [Synth 8-3332] Sequential element (rst_trigger_reg) is unused and will be removed from module tff.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[4].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[0].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[4].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[0].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[4].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[5].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[0].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[1].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[4].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[5].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[0].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[1].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[5].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[6].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[1].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[2].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[5].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[6].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[1].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[2].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[6].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[2].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[6].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[2].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[3].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[0].genblk1[7].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[3].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[0].genblk1[7].mac_instance/P_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[3].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core0/genblk1[1].genblk1[7].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[3].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[18]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[19]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[20]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[21]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[22]' (FDRE) to 'datapath_instancei_0/super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_instancei_0/\super_sys_instance/core1/genblk1[1].genblk1[7].mac_instance/P_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'top_instancei_2/UUT/control_unit_flip/csr_reg_wr_flip_reg' (FDRE) to 'top_instancei_2/UUT/control_unit_flip/csr_reg_rd_flip_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_instancei_2/UUT/csr_and_intrupts/\csr_mip_ff_reg[11] )
INFO: [Synth 8-3886] merging instance 'top_instancei_2/memory_instance/system_bus_addr_ppl_reg[0]' (FD) to 'top_instancei_2/memory_instance/system_bus_addr_ppl_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_instancei_2/memory_instance/\system_bus_addr_ppl_reg[1] )
WARNING: [Synth 8-3332] Sequential element (csr_mip_ff_reg[11]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[31]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[30]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[29]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[28]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[27]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[26]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[25]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[24]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[23]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[22]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[21]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[20]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[19]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[18]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[17]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[16]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[15]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[14]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[13]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[12]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[11]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[10]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[9]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[8]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[7]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[6]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[5]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[4]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[3]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[2]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[1]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (csr_mepc_ff_reg[0]) is unused and will be removed from module cva6_csr_unit.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[31]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[30]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[29]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[28]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[27]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[26]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[25]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[24]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[23]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[22]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[21]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[20]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[19]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[18]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[17]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[16]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[15]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[14]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[13]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[12]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[6]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[5]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[4]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[3]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[2]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[1]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (rd_flip/data_out_reg[0]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[31]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[30]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[29]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[28]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[27]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[26]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[25]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[24]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[23]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[22]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[21]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[20]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[19]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[18]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[17]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[16]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[15]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[14]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[13]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (csr_address_from_extend/data_out_reg[12]) is unused and will be removed from module main_csr_pipe.
WARNING: [Synth 8-3332] Sequential element (system_bus_addr_ppl_reg[1]) is unused and will be removed from module memory.
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][0]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][1]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][2]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][6]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][7]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][3]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][4]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][5]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[0].internal_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][0]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][1]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][2]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][6]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][7]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][3]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][4]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][5]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[0].internal_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0][0]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'datapath_instancei_0/weight_data_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0][1]' (FD) to 'datapath_instancei_0/input_data_setup/genblk1[14].pipeline_gen_instance/genblk1[0].internal_reg[0][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_instancei_2/\gemm_conf_read_ppl_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1810.438 ; gain = 622.820 ; free physical = 3207 ; free virtual = 9742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|inst_mem    | p_0_out    | 256x32        | LUT            | 
|inst_mem    | p_0_out    | 256x32        | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory:     | genblk7[15].mem_reg[15][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[14].mem_reg[14][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[13].mem_reg[13][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[12].mem_reg[12][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[11].mem_reg[11][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[10].mem_reg[10][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[9].mem_reg[9][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[8].mem_reg[8][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[7].mem_reg[7][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[6].mem_reg[6][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[5].mem_reg[5][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[4].mem_reg[4][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[3].mem_reg[3][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[2].mem_reg[2][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[1].mem_reg[1][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[0].mem_reg[0][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_3/genblk7[15].mem_reg[15][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_3/genblk7[15].mem_reg[15][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_10/genblk7[14].mem_reg[14][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_10/genblk7[14].mem_reg[14][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_17/genblk7[13].mem_reg[13][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_17/genblk7[13].mem_reg[13][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_24/genblk7[12].mem_reg[12][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_24/genblk7[12].mem_reg[12][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_31/genblk7[11].mem_reg[11][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_31/genblk7[11].mem_reg[11][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_38/genblk7[10].mem_reg[10][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_38/genblk7[10].mem_reg[10][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_45/genblk7[9].mem_reg[9][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_45/genblk7[9].mem_reg[9][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_52/genblk7[8].mem_reg[8][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_52/genblk7[8].mem_reg[8][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_57/genblk7[7].mem_reg[7][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_57/genblk7[7].mem_reg[7][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_64/genblk7[6].mem_reg[6][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_64/genblk7[6].mem_reg[6][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_71/genblk7[5].mem_reg[5][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_71/genblk7[5].mem_reg[5][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_78/genblk7[4].mem_reg[4][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_78/genblk7[4].mem_reg[4][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_85/genblk7[3].mem_reg[3][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_85/genblk7[3].mem_reg[3][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_92/genblk7[2].mem_reg[2][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_92/genblk7[2].mem_reg[2][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_99/genblk7[1].mem_reg[1][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_99/genblk7[1].mem_reg[1][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_104/genblk7[0].mem_reg[0][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instancei_2/memory_instance/i_104/genblk7[0].mem_reg[0][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |acum_buffer        |           4|      8383|
|2     |gemm_datapath__GC0 |           1|     98773|
|3     |gemm__GC0          |           1|      2306|
|4     |top__GC0           |           1|     11456|
|5     |tff                |           1|         7|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1810.438 ; gain = 622.820 ; free physical = 3092 ; free virtual = 9626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1820.438 ; gain = 632.820 ; free physical = 3067 ; free virtual = 9601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory:     | genblk7[15].mem_reg[15][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[14].mem_reg[14][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[13].mem_reg[13][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[12].mem_reg[12][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[11].mem_reg[11][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[10].mem_reg[10][0] | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[9].mem_reg[9][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[8].mem_reg[8][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[7].mem_reg[7][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[6].mem_reg[6][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[5].mem_reg[5][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[4].mem_reg[4][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[3].mem_reg[3][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[2].mem_reg[2][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[1].mem_reg[1][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|memory:     | genblk7[0].mem_reg[0][0]   | 512 x 8(READ_FIRST)    | W | R | 512 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |acum_buffer        |           4|      8383|
|2     |gemm_datapath__GC0 |           1|     98773|
|3     |gemm__GC0          |           1|      2306|
|4     |top__GC0           |           1|     11456|
|5     |tff                |           1|         7|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_instance/UUT/register_file/reg_mem_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][31]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][30]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][29]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][28]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][27]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][26]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][25]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][24]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][23]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][22]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][21]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][20]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][19]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][18]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][17]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][16]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][15]) is unused and will be removed from module soc.
WARNING: [Synth 8-3332] Sequential element (top_instance/UUT/register_file/reg_mem_reg[0][14]) is unused and will be removed from module soc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[15].mem_reg[15][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[15].mem_reg[15][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[14].mem_reg[14][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[14].mem_reg[14][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[13].mem_reg[13][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[13].mem_reg[13][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[12].mem_reg[12][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[12].mem_reg[12][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[11].mem_reg[11][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[11].mem_reg[11][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[10].mem_reg[10][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[10].mem_reg[10][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[9].mem_reg[9][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[9].mem_reg[9][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[8].mem_reg[8][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[8].mem_reg[8][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[7].mem_reg[7][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[7].mem_reg[7][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[6].mem_reg[6][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[6].mem_reg[6][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[5].mem_reg[5][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[5].mem_reg[5][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[4].mem_reg[4][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[4].mem_reg[4][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[3].mem_reg[3][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[3].mem_reg[3][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[2].mem_reg[2][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[2].mem_reg[2][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[1].mem_reg[1][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[1].mem_reg[1][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[0].mem_reg[0][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_instance/memory_instance/genblk7[0].mem_reg[0][0] (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3047 ; free virtual = 9578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3040 ; free virtual = 9571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3053 ; free virtual = 9584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3088 ; free virtual = 9638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3135 ; free virtual = 9634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3119 ; free virtual = 9620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3116 ; free virtual = 9616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|soc         | top_instance/gemm_instance/datapath_instance/genblk2[3].valid_Psum_reg[3]                                                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/genblk5[5].all_store_reg[5]                                                                   | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/pipeline_gen_instance/genblk1[6].internal_reg[6]                                              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/pipeline_gen_instance2/genblk1[10].internal_reg[10]                                           | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/pipeline_gen_instance3/genblk1[14].internal_reg[14]                                           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/genblk1[0].of_data_setup_inst/genblk1[0].pipeline_gen_instance/genblk1[2].internal_reg[2][23] | 3      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[12].pipeline_gen_instance/genblk1[11].internal_reg[11][0]            | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[8].pipeline_gen_instance/genblk1[7].internal_reg[7][0]               | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[4].pipeline_gen_instance/genblk1[3].internal_reg[3][0]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[13].pipeline_gen_instance/genblk1[12].internal_reg[12][0]            | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[9].pipeline_gen_instance/genblk1[8].internal_reg[8][0]               | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[5].pipeline_gen_instance/genblk1[4].internal_reg[4][0]               | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[14].pipeline_gen_instance/genblk1[13].internal_reg[13][0]            | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[10].pipeline_gen_instance/genblk1[9].internal_reg[9][0]              | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[6].pipeline_gen_instance/genblk1[5].internal_reg[5][0]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[3].pipeline_gen_instance/genblk1[2].internal_reg[2][0]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[7].pipeline_gen_instance/genblk1[6].internal_reg[6][0]               | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[11].pipeline_gen_instance/genblk1[10].internal_reg[10][0]            | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|soc         | top_instance/gemm_instance/datapath_instance/input_data_setup/genblk1[15].pipeline_gen_instance/genblk1[14].internal_reg[14][0]            | 15     | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     8|
|2     |CARRY4   |  4171|
|3     |DSP48E1  |     4|
|4     |LUT1     |    43|
|5     |LUT2     | 10243|
|6     |LUT3     |  1818|
|7     |LUT4     |  5962|
|8     |LUT5     |  1825|
|9     |LUT6     | 16107|
|10    |MUXF7    |  2256|
|11    |MUXF8    |   660|
|12    |RAMB18E1 |    16|
|13    |SRL16E   |   213|
|14    |FDCE     |     3|
|15    |FDRE     | 28763|
|16    |FDSE     |     1|
|17    |LD       |    63|
|18    |LDC      |   159|
|19    |LDCP     |     1|
|20    |IBUF     |     2|
|21    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------+----------------------------------+------+
|      |Instance                                         |Module                            |Cells |
+------+-------------------------------------------------+----------------------------------+------+
|1     |top                                              |                                  | 72333|
|2     |  divider_1                                      |tff                               |     6|
|3     |  top_instance                                   |top                               | 71327|
|4     |    UUT                                          |main_csr_pipe                     |  4253|
|5     |      JUMP_ADDER                                 |adder                             |     9|
|6     |      PC_ADDER                                   |adder_303                         |     9|
|7     |      calculator                                 |ALU                               |    63|
|8     |      ALU_MUX_1                                  |mux_2x1                           |    88|
|9     |      ALU_MUX_2                                  |mux_2x1_302                       |    36|
|10    |      IMMEDIATE_CREATE                           |extend                            |    42|
|11    |      LOAD_STORE                                 |mem_unit                          |    32|
|12    |      WRITE_BACK_MUX                             |mux_4x1                           |    32|
|13    |      Write_data_for_csr                         |flip_flop                         |    41|
|14    |      alu_flip                                   |flip_flop_304                     |   153|
|15    |      control_unit_flip                          |flip_CU                           |    95|
|16    |      csr_address_from_extend                    |flip_flop_305                     |    90|
|17    |      csr_and_intrupts                           |cva6_csr_unit                     |   351|
|18    |      flip_flop_pc                               |PC_flip                           |    41|
|19    |      forward_mux_to_alu_mux_1                   |mux_2x1_306                       |    32|
|20    |      forward_mux_to_alu_mux_2                   |mux_2x1_307                       |    32|
|21    |      hazard_detection_unit                      |hazard_unit                       |     1|
|22    |      instruction_flip                           |flip_flop_308                     |   822|
|23    |      instruction_memory                         |inst_mem                          |   186|
|24    |      led_display_on_hardware                    |x7segb8                           |    30|
|25    |      pc_for_jump_flip                           |flip_flop_309                     |    32|
|26    |      pc_to_alu_mux_flip                         |flip_flop_310                     |    32|
|27    |      rd_flip                                    |flip_flop_311                     |    41|
|28    |      register_file                              |reg_file                          |  1919|
|29    |      stall_and_flush_to_inst_flip               |mux_4x1_312                       |    44|
|30    |    gemm_instance                                |gemm                              | 66633|
|31    |      buffer_instance                            |buffer_accum_ctrl                 |    45|
|32    |      datapath_instance                          |gemm_datapath                     | 65053|
|33    |        accumulator_instance                     |accumulator                       | 23923|
|34    |          \genblk1[0].acum_buffer_instance       |acum_buffer                       |  5984|
|35    |            accumulator                          |buffer_300                        |  2976|
|36    |            buffer_instance                      |buffer_301                        |  3002|
|37    |          \genblk1[1].acum_buffer_instance       |acum_buffer_292                   |  5979|
|38    |            accumulator                          |buffer_298                        |  2974|
|39    |            buffer_instance                      |buffer_299                        |  2999|
|40    |          \genblk1[2].acum_buffer_instance       |acum_buffer_293                   |  5981|
|41    |            accumulator                          |buffer_296                        |  2974|
|42    |            buffer_instance                      |buffer_297                        |  3001|
|43    |          \genblk1[3].acum_buffer_instance       |acum_buffer_294                   |  5979|
|44    |            accumulator                          |buffer                            |  2974|
|45    |            buffer_instance                      |buffer_295                        |  2999|
|46    |        \genblk1[0].of_data_setup_inst           |systolic_setup_reverse            |   138|
|47    |          \genblk1[0].pipeline_gen_instance      |pipeline_gen_289                  |    54|
|48    |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized0_290  |    54|
|49    |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized1_291  |    30|
|50    |        \genblk1[12].of_data_setup_inst          |systolic_setup_reverse_6          |   138|
|51    |          \genblk1[0].pipeline_gen_instance      |pipeline_gen_286                  |    54|
|52    |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized0_287  |    54|
|53    |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized1_288  |    30|
|54    |        \genblk1[4].of_data_setup_inst           |systolic_setup_reverse_7          |   138|
|55    |          \genblk1[0].pipeline_gen_instance      |pipeline_gen_283                  |    54|
|56    |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized0_284  |    54|
|57    |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized1_285  |    30|
|58    |        \genblk1[8].of_data_setup_inst           |systolic_setup_reverse_8          |   138|
|59    |          \genblk1[0].pipeline_gen_instance      |pipeline_gen                      |    54|
|60    |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized0      |    54|
|61    |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized1      |    30|
|62    |        input_data_setup                         |systolic_setup                    |   921|
|63    |          \genblk1[10].pipeline_gen_instance     |pipeline_gen__parameterized11     |    50|
|64    |          \genblk1[11].pipeline_gen_instance     |pipeline_gen__parameterized12     |    50|
|65    |          \genblk1[12].pipeline_gen_instance     |pipeline_gen__parameterized13     |    50|
|66    |          \genblk1[13].pipeline_gen_instance     |pipeline_gen__parameterized14     |    50|
|67    |          \genblk1[14].pipeline_gen_instance     |pipeline_gen__parameterized15     |    48|
|68    |          \genblk1[15].pipeline_gen_instance     |pipeline_gen__parameterized16     |    48|
|69    |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized2      |    72|
|70    |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized3      |    70|
|71    |          \genblk1[3].pipeline_gen_instance      |pipeline_gen__parameterized4      |    70|
|72    |          \genblk1[4].pipeline_gen_instance      |pipeline_gen__parameterized5      |    70|
|73    |          \genblk1[5].pipeline_gen_instance      |pipeline_gen__parameterized6      |    70|
|74    |          \genblk1[6].pipeline_gen_instance      |pipeline_gen__parameterized7      |    80|
|75    |          \genblk1[7].pipeline_gen_instance      |pipeline_gen__parameterized8      |    80|
|76    |          \genblk1[8].pipeline_gen_instance      |pipeline_gen__parameterized9      |    65|
|77    |          \genblk1[9].pipeline_gen_instance      |pipeline_gen__parameterized10     |    48|
|78    |        input_valid_setup                        |systolic_setup__parameterized0    |    26|
|79    |          \genblk1[10].pipeline_gen_instance     |pipeline_gen__parameterized26_268 |     2|
|80    |          \genblk1[11].pipeline_gen_instance     |pipeline_gen__parameterized27_269 |     2|
|81    |          \genblk1[12].pipeline_gen_instance     |pipeline_gen__parameterized28_270 |     2|
|82    |          \genblk1[13].pipeline_gen_instance     |pipeline_gen__parameterized29_271 |     2|
|83    |          \genblk1[14].pipeline_gen_instance     |pipeline_gen__parameterized30_272 |     2|
|84    |          \genblk1[15].pipeline_gen_instance     |pipeline_gen__parameterized31_273 |     2|
|85    |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized17_274 |     1|
|86    |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized18_275 |     1|
|87    |          \genblk1[3].pipeline_gen_instance      |pipeline_gen__parameterized19_276 |     1|
|88    |          \genblk1[4].pipeline_gen_instance      |pipeline_gen__parameterized20_277 |     1|
|89    |          \genblk1[5].pipeline_gen_instance      |pipeline_gen__parameterized21_278 |     1|
|90    |          \genblk1[6].pipeline_gen_instance      |pipeline_gen__parameterized22_279 |     2|
|91    |          \genblk1[7].pipeline_gen_instance      |pipeline_gen__parameterized23_280 |     1|
|92    |          \genblk1[8].pipeline_gen_instance      |pipeline_gen__parameterized24_281 |     2|
|93    |          \genblk1[9].pipeline_gen_instance      |pipeline_gen__parameterized25_282 |     4|
|94    |        pipeline_gen_instance                    |pipeline_gen__parameterized32     |     6|
|95    |        pipeline_gen_instance2                   |pipeline_gen__parameterized33     |     6|
|96    |        pipeline_gen_instance3                   |pipeline_gen__parameterized34     |     6|
|97    |        super_sys_instance                       |super_sys                         | 39537|
|98    |          core0                                  |systolic                          |  9903|
|99    |            \genblk1[0].genblk1[0].mac_instance  |mac_204                           |   138|
|100   |            \genblk1[0].genblk1[1].mac_instance  |mac_205                           |   140|
|101   |            \genblk1[0].genblk1[2].mac_instance  |mac_206                           |   140|
|102   |            \genblk1[0].genblk1[3].mac_instance  |mac_207                           |   140|
|103   |            \genblk1[0].genblk1[4].mac_instance  |mac_208                           |   140|
|104   |            \genblk1[0].genblk1[5].mac_instance  |mac_209                           |   140|
|105   |            \genblk1[0].genblk1[6].mac_instance  |mac_210                           |   140|
|106   |            \genblk1[0].genblk1[7].mac_instance  |mac_211                           |   140|
|107   |            \genblk1[1].genblk1[0].mac_instance  |mac_212                           |   158|
|108   |            \genblk1[1].genblk1[1].mac_instance  |mac_213                           |   151|
|109   |            \genblk1[1].genblk1[2].mac_instance  |mac_214                           |   151|
|110   |            \genblk1[1].genblk1[3].mac_instance  |mac_215                           |   151|
|111   |            \genblk1[1].genblk1[4].mac_instance  |mac_216                           |   151|
|112   |            \genblk1[1].genblk1[5].mac_instance  |mac_217                           |   151|
|113   |            \genblk1[1].genblk1[6].mac_instance  |mac_218                           |   151|
|114   |            \genblk1[1].genblk1[7].mac_instance  |mac_219                           |   151|
|115   |            \genblk1[2].genblk1[0].mac_instance  |mac_220                           |   161|
|116   |            \genblk1[2].genblk1[1].mac_instance  |mac_221                           |   152|
|117   |            \genblk1[2].genblk1[2].mac_instance  |mac_222                           |   152|
|118   |            \genblk1[2].genblk1[3].mac_instance  |mac_223                           |   152|
|119   |            \genblk1[2].genblk1[4].mac_instance  |mac_224                           |   152|
|120   |            \genblk1[2].genblk1[5].mac_instance  |mac_225                           |   152|
|121   |            \genblk1[2].genblk1[6].mac_instance  |mac_226                           |   152|
|122   |            \genblk1[2].genblk1[7].mac_instance  |mac_227                           |   152|
|123   |            \genblk1[3].genblk1[0].mac_instance  |mac_228                           |   161|
|124   |            \genblk1[3].genblk1[1].mac_instance  |mac_229                           |   153|
|125   |            \genblk1[3].genblk1[2].mac_instance  |mac_230                           |   153|
|126   |            \genblk1[3].genblk1[3].mac_instance  |mac_231                           |   153|
|127   |            \genblk1[3].genblk1[4].mac_instance  |mac_232                           |   153|
|128   |            \genblk1[3].genblk1[5].mac_instance  |mac_233                           |   153|
|129   |            \genblk1[3].genblk1[6].mac_instance  |mac_234                           |   153|
|130   |            \genblk1[3].genblk1[7].mac_instance  |mac_235                           |   153|
|131   |            \genblk1[4].genblk1[0].mac_instance  |mac_236                           |   163|
|132   |            \genblk1[4].genblk1[1].mac_instance  |mac_237                           |   155|
|133   |            \genblk1[4].genblk1[2].mac_instance  |mac_238                           |   155|
|134   |            \genblk1[4].genblk1[3].mac_instance  |mac_239                           |   155|
|135   |            \genblk1[4].genblk1[4].mac_instance  |mac_240                           |   155|
|136   |            \genblk1[4].genblk1[5].mac_instance  |mac_241                           |   155|
|137   |            \genblk1[4].genblk1[6].mac_instance  |mac_242                           |   155|
|138   |            \genblk1[4].genblk1[7].mac_instance  |mac_243                           |   155|
|139   |            \genblk1[5].genblk1[0].mac_instance  |mac_244                           |   164|
|140   |            \genblk1[5].genblk1[1].mac_instance  |mac_245                           |   156|
|141   |            \genblk1[5].genblk1[2].mac_instance  |mac_246                           |   156|
|142   |            \genblk1[5].genblk1[3].mac_instance  |mac_247                           |   156|
|143   |            \genblk1[5].genblk1[4].mac_instance  |mac_248                           |   156|
|144   |            \genblk1[5].genblk1[5].mac_instance  |mac_249                           |   156|
|145   |            \genblk1[5].genblk1[6].mac_instance  |mac_250                           |   156|
|146   |            \genblk1[5].genblk1[7].mac_instance  |mac_251                           |   156|
|147   |            \genblk1[6].genblk1[0].mac_instance  |mac_252                           |   164|
|148   |            \genblk1[6].genblk1[1].mac_instance  |mac_253                           |   153|
|149   |            \genblk1[6].genblk1[2].mac_instance  |mac_254                           |   153|
|150   |            \genblk1[6].genblk1[3].mac_instance  |mac_255                           |   153|
|151   |            \genblk1[6].genblk1[4].mac_instance  |mac_256                           |   153|
|152   |            \genblk1[6].genblk1[5].mac_instance  |mac_257                           |   153|
|153   |            \genblk1[6].genblk1[6].mac_instance  |mac_258                           |   153|
|154   |            \genblk1[6].genblk1[7].mac_instance  |mac_259                           |   153|
|155   |            \genblk1[7].genblk1[0].mac_instance  |mac_260                           |   177|
|156   |            \genblk1[7].genblk1[1].mac_instance  |mac_261                           |   171|
|157   |            \genblk1[7].genblk1[2].mac_instance  |mac_262                           |   171|
|158   |            \genblk1[7].genblk1[3].mac_instance  |mac_263                           |   171|
|159   |            \genblk1[7].genblk1[4].mac_instance  |mac_264                           |   171|
|160   |            \genblk1[7].genblk1[5].mac_instance  |mac_265                           |   171|
|161   |            \genblk1[7].genblk1[6].mac_instance  |mac_266                           |   171|
|162   |            \genblk1[7].genblk1[7].mac_instance  |mac_267                           |   171|
|163   |          core1                                  |systolic_10                       |  9547|
|164   |            \genblk1[0].genblk1[0].mac_instance  |mac_140                           |   140|
|165   |            \genblk1[0].genblk1[1].mac_instance  |mac_141                           |   140|
|166   |            \genblk1[0].genblk1[2].mac_instance  |mac_142                           |   140|
|167   |            \genblk1[0].genblk1[3].mac_instance  |mac_143                           |   140|
|168   |            \genblk1[0].genblk1[4].mac_instance  |mac_144                           |   140|
|169   |            \genblk1[0].genblk1[5].mac_instance  |mac_145                           |   140|
|170   |            \genblk1[0].genblk1[6].mac_instance  |mac_146                           |   140|
|171   |            \genblk1[0].genblk1[7].mac_instance  |mac_147                           |   102|
|172   |            \genblk1[1].genblk1[0].mac_instance  |mac_148                           |   151|
|173   |            \genblk1[1].genblk1[1].mac_instance  |mac_149                           |   151|
|174   |            \genblk1[1].genblk1[2].mac_instance  |mac_150                           |   151|
|175   |            \genblk1[1].genblk1[3].mac_instance  |mac_151                           |   151|
|176   |            \genblk1[1].genblk1[4].mac_instance  |mac_152                           |   151|
|177   |            \genblk1[1].genblk1[5].mac_instance  |mac_153                           |   151|
|178   |            \genblk1[1].genblk1[6].mac_instance  |mac_154                           |   151|
|179   |            \genblk1[1].genblk1[7].mac_instance  |mac_155                           |   113|
|180   |            \genblk1[2].genblk1[0].mac_instance  |mac_156                           |   152|
|181   |            \genblk1[2].genblk1[1].mac_instance  |mac_157                           |   152|
|182   |            \genblk1[2].genblk1[2].mac_instance  |mac_158                           |   152|
|183   |            \genblk1[2].genblk1[3].mac_instance  |mac_159                           |   152|
|184   |            \genblk1[2].genblk1[4].mac_instance  |mac_160                           |   152|
|185   |            \genblk1[2].genblk1[5].mac_instance  |mac_161                           |   152|
|186   |            \genblk1[2].genblk1[6].mac_instance  |mac_162                           |   152|
|187   |            \genblk1[2].genblk1[7].mac_instance  |mac_163                           |   114|
|188   |            \genblk1[3].genblk1[0].mac_instance  |mac_164                           |   153|
|189   |            \genblk1[3].genblk1[1].mac_instance  |mac_165                           |   153|
|190   |            \genblk1[3].genblk1[2].mac_instance  |mac_166                           |   153|
|191   |            \genblk1[3].genblk1[3].mac_instance  |mac_167                           |   153|
|192   |            \genblk1[3].genblk1[4].mac_instance  |mac_168                           |   153|
|193   |            \genblk1[3].genblk1[5].mac_instance  |mac_169                           |   153|
|194   |            \genblk1[3].genblk1[6].mac_instance  |mac_170                           |   153|
|195   |            \genblk1[3].genblk1[7].mac_instance  |mac_171                           |   115|
|196   |            \genblk1[4].genblk1[0].mac_instance  |mac_172                           |   155|
|197   |            \genblk1[4].genblk1[1].mac_instance  |mac_173                           |   155|
|198   |            \genblk1[4].genblk1[2].mac_instance  |mac_174                           |   155|
|199   |            \genblk1[4].genblk1[3].mac_instance  |mac_175                           |   155|
|200   |            \genblk1[4].genblk1[4].mac_instance  |mac_176                           |   155|
|201   |            \genblk1[4].genblk1[5].mac_instance  |mac_177                           |   155|
|202   |            \genblk1[4].genblk1[6].mac_instance  |mac_178                           |   155|
|203   |            \genblk1[4].genblk1[7].mac_instance  |mac_179                           |   117|
|204   |            \genblk1[5].genblk1[0].mac_instance  |mac_180                           |   156|
|205   |            \genblk1[5].genblk1[1].mac_instance  |mac_181                           |   156|
|206   |            \genblk1[5].genblk1[2].mac_instance  |mac_182                           |   156|
|207   |            \genblk1[5].genblk1[3].mac_instance  |mac_183                           |   156|
|208   |            \genblk1[5].genblk1[4].mac_instance  |mac_184                           |   156|
|209   |            \genblk1[5].genblk1[5].mac_instance  |mac_185                           |   156|
|210   |            \genblk1[5].genblk1[6].mac_instance  |mac_186                           |   156|
|211   |            \genblk1[5].genblk1[7].mac_instance  |mac_187                           |   118|
|212   |            \genblk1[6].genblk1[0].mac_instance  |mac_188                           |   153|
|213   |            \genblk1[6].genblk1[1].mac_instance  |mac_189                           |   153|
|214   |            \genblk1[6].genblk1[2].mac_instance  |mac_190                           |   153|
|215   |            \genblk1[6].genblk1[3].mac_instance  |mac_191                           |   153|
|216   |            \genblk1[6].genblk1[4].mac_instance  |mac_192                           |   153|
|217   |            \genblk1[6].genblk1[5].mac_instance  |mac_193                           |   153|
|218   |            \genblk1[6].genblk1[6].mac_instance  |mac_194                           |   153|
|219   |            \genblk1[6].genblk1[7].mac_instance  |mac_195                           |   115|
|220   |            \genblk1[7].genblk1[0].mac_instance  |mac_196                           |   171|
|221   |            \genblk1[7].genblk1[1].mac_instance  |mac_197                           |   171|
|222   |            \genblk1[7].genblk1[2].mac_instance  |mac_198                           |   171|
|223   |            \genblk1[7].genblk1[3].mac_instance  |mac_199                           |   171|
|224   |            \genblk1[7].genblk1[4].mac_instance  |mac_200                           |   171|
|225   |            \genblk1[7].genblk1[5].mac_instance  |mac_201                           |   171|
|226   |            \genblk1[7].genblk1[6].mac_instance  |mac_202                           |   171|
|227   |            \genblk1[7].genblk1[7].mac_instance  |mac_203                           |   136|
|228   |          core2                                  |systolic_11                       | 10184|
|229   |            \genblk1[0].genblk1[0].mac_instance  |mac_76                            |   163|
|230   |            \genblk1[0].genblk1[1].mac_instance  |mac_77                            |   169|
|231   |            \genblk1[0].genblk1[2].mac_instance  |mac_78                            |   169|
|232   |            \genblk1[0].genblk1[3].mac_instance  |mac_79                            |   169|
|233   |            \genblk1[0].genblk1[4].mac_instance  |mac_80                            |   169|
|234   |            \genblk1[0].genblk1[5].mac_instance  |mac_81                            |   169|
|235   |            \genblk1[0].genblk1[6].mac_instance  |mac_82                            |   169|
|236   |            \genblk1[0].genblk1[7].mac_instance  |mac_83                            |   169|
|237   |            \genblk1[1].genblk1[0].mac_instance  |mac_84                            |   157|
|238   |            \genblk1[1].genblk1[1].mac_instance  |mac_85                            |   159|
|239   |            \genblk1[1].genblk1[2].mac_instance  |mac_86                            |   159|
|240   |            \genblk1[1].genblk1[3].mac_instance  |mac_87                            |   159|
|241   |            \genblk1[1].genblk1[4].mac_instance  |mac_88                            |   159|
|242   |            \genblk1[1].genblk1[5].mac_instance  |mac_89                            |   159|
|243   |            \genblk1[1].genblk1[6].mac_instance  |mac_90                            |   159|
|244   |            \genblk1[1].genblk1[7].mac_instance  |mac_91                            |   159|
|245   |            \genblk1[2].genblk1[0].mac_instance  |mac_92                            |   156|
|246   |            \genblk1[2].genblk1[1].mac_instance  |mac_93                            |   159|
|247   |            \genblk1[2].genblk1[2].mac_instance  |mac_94                            |   159|
|248   |            \genblk1[2].genblk1[3].mac_instance  |mac_95                            |   159|
|249   |            \genblk1[2].genblk1[4].mac_instance  |mac_96                            |   159|
|250   |            \genblk1[2].genblk1[5].mac_instance  |mac_97                            |   159|
|251   |            \genblk1[2].genblk1[6].mac_instance  |mac_98                            |   159|
|252   |            \genblk1[2].genblk1[7].mac_instance  |mac_99                            |   159|
|253   |            \genblk1[3].genblk1[0].mac_instance  |mac_100                           |   156|
|254   |            \genblk1[3].genblk1[1].mac_instance  |mac_101                           |   159|
|255   |            \genblk1[3].genblk1[2].mac_instance  |mac_102                           |   159|
|256   |            \genblk1[3].genblk1[3].mac_instance  |mac_103                           |   159|
|257   |            \genblk1[3].genblk1[4].mac_instance  |mac_104                           |   159|
|258   |            \genblk1[3].genblk1[5].mac_instance  |mac_105                           |   159|
|259   |            \genblk1[3].genblk1[6].mac_instance  |mac_106                           |   159|
|260   |            \genblk1[3].genblk1[7].mac_instance  |mac_107                           |   159|
|261   |            \genblk1[4].genblk1[0].mac_instance  |mac_108                           |   156|
|262   |            \genblk1[4].genblk1[1].mac_instance  |mac_109                           |   159|
|263   |            \genblk1[4].genblk1[2].mac_instance  |mac_110                           |   159|
|264   |            \genblk1[4].genblk1[3].mac_instance  |mac_111                           |   159|
|265   |            \genblk1[4].genblk1[4].mac_instance  |mac_112                           |   159|
|266   |            \genblk1[4].genblk1[5].mac_instance  |mac_113                           |   159|
|267   |            \genblk1[4].genblk1[6].mac_instance  |mac_114                           |   159|
|268   |            \genblk1[4].genblk1[7].mac_instance  |mac_115                           |   159|
|269   |            \genblk1[5].genblk1[0].mac_instance  |mac_116                           |   156|
|270   |            \genblk1[5].genblk1[1].mac_instance  |mac_117                           |   159|
|271   |            \genblk1[5].genblk1[2].mac_instance  |mac_118                           |   159|
|272   |            \genblk1[5].genblk1[3].mac_instance  |mac_119                           |   159|
|273   |            \genblk1[5].genblk1[4].mac_instance  |mac_120                           |   159|
|274   |            \genblk1[5].genblk1[5].mac_instance  |mac_121                           |   159|
|275   |            \genblk1[5].genblk1[6].mac_instance  |mac_122                           |   159|
|276   |            \genblk1[5].genblk1[7].mac_instance  |mac_123                           |   159|
|277   |            \genblk1[6].genblk1[0].mac_instance  |mac_124                           |   157|
|278   |            \genblk1[6].genblk1[1].mac_instance  |mac_125                           |   159|
|279   |            \genblk1[6].genblk1[2].mac_instance  |mac_126                           |   159|
|280   |            \genblk1[6].genblk1[3].mac_instance  |mac_127                           |   159|
|281   |            \genblk1[6].genblk1[4].mac_instance  |mac_128                           |   159|
|282   |            \genblk1[6].genblk1[5].mac_instance  |mac_129                           |   159|
|283   |            \genblk1[6].genblk1[6].mac_instance  |mac_130                           |   159|
|284   |            \genblk1[6].genblk1[7].mac_instance  |mac_131                           |   159|
|285   |            \genblk1[7].genblk1[0].mac_instance  |mac_132                           |   153|
|286   |            \genblk1[7].genblk1[1].mac_instance  |mac_133                           |   151|
|287   |            \genblk1[7].genblk1[2].mac_instance  |mac_134                           |   151|
|288   |            \genblk1[7].genblk1[3].mac_instance  |mac_135                           |   157|
|289   |            \genblk1[7].genblk1[4].mac_instance  |mac_136                           |   151|
|290   |            \genblk1[7].genblk1[5].mac_instance  |mac_137                           |   151|
|291   |            \genblk1[7].genblk1[6].mac_instance  |mac_138                           |   151|
|292   |            \genblk1[7].genblk1[7].mac_instance  |mac_139                           |   157|
|293   |          core3                                  |systolic_12                       |  9903|
|294   |            \genblk1[0].genblk1[0].mac_instance  |mac                               |   169|
|295   |            \genblk1[0].genblk1[1].mac_instance  |mac_13                            |   169|
|296   |            \genblk1[0].genblk1[2].mac_instance  |mac_14                            |   169|
|297   |            \genblk1[0].genblk1[3].mac_instance  |mac_15                            |   169|
|298   |            \genblk1[0].genblk1[4].mac_instance  |mac_16                            |   169|
|299   |            \genblk1[0].genblk1[5].mac_instance  |mac_17                            |   169|
|300   |            \genblk1[0].genblk1[6].mac_instance  |mac_18                            |   169|
|301   |            \genblk1[0].genblk1[7].mac_instance  |mac_19                            |   134|
|302   |            \genblk1[1].genblk1[0].mac_instance  |mac_20                            |   159|
|303   |            \genblk1[1].genblk1[1].mac_instance  |mac_21                            |   159|
|304   |            \genblk1[1].genblk1[2].mac_instance  |mac_22                            |   159|
|305   |            \genblk1[1].genblk1[3].mac_instance  |mac_23                            |   159|
|306   |            \genblk1[1].genblk1[4].mac_instance  |mac_24                            |   159|
|307   |            \genblk1[1].genblk1[5].mac_instance  |mac_25                            |   159|
|308   |            \genblk1[1].genblk1[6].mac_instance  |mac_26                            |   159|
|309   |            \genblk1[1].genblk1[7].mac_instance  |mac_27                            |   121|
|310   |            \genblk1[2].genblk1[0].mac_instance  |mac_28                            |   159|
|311   |            \genblk1[2].genblk1[1].mac_instance  |mac_29                            |   159|
|312   |            \genblk1[2].genblk1[2].mac_instance  |mac_30                            |   159|
|313   |            \genblk1[2].genblk1[3].mac_instance  |mac_31                            |   159|
|314   |            \genblk1[2].genblk1[4].mac_instance  |mac_32                            |   159|
|315   |            \genblk1[2].genblk1[5].mac_instance  |mac_33                            |   159|
|316   |            \genblk1[2].genblk1[6].mac_instance  |mac_34                            |   159|
|317   |            \genblk1[2].genblk1[7].mac_instance  |mac_35                            |   121|
|318   |            \genblk1[3].genblk1[0].mac_instance  |mac_36                            |   159|
|319   |            \genblk1[3].genblk1[1].mac_instance  |mac_37                            |   159|
|320   |            \genblk1[3].genblk1[2].mac_instance  |mac_38                            |   159|
|321   |            \genblk1[3].genblk1[3].mac_instance  |mac_39                            |   159|
|322   |            \genblk1[3].genblk1[4].mac_instance  |mac_40                            |   159|
|323   |            \genblk1[3].genblk1[5].mac_instance  |mac_41                            |   159|
|324   |            \genblk1[3].genblk1[6].mac_instance  |mac_42                            |   159|
|325   |            \genblk1[3].genblk1[7].mac_instance  |mac_43                            |   121|
|326   |            \genblk1[4].genblk1[0].mac_instance  |mac_44                            |   159|
|327   |            \genblk1[4].genblk1[1].mac_instance  |mac_45                            |   159|
|328   |            \genblk1[4].genblk1[2].mac_instance  |mac_46                            |   159|
|329   |            \genblk1[4].genblk1[3].mac_instance  |mac_47                            |   159|
|330   |            \genblk1[4].genblk1[4].mac_instance  |mac_48                            |   159|
|331   |            \genblk1[4].genblk1[5].mac_instance  |mac_49                            |   159|
|332   |            \genblk1[4].genblk1[6].mac_instance  |mac_50                            |   159|
|333   |            \genblk1[4].genblk1[7].mac_instance  |mac_51                            |   121|
|334   |            \genblk1[5].genblk1[0].mac_instance  |mac_52                            |   159|
|335   |            \genblk1[5].genblk1[1].mac_instance  |mac_53                            |   159|
|336   |            \genblk1[5].genblk1[2].mac_instance  |mac_54                            |   159|
|337   |            \genblk1[5].genblk1[3].mac_instance  |mac_55                            |   159|
|338   |            \genblk1[5].genblk1[4].mac_instance  |mac_56                            |   159|
|339   |            \genblk1[5].genblk1[5].mac_instance  |mac_57                            |   159|
|340   |            \genblk1[5].genblk1[6].mac_instance  |mac_58                            |   159|
|341   |            \genblk1[5].genblk1[7].mac_instance  |mac_59                            |   121|
|342   |            \genblk1[6].genblk1[0].mac_instance  |mac_60                            |   159|
|343   |            \genblk1[6].genblk1[1].mac_instance  |mac_61                            |   159|
|344   |            \genblk1[6].genblk1[2].mac_instance  |mac_62                            |   159|
|345   |            \genblk1[6].genblk1[3].mac_instance  |mac_63                            |   159|
|346   |            \genblk1[6].genblk1[4].mac_instance  |mac_64                            |   159|
|347   |            \genblk1[6].genblk1[5].mac_instance  |mac_65                            |   159|
|348   |            \genblk1[6].genblk1[6].mac_instance  |mac_66                            |   159|
|349   |            \genblk1[6].genblk1[7].mac_instance  |mac_67                            |   121|
|350   |            \genblk1[7].genblk1[0].mac_instance  |mac_68                            |   151|
|351   |            \genblk1[7].genblk1[1].mac_instance  |mac_69                            |   151|
|352   |            \genblk1[7].genblk1[2].mac_instance  |mac_70                            |   151|
|353   |            \genblk1[7].genblk1[3].mac_instance  |mac_71                            |   157|
|354   |            \genblk1[7].genblk1[4].mac_instance  |mac_72                            |   151|
|355   |            \genblk1[7].genblk1[5].mac_instance  |mac_73                            |   151|
|356   |            \genblk1[7].genblk1[6].mac_instance  |mac_74                            |   151|
|357   |            \genblk1[7].genblk1[7].mac_instance  |mac_75                            |   119|
|358   |        weight_valid_setup                       |systolic_setup__parameterized0_9  |    30|
|359   |          \genblk1[10].pipeline_gen_instance     |pipeline_gen__parameterized26     |     2|
|360   |          \genblk1[11].pipeline_gen_instance     |pipeline_gen__parameterized27     |     2|
|361   |          \genblk1[12].pipeline_gen_instance     |pipeline_gen__parameterized28     |     2|
|362   |          \genblk1[13].pipeline_gen_instance     |pipeline_gen__parameterized29     |     2|
|363   |          \genblk1[14].pipeline_gen_instance     |pipeline_gen__parameterized30     |     2|
|364   |          \genblk1[15].pipeline_gen_instance     |pipeline_gen__parameterized31     |     2|
|365   |          \genblk1[1].pipeline_gen_instance      |pipeline_gen__parameterized17     |     2|
|366   |          \genblk1[2].pipeline_gen_instance      |pipeline_gen__parameterized18     |     2|
|367   |          \genblk1[3].pipeline_gen_instance      |pipeline_gen__parameterized19     |     2|
|368   |          \genblk1[4].pipeline_gen_instance      |pipeline_gen__parameterized20     |     2|
|369   |          \genblk1[5].pipeline_gen_instance      |pipeline_gen__parameterized21     |     2|
|370   |          \genblk1[6].pipeline_gen_instance      |pipeline_gen__parameterized22     |     2|
|371   |          \genblk1[7].pipeline_gen_instance      |pipeline_gen__parameterized23     |     2|
|372   |          \genblk1[8].pipeline_gen_instance      |pipeline_gen__parameterized24     |     2|
|373   |          \genblk1[9].pipeline_gen_instance      |pipeline_gen__parameterized25     |     2|
|374   |      memory_mapped_instance                     |memory_mapped                     |   416|
|375   |        GEMM_control_buffer                      |buffer__parameterized0            |    24|
|376   |        tileA_addr_buffer                        |buffer__parameterized0_0          |    51|
|377   |        tileA_stride_buffer                      |buffer__parameterized0_1          |    50|
|378   |        tileB_addr_buffer                        |buffer__parameterized0_2          |    64|
|379   |        tileB_stride_buffer                      |buffer__parameterized0_3          |    61|
|380   |        tileC_addr_buffer                        |buffer__parameterized0_4          |    52|
|381   |        tile_dimension_buffer                    |buffer__parameterized0_5          |   114|
|382   |      my_controller                              |Load_Ex_controller                |   225|
|383   |      my_store_controller                        |store_controller                  |   866|
|384   |    memory_instance                              |memory                            |   439|
+------+-------------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 2163.602 ; gain = 975.984 ; free physical = 3116 ; free virtual = 9616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 637 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 2163.602 ; gain = 625.227 ; free physical = 3164 ; free virtual = 9664
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 2163.609 ; gain = 975.984 ; free physical = 3164 ; free virtual = 9664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 223 instances were transformed.
  LD => LDCE: 63 instances
  LDC => LDCE: 159 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
696 Infos, 321 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 2195.617 ; gain = 1019.555 ; free physical = 2826 ; free virtual = 9382
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/abdul_waheed/Music/rv32_for_fyp/project_1/project_1.runs/synth_1/soc.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2219.629 ; gain = 24.012 ; free physical = 2778 ; free virtual = 9355
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_synth.rpt -pb soc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2219.629 ; gain = 0.000 ; free physical = 2779 ; free virtual = 9356
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 08:59:02 2024...
