
stm_prototype_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f2c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  080010b4  080010b4  000110b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  080015a4  080015a4  000115a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080015ac  080015ac  000115ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000115b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000115b0  2**0
                  CONTENTS
  7 .bss          00000060  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000060  20000060  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000115b0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011a90  00000000  00000000  000115e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000190a  00000000  00000000  00023070  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000428  00000000  00000000  00024980  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003b0  00000000  00000000  00024da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001fca  00000000  00000000  00025158  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00009f84  00000000  00000000  00027122  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000310a6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001038  00000000  00000000  00031124  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003215c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800109c 	.word	0x0800109c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	0800109c 	.word	0x0800109c

080001c8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001d0:	4a06      	ldr	r2, [pc, #24]	; (80001ec <NVIC_PriorityGroupConfig+0x24>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001dc:	60d3      	str	r3, [r2, #12]
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	e000ed00 	.word	0xe000ed00

080001f0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001f0:	b480      	push	{r7}
 80001f2:	b085      	sub	sp, #20
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001f8:	2300      	movs	r3, #0
 80001fa:	73fb      	strb	r3, [r7, #15]
 80001fc:	2300      	movs	r3, #0
 80001fe:	73bb      	strb	r3, [r7, #14]
 8000200:	230f      	movs	r3, #15
 8000202:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	78db      	ldrb	r3, [r3, #3]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d039      	beq.n	8000280 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800020c:	4b27      	ldr	r3, [pc, #156]	; (80002ac <NVIC_Init+0xbc>)
 800020e:	68db      	ldr	r3, [r3, #12]
 8000210:	43db      	mvns	r3, r3
 8000212:	0a1b      	lsrs	r3, r3, #8
 8000214:	b2db      	uxtb	r3, r3
 8000216:	f003 0307 	and.w	r3, r3, #7
 800021a:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	f1c3 0304 	rsb	r3, r3, #4
 8000222:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000224:	7b7a      	ldrb	r2, [r7, #13]
 8000226:	7bfb      	ldrb	r3, [r7, #15]
 8000228:	fa42 f303 	asr.w	r3, r2, r3
 800022c:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	785b      	ldrb	r3, [r3, #1]
 8000232:	461a      	mov	r2, r3
 8000234:	7bbb      	ldrb	r3, [r7, #14]
 8000236:	fa02 f303 	lsl.w	r3, r2, r3
 800023a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	789a      	ldrb	r2, [r3, #2]
 8000240:	7b7b      	ldrb	r3, [r7, #13]
 8000242:	4013      	ands	r3, r2
 8000244:	b2da      	uxtb	r2, r3
 8000246:	7bfb      	ldrb	r3, [r7, #15]
 8000248:	4313      	orrs	r3, r2
 800024a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	011b      	lsls	r3, r3, #4
 8000250:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000252:	4a17      	ldr	r2, [pc, #92]	; (80002b0 <NVIC_Init+0xc0>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	4413      	add	r3, r2
 800025a:	7bfa      	ldrb	r2, [r7, #15]
 800025c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000260:	4a13      	ldr	r2, [pc, #76]	; (80002b0 <NVIC_Init+0xc0>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	095b      	lsrs	r3, r3, #5
 8000268:	b2db      	uxtb	r3, r3
 800026a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	f003 031f 	and.w	r3, r3, #31
 8000274:	2101      	movs	r1, #1
 8000276:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800027e:	e00f      	b.n	80002a0 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000280:	490b      	ldr	r1, [pc, #44]	; (80002b0 <NVIC_Init+0xc0>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	095b      	lsrs	r3, r3, #5
 8000288:	b2db      	uxtb	r3, r3
 800028a:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	f003 031f 	and.w	r3, r3, #31
 8000294:	2201      	movs	r2, #1
 8000296:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000298:	f100 0320 	add.w	r3, r0, #32
 800029c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002a0:	bf00      	nop
 80002a2:	3714      	adds	r7, #20
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	e000ed00 	.word	0xe000ed00
 80002b0:	e000e100 	.word	0xe000e100

080002b4 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b085      	sub	sp, #20
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80002bc:	2300      	movs	r3, #0
 80002be:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80002c0:	2300      	movs	r3, #0
 80002c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80002c4:	4b0c      	ldr	r3, [pc, #48]	; (80002f8 <EXTI_GetITStatus+0x44>)
 80002c6:	681a      	ldr	r2, [r3, #0]
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	4013      	ands	r3, r2
 80002cc:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80002ce:	4b0a      	ldr	r3, [pc, #40]	; (80002f8 <EXTI_GetITStatus+0x44>)
 80002d0:	695a      	ldr	r2, [r3, #20]
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	4013      	ands	r3, r2
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d005      	beq.n	80002e6 <EXTI_GetITStatus+0x32>
 80002da:	68bb      	ldr	r3, [r7, #8]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d002      	beq.n	80002e6 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80002e0:	2301      	movs	r3, #1
 80002e2:	73fb      	strb	r3, [r7, #15]
 80002e4:	e001      	b.n	80002ea <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80002e6:	2300      	movs	r3, #0
 80002e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80002ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	3714      	adds	r7, #20
 80002f0:	46bd      	mov	sp, r7
 80002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f6:	4770      	bx	lr
 80002f8:	40013c00 	.word	0x40013c00

080002fc <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000304:	4a04      	ldr	r2, [pc, #16]	; (8000318 <EXTI_ClearITPendingBit+0x1c>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	6153      	str	r3, [r2, #20]
}
 800030a:	bf00      	nop
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40013c00 	.word	0x40013c00

0800031c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000328:	78fb      	ldrb	r3, [r7, #3]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d006      	beq.n	800033c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800032e:	490a      	ldr	r1, [pc, #40]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000332:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4313      	orrs	r3, r2
 8000338:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800033a:	e006      	b.n	800034a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800033c:	4906      	ldr	r1, [pc, #24]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 800033e:	4b06      	ldr	r3, [pc, #24]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000340:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	43db      	mvns	r3, r3
 8000346:	4013      	ands	r3, r2
 8000348:	630b      	str	r3, [r1, #48]	; 0x30
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40023800 	.word	0x40023800

0800035c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	460b      	mov	r3, r1
 8000366:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000368:	78fb      	ldrb	r3, [r7, #3]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d006      	beq.n	800037c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800036e:	490a      	ldr	r1, [pc, #40]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 8000370:	4b09      	ldr	r3, [pc, #36]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 8000372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4313      	orrs	r3, r2
 8000378:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800037a:	e006      	b.n	800038a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800037c:	4906      	ldr	r1, [pc, #24]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 800037e:	4b06      	ldr	r3, [pc, #24]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 8000380:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	43db      	mvns	r3, r3
 8000386:	4013      	ands	r3, r2
 8000388:	640b      	str	r3, [r1, #64]	; 0x40
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40023800 	.word	0x40023800

0800039c <I2C1_EV_IRQHandler>:
#include "i2c.h"

extern "C"{

	void I2C1_EV_IRQHandler(void)
	{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0

	    I2CMaster::handlers[0]-> EV_handler();
 80003a0:	4b03      	ldr	r3, [pc, #12]	; (80003b0 <I2C1_EV_IRQHandler+0x14>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 f8c2 	bl	800052e <_ZN9I2CMaster10EV_handlerEv>

	}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	20000020 	.word	0x20000020

080003b4 <I2C1_ER_IRQHandler>:

	void I2C1_ER_IRQHandler(void)
	{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
	    I2CMaster::handlers[0]-> ER_handler();
 80003b8:	4b03      	ldr	r3, [pc, #12]	; (80003c8 <I2C1_ER_IRQHandler+0x14>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4618      	mov	r0, r3
 80003be:	f000 f933 	bl	8000628 <_ZN9I2CMaster10ER_handlerEv>

	}
 80003c2:	bf00      	nop
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	20000020 	.word	0x20000020

080003cc <_ZN9I2CMasterC1Em>:
}

I2CMaster::I2CMaster(I2C::BaseRegisterType baseRegister)
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	6039      	str	r1, [r7, #0]
{
		I2CMaster::handlers[0] = this;
 80003d6:	4a1f      	ldr	r2, [pc, #124]	; (8000454 <_ZN9I2CMasterC1Em+0x88>)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	6013      	str	r3, [r2, #0]

    	// Step 1: Initialize I2C
    	//Program the peripheral input clock in the I2C_CR2 register in order to generate the correct timings
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 80003dc:	2101      	movs	r1, #1
 80003de:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80003e2:	f7ff ffbb 	bl	800035c <RCC_APB1PeriphClockCmd>

		clockControlRegister = baseRegister + I2C::ClockControlRegister::RegiserOffset;
 80003e6:	683b      	ldr	r3, [r7, #0]
 80003e8:	f103 021c 	add.w	r2, r3, #28
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	601a      	str	r2, [r3, #0]
		controlRegister1 = baseRegister + I2C::ControlRegister1::RegisterOffset;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	683a      	ldr	r2, [r7, #0]
 80003f4:	605a      	str	r2, [r3, #4]
		controlRegister2 = baseRegister + I2C::ControlRegister2::RegisterOffset;
 80003f6:	683b      	ldr	r3, [r7, #0]
 80003f8:	1d1a      	adds	r2, r3, #4
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	609a      	str	r2, [r3, #8]
		dataRegister = baseRegister + I2C::DataRegister::RegisterOffset;
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	f103 0210 	add.w	r2, r3, #16
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	60da      	str	r2, [r3, #12]
		filterRegister = baseRegister + I2C::FilterRegister::RegisterOffset;
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	611a      	str	r2, [r3, #16]
		ownAddressRegister = baseRegister + I2C::OwnAddressRegister::RegisterOffset;
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	f103 0208 	add.w	r2, r3, #8
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	615a      	str	r2, [r3, #20]
		ownAddressRegister2 = baseRegister + I2C::OwnAddressRegister2::RegisterOffset;
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	f103 020c 	add.w	r2, r3, #12
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	619a      	str	r2, [r3, #24]
		statusRegister1 = baseRegister + I2C::StatusRegister1::RegisterOffset;
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	f103 0214 	add.w	r2, r3, #20
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	61da      	str	r2, [r3, #28]
		statusRegister2 = baseRegister + I2C::StatusRegister2::RegisterOffset;
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	f103 0218 	add.w	r2, r3, #24
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	621a      	str	r2, [r3, #32]
		triseRegister = baseRegister + I2C::TRiseRegiser::RegisterOffset;
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	f103 0220 	add.w	r2, r3, #32
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	625a      	str	r2, [r3, #36]	; 0x24

		I2CMaster::init();
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f000 f807 	bl	8000458 <_ZN9I2CMaster4initEv>




}
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4618      	mov	r0, r3
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	20000020 	.word	0x20000020

08000458 <_ZN9I2CMaster4initEv>:

void I2CMaster::init()
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
    dynamic_access<I2C::BaseRegisterType, I2C::ControlRegister1Type>::reg_not(controlRegister1,
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	685b      	ldr	r3, [r3, #4]
    		I2C::ControlRegister1::SoftwareReset);
 8000464:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000468:	4618      	mov	r0, r3
 800046a:	f000 f8ef 	bl	800064c <_ZN14dynamic_accessImtE7reg_notEmt>

    //set frequency bits
    dynamic_access<I2C::BaseRegisterType, I2C::ControlRegister2Type>::reg_or(controlRegister2, 0x10U);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	689b      	ldr	r3, [r3, #8]
 8000472:	2110      	movs	r1, #16
 8000474:	4618      	mov	r0, r3
 8000476:	f000 f8ff 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

    //configure the clock control registers
    dynamic_access<I2C::BaseRegisterType, I2C::ClockControlRegisterType>::reg_or(0x4000541CU, 0x50U);
 800047a:	2150      	movs	r1, #80	; 0x50
 800047c:	4810      	ldr	r0, [pc, #64]	; (80004c0 <_ZN9I2CMaster4initEv+0x68>)
 800047e:	f000 f8fb 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

    //configure the rise time register
    dynamic_access<I2C::BaseRegisterType, I2C::TRiseRegisterType>::reg_or(triseRegister, 0x11U);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000486:	2111      	movs	r1, #17
 8000488:	4618      	mov	r0, r3
 800048a:	f000 f8f5 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

    //program the I2C_CR1 register to enable the peripheral
    dynamic_access<I2C::BaseRegisterType, I2C::ControlRegister2Type>::reg_or(controlRegister2,
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	689b      	ldr	r3, [r3, #8]
    		I2C::ControlRegister2::BufferInterruptEnable |
			I2C::ControlRegister2::ErrorInterruptEnable |
			I2C::ControlRegister2::EventInterruptEnable);
 8000492:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000496:	4618      	mov	r0, r3
 8000498:	f000 f8ee 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>



    dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_or(controlRegister1,
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	685b      	ldr	r3, [r3, #4]
    		I2C::ControlRegister1::ACK);
 80004a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004a4:	4618      	mov	r0, r3
 80004a6:	f000 f8e7 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

    dynamic_access<I2C::BaseRegisterType, I2C::ControlRegister1Type>::reg_or(controlRegister1,
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	685b      	ldr	r3, [r3, #4]
    		I2C::ControlRegister1::PeripheralEnable);
 80004ae:	2101      	movs	r1, #1
 80004b0:	4618      	mov	r0, r3
 80004b2:	f000 f8e1 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

}
 80004b6:	bf00      	nop
 80004b8:	3708      	adds	r7, #8
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	4000541c 	.word	0x4000541c

080004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>:

int I2CMaster::sendBytes(I2C::send_buffer_type sendBuffer, uint8_t address)
{
 80004c4:	b084      	sub	sp, #16
 80004c6:	b5b0      	push	{r4, r5, r7, lr}
 80004c8:	b082      	sub	sp, #8
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
 80004ce:	f107 001c 	add.w	r0, r7, #28
 80004d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	bytesSent = 0;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	2200      	movs	r2, #0
 80004da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dataSent = false;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	2200      	movs	r2, #0
 80004e2:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

	send_buf = sendBuffer;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	f103 0428 	add.w	r4, r3, #40	; 0x28
 80004ec:	f107 051c 	add.w	r5, r7, #28
 80004f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004f4:	682b      	ldr	r3, [r5, #0]
 80004f6:	7023      	strb	r3, [r4, #0]
	slaveAddress = address;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80004fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_or(controlRegister1,
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	685b      	ldr	r3, [r3, #4]
    		I2C::ControlRegister1::ACK);
 8000506:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f8b4 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

	//Set Start Bit
	//0x40005400U
	dynamic_access<I2C::BaseRegisterType, I2C::ControlRegister1Type> ::reg_or(controlRegister1, I2C::ControlRegister1::Start);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000518:	4618      	mov	r0, r3
 800051a:	f000 f8ad 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>




	return 1;
 800051e:	2301      	movs	r3, #1
}
 8000520:	4618      	mov	r0, r3
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800052a:	b004      	add	sp, #16
 800052c:	4770      	bx	lr

0800052e <_ZN9I2CMaster10EV_handlerEv>:

void I2CMaster::EV_handler()
{
 800052e:	b590      	push	{r4, r7, lr}
 8000530:	b085      	sub	sp, #20
 8000532:	af00      	add	r7, sp, #0
 8000534:	6078      	str	r0, [r7, #4]

	uint16_t status;
	uint16_t temp;

	//0x40005414
	status = dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_get(statusRegister1);
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f8b0 	bl	80006a0 <_ZN14dynamic_accessImtE7reg_getEm>
 8000540:	4603      	mov	r3, r0
 8000542:	81fb      	strh	r3, [r7, #14]
	reg_access<GPIOxRegisterType, GPIOxRegisterType, (GPIOxBaseRegisters::GPIO_B + RegisterOffsets::OutputDataRegisterOffset), stm32fxx::bits::BIT12>::reg_xor();
 8000544:	f000 f8ba 	bl	80006bc <_ZN10reg_accessImmLm1073873940ELm4096EE7reg_xorEv>

	 if(status & I2C::StatusRegister1::StartBit){
 8000548:	89fb      	ldrh	r3, [r7, #14]
 800054a:	f003 0301 	and.w	r3, r3, #1
 800054e:	2b00      	cmp	r3, #0
 8000550:	d005      	beq.n	800055e <_ZN9I2CMaster10EV_handlerEv+0x30>

		 //send address
		 //0x40005410
		 dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_set(dataRegister, 0xE0);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	68db      	ldr	r3, [r3, #12]
 8000556:	21e0      	movs	r1, #224	; 0xe0
 8000558:	4618      	mov	r0, r3
 800055a:	f000 f8bf 	bl	80006dc <_ZN14dynamic_accessImtE7reg_setEmt>

	 }

	if(status & I2C::StatusRegister1::Address){
 800055e:	89fb      	ldrh	r3, [r7, #14]
 8000560:	f003 0302 	and.w	r3, r3, #2
 8000564:	2b00      	cmp	r3, #0
 8000566:	d00d      	beq.n	8000584 <_ZN9I2CMaster10EV_handlerEv+0x56>

		//read SR2
		//0x40005414
		status = dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_get(statusRegister1);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	69db      	ldr	r3, [r3, #28]
 800056c:	4618      	mov	r0, r3
 800056e:	f000 f897 	bl	80006a0 <_ZN14dynamic_accessImtE7reg_getEm>
 8000572:	4603      	mov	r3, r0
 8000574:	81fb      	strh	r3, [r7, #14]

		//0x40005418
		temp = 	dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_get(statusRegister2);
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	6a1b      	ldr	r3, [r3, #32]
 800057a:	4618      	mov	r0, r3
 800057c:	f000 f890 	bl	80006a0 <_ZN14dynamic_accessImtE7reg_getEm>
 8000580:	4603      	mov	r3, r0
 8000582:	81bb      	strh	r3, [r7, #12]

	}

	if((status & I2C::StatusRegister1::TransmitEmpty)){ 	//& (status & I2C::StatusRegister1::ByteTransferFinished)
 8000584:	89fb      	ldrh	r3, [r7, #14]
 8000586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800058a:	2b00      	cmp	r3, #0
 800058c:	d048      	beq.n	8000620 <_ZN9I2CMaster10EV_handlerEv+0xf2>

		if((bytesSent <= 17) & (!dataSent)){
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000594:	2b11      	cmp	r3, #17
 8000596:	bfd4      	ite	le
 8000598:	2301      	movle	r3, #1
 800059a:	2300      	movgt	r3, #0
 800059c:	b2db      	uxtb	r3, r3
 800059e:	461a      	mov	r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80005a6:	f083 0301 	eor.w	r3, r3, #1
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	4013      	ands	r3, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d019      	beq.n	80005e6 <_ZN9I2CMaster10EV_handlerEv+0xb8>

			//0x40005410
			dynamic_access<I2C::BaseRegisterType, uint8_t>::reg_set(dataRegister, send_buf[bytesSent]);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	68dc      	ldr	r4, [r3, #12]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80005c2:	4619      	mov	r1, r3
 80005c4:	4610      	mov	r0, r2
 80005c6:	f000 f8b5 	bl	8000734 <_ZNSt5arrayIhLj17EEixEj>
 80005ca:	4603      	mov	r3, r0
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	4619      	mov	r1, r3
 80005d0:	4620      	mov	r0, r4
 80005d2:	f000 f892 	bl	80006fa <_ZN14dynamic_accessImhE7reg_setEmh>
			bytesSent++;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80005dc:	3301      	adds	r3, #1
 80005de:	b2da      	uxtb	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		}

		if((bytesSent > 17) & (!dataSent)){
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80005ec:	2b11      	cmp	r3, #17
 80005ee:	bfcc      	ite	gt
 80005f0:	2301      	movgt	r3, #1
 80005f2:	2300      	movle	r3, #0
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	461a      	mov	r2, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80005fe:	f083 0301 	eor.w	r3, r3, #1
 8000602:	b2db      	uxtb	r3, r3
 8000604:	4013      	ands	r3, r2
 8000606:	2b00      	cmp	r3, #0
 8000608:	d00a      	beq.n	8000620 <_ZN9I2CMaster10EV_handlerEv+0xf2>

			dataSent = true;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2201      	movs	r2, #1
 800060e:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
			//0x40005400
			dynamic_access<I2C::BaseRegisterType, uint16_t>::reg_or(I2CMaster::controlRegister1, I2C::ControlRegister1::Stop);
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f44f 7100 	mov.w	r1, #512	; 0x200
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f82c 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>

		}
	}


}
 8000620:	bf00      	nop
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	bd90      	pop	{r4, r7, pc}

08000628 <_ZN9I2CMaster10ER_handlerEv>:

void I2CMaster::ER_handler()
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]

	dynamic_access<I2C::BaseRegisterType, I2C::ControlRegister1Type>::reg_or(I2CMaster::controlRegister1, I2C::ControlRegister1::SoftwareReset);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000638:	4618      	mov	r0, r3
 800063a:	f000 f81d 	bl	8000678 <_ZN14dynamic_accessImtE6reg_orEmt>
	I2CMaster::init();
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff0a 	bl	8000458 <_ZN9I2CMaster4initEv>

}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <_ZN14dynamic_accessImtE7reg_notEmt>:
                    reg_get(const register_address_type address) { return *reinterpret_cast<volatile register_value_type*>(address); }

        static void reg_set(const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address)  = value; }
        static void reg_and(const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address) &= value; }
        static void reg_or (const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address) |= value; }
        static void reg_not(const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address) &= register_value_type(~value); }
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	807b      	strh	r3, [r7, #2]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	8812      	ldrh	r2, [r2, #0]
 800065e:	b291      	uxth	r1, r2
 8000660:	887a      	ldrh	r2, [r7, #2]
 8000662:	43d2      	mvns	r2, r2
 8000664:	b292      	uxth	r2, r2
 8000666:	400a      	ands	r2, r1
 8000668:	b292      	uxth	r2, r2
 800066a:	801a      	strh	r2, [r3, #0]
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <_ZN14dynamic_accessImtE6reg_orEmt>:
        static void reg_or (const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address) |= value; }
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	807b      	strh	r3, [r7, #2]
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	8812      	ldrh	r2, [r2, #0]
 800068a:	b291      	uxth	r1, r2
 800068c:	887a      	ldrh	r2, [r7, #2]
 800068e:	430a      	orrs	r2, r1
 8000690:	b292      	uxth	r2, r2
 8000692:	801a      	strh	r2, [r3, #0]
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr

080006a0 <_ZN14dynamic_accessImtE7reg_getEm>:
                    reg_get(const register_address_type address) { return *reinterpret_cast<volatile register_value_type*>(address); }
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	4618      	mov	r0, r3
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
	...

080006bc <_ZN10reg_accessImmLm1073873940ELm4096EE7reg_xorEv>:

        *reinterpret_cast<volatile reg_type*>(address) |= value;

    }

    static void reg_xor()
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
    {

        *reinterpret_cast<volatile reg_type*>(address) ^= value;
 80006c0:	4a05      	ldr	r2, [pc, #20]	; (80006d8 <_ZN10reg_accessImmLm1073873940ELm4096EE7reg_xorEv+0x1c>)
 80006c2:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <_ZN10reg_accessImmLm1073873940ELm4096EE7reg_xorEv+0x1c>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80006ca:	6013      	str	r3, [r2, #0]

    }
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	40020414 	.word	0x40020414

080006dc <_ZN14dynamic_accessImtE7reg_setEmt>:
        static void reg_set(const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address)  = value; }
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	460b      	mov	r3, r1
 80006e6:	807b      	strh	r3, [r7, #2]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	887a      	ldrh	r2, [r7, #2]
 80006ec:	801a      	strh	r2, [r3, #0]
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr

080006fa <_ZN14dynamic_accessImhE7reg_setEmh>:
 80006fa:	b480      	push	{r7}
 80006fc:	b083      	sub	sp, #12
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
 8000702:	460b      	mov	r3, r1
 8000704:	70fb      	strb	r3, [r7, #3]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	78fa      	ldrb	r2, [r7, #3]
 800070a:	701a      	strb	r2, [r3, #0]
 800070c:	bf00      	nop
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <_ZNSt14__array_traitsIhLj17EE6_S_refERA17_Khj>:
    struct __array_traits
    {
      typedef _Tp _Type[_Nm];

      static constexpr _Tp&
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	4413      	add	r3, r2
 8000728:	4618      	mov	r0, r3
 800072a:	370c      	adds	r7, #12
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <_ZNSt5arrayIhLj17EEixEj>:
      constexpr bool 
      empty() const noexcept { return size() == 0; }

      // Element access.
      reference
      operator[](size_type __n) noexcept
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	6839      	ldr	r1, [r7, #0]
 8000742:	4618      	mov	r0, r3
 8000744:	f7ff ffe8 	bl	8000718 <_ZNSt14__array_traitsIhLj17EE6_S_refERA17_Khj>
 8000748:	4603      	mov	r3, r0
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800075e:	4909      	ldr	r1, [pc, #36]	; (8000784 <NVIC_EnableIRQ+0x30>)
 8000760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000764:	095b      	lsrs	r3, r3, #5
 8000766:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800076a:	f002 021f 	and.w	r2, r2, #31
 800076e:	2001      	movs	r0, #1
 8000770:	fa00 f202 	lsl.w	r2, r0, r2
 8000774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000778:	bf00      	nop
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	e000e100 	.word	0xe000e100

08000788 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	6039      	str	r1, [r7, #0]
 8000792:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000798:	2b00      	cmp	r3, #0
 800079a:	da0d      	bge.n	80007b8 <NVIC_SetPriority+0x30>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800079c:	490f      	ldr	r1, [pc, #60]	; (80007dc <NVIC_SetPriority+0x54>)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	f003 030f 	and.w	r3, r3, #15
 80007a8:	3b04      	subs	r3, #4
 80007aa:	683a      	ldr	r2, [r7, #0]
 80007ac:	b2d2      	uxtb	r2, r2
 80007ae:	0112      	lsls	r2, r2, #4
 80007b0:	b2d2      	uxtb	r2, r2
 80007b2:	440b      	add	r3, r1
 80007b4:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80007b6:	e00b      	b.n	80007d0 <NVIC_SetPriority+0x48>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80007b8:	4a09      	ldr	r2, [pc, #36]	; (80007e0 <NVIC_SetPriority+0x58>)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	4618      	mov	r0, r3
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	011b      	lsls	r3, r3, #4
 80007c6:	b2d9      	uxtb	r1, r3
 80007c8:	1813      	adds	r3, r2, r0
 80007ca:	460a      	mov	r2, r1
 80007cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000ed00 	.word	0xe000ed00
 80007e0:	e000e100 	.word	0xe000e100

080007e4 <EXTI0_IRQHandler>:


extern "C"
{
	void EXTI0_IRQHandler(void)
	{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
		// Checks whether the interrupt from EXTI0 or not
		if (EXTI_GetITStatus(EXTI_Line0))
 80007e8:	2001      	movs	r0, #1
 80007ea:	f7ff fd63 	bl	80002b4 <EXTI_GetITStatus>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	bf14      	ite	ne
 80007f4:	2301      	movne	r3, #1
 80007f6:	2300      	moveq	r3, #0
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d008      	beq.n	8000810 <EXTI0_IRQHandler+0x2c>
		{
			buttonPressed= true;
 80007fe:	4b05      	ldr	r3, [pc, #20]	; (8000814 <EXTI0_IRQHandler+0x30>)
 8000800:	2201      	movs	r2, #1
 8000802:	701a      	strb	r2, [r3, #0]
			Delay(0xFFFFF);
 8000804:	4804      	ldr	r0, [pc, #16]	; (8000818 <EXTI0_IRQHandler+0x34>)
 8000806:	f000 f9b5 	bl	8000b74 <_Z5Delaym>
			// Clears the EXTI line pending bit
			EXTI_ClearITPendingBit(EXTI_Line0);
 800080a:	2001      	movs	r0, #1
 800080c:	f7ff fd76 	bl	80002fc <EXTI_ClearITPendingBit>
		}
	}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	2000001c 	.word	0x2000001c
 8000818:	000fffff 	.word	0x000fffff

0800081c <_ZNSt14__array_traitsISt5arrayIhLj17EELj72EE6_S_refERA72_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8000826:	683a      	ldr	r2, [r7, #0]
 8000828:	4613      	mov	r3, r2
 800082a:	011b      	lsls	r3, r3, #4
 800082c:	4413      	add	r3, r2
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	4413      	add	r3, r2
 8000832:	4618      	mov	r0, r3
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr

0800083e <_ZNKSt5arrayIS_IhLj17EELj72EEixEj>:

      constexpr const_reference
      operator[](size_type __n) const noexcept
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
 8000846:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	6839      	ldr	r1, [r7, #0]
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff ffe5 	bl	800081c <_ZNSt14__array_traitsISt5arrayIhLj17EELj72EE6_S_refERA72_KS1_j>
 8000852:	4603      	mov	r3, r0
 8000854:	4618      	mov	r0, r3
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 800085c:	b5b0      	push	{r4, r5, r7, lr}
 800085e:	b0ac      	sub	sp, #176	; 0xb0
 8000860:	af04      	add	r7, sp, #16

  int i = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  buttonPressed = false;
 8000868:	4bba      	ldr	r3, [pc, #744]	; (8000b54 <main+0x2f8>)
 800086a:	2200      	movs	r2, #0
 800086c:	701a      	strb	r2, [r3, #0]

  Delay(0xFFFFF);
 800086e:	48ba      	ldr	r0, [pc, #744]	; (8000b58 <main+0x2fc>)
 8000870:	f000 f980 	bl	8000b74 <_Z5Delaym>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000874:	2101      	movs	r1, #1
 8000876:	2002      	movs	r0, #2
 8000878:	f7ff fd50 	bl	800031c <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800087c:	2101      	movs	r1, #1
 800087e:	2001      	movs	r0, #1
 8000880:	f7ff fd4c 	bl	800031c <RCC_AHB1PeriphClockCmd>


  SYSCFG->EXTICR[1] = SYSCFG_EXTICR1_EXTI0_PA;
 8000884:	4bb5      	ldr	r3, [pc, #724]	; (8000b5c <main+0x300>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]

  EXTI->IMR |= EXTI_IMR_MR0;
 800088a:	4ab5      	ldr	r2, [pc, #724]	; (8000b60 <main+0x304>)
 800088c:	4bb4      	ldr	r3, [pc, #720]	; (8000b60 <main+0x304>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6013      	str	r3, [r2, #0]
  EXTI->RTSR |= EXTI_RTSR_TR0;
 8000896:	4ab2      	ldr	r2, [pc, #712]	; (8000b60 <main+0x304>)
 8000898:	4bb1      	ldr	r3, [pc, #708]	; (8000b60 <main+0x304>)
 800089a:	689b      	ldr	r3, [r3, #8]
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6093      	str	r3, [r2, #8]

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 80008a2:	f44f 7040 	mov.w	r0, #768	; 0x300
 80008a6:	f7ff fc8f 	bl	80001c8 <NVIC_PriorityGroupConfig>

  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_InitStructure.NVIC_IRQChannel = I2C1_EV_IRQn; //TIM4 IRQ Channel
 80008aa:	231f      	movs	r3, #31
 80008ac:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;//Preemption Priority
 80008b0:	2300      	movs	r3, #0
 80008b2:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; //Sub Priority
 80008b6:	2300      	movs	r3, #0
 80008b8:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80008bc:	2301      	movs	r3, #1
 80008be:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
  NVIC_Init(&NVIC_InitStructure);
 80008c2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff fc92 	bl	80001f0 <NVIC_Init>

  NVIC_InitTypeDef NVIC_InitStructure2;

  NVIC_InitStructure2.NVIC_IRQChannel = I2C1_ER_IRQn; //TIM4 IRQ Channel
 80008cc:	2320      	movs	r3, #32
 80008ce:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  NVIC_InitStructure2.NVIC_IRQChannelPreemptionPriority = 0;//Preemption Priority
 80008d2:	2300      	movs	r3, #0
 80008d4:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  NVIC_InitStructure2.NVIC_IRQChannelSubPriority = 0; //Sub Priority
 80008d8:	2300      	movs	r3, #0
 80008da:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  NVIC_InitStructure2.NVIC_IRQChannelCmd = ENABLE;
 80008de:	2301      	movs	r3, #1
 80008e0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  NVIC_Init(&NVIC_InitStructure2);
 80008e4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff fc81 	bl	80001f0 <NVIC_Init>

  NVIC_EnableIRQ(EXTI0_IRQn);
 80008ee:	2006      	movs	r0, #6
 80008f0:	f7ff ff30 	bl	8000754 <NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI0_IRQn, 0);
 80008f4:	2100      	movs	r1, #0
 80008f6:	2006      	movs	r0, #6
 80008f8:	f7ff ff46 	bl	8000788 <NVIC_SetPriority>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 80008fc:	b662      	cpsie	i
  	  PINS::PIN12,
  	  GpioModes::Output,
  	  OutputTypes::PushPull,
  	  OutputSpeed::MediumSpeed,
  	  PullUpPullDown::NoPullUpPullDown,
  	  AlternateFunction::AF0>greenLED;
 80008fe:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000902:	4618      	mov	r0, r3
 8000904:	f000 f94c 	bl	8000ba0 <_ZN4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EEC1Ev>
  	  PINS::PIN13,
	  GpioModes::Input,
	  OutputTypes::PushPull,
	  OutputSpeed::MediumSpeed,
	  PullUpPullDown::NoPullUpPullDown,
	  AlternateFunction::AF0>buttonPin;
 8000908:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800090c:	4618      	mov	r0, r3
 800090e:	f000 f97d 	bl	8000c0c <_ZN4GPIOILm1073874944ELm14ELm0ELm0ELm1ELm0ELm0EEC1Ev>
  	  PINS::PIN6,
  	  GpioModes::AlternateFunction,
  	  OutputTypes::OpenDrain,
  	  OutputSpeed::HighSpeed,
  	  PullUpPullDown::NoPullUpPullDown,
  	  AlternateFunction::AF4>sdaPin;
 8000912:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000916:	4618      	mov	r0, r3
 8000918:	f000 f9ac 	bl	8000c74 <_ZN4GPIOILm1073873920ELm7ELm2ELm1ELm2ELm0ELm4EEC1Ev>
  	  PINS::PIN7,
  	  GpioModes::AlternateFunction,
  	  OutputTypes::OpenDrain,
  	  OutputSpeed::HighSpeed,
  	  PullUpPullDown::NoPullUpPullDown,
  	  AlternateFunction::AF4>sclPin;
 800091c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000920:	4618      	mov	r0, r3
 8000922:	f000 f9dd 	bl	8000ce0 <_ZN4GPIOILm1073873920ELm8ELm2ELm1ELm2ELm0ELm4EEC1Ev>
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

  /* TODO - Add your application code here */
  I2C::send_buffer_type osc_on = {0x21, 0,0,0,0,0,0,0,0,0,0,0,0,0,0};
 8000926:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	741a      	strb	r2, [r3, #16]
 8000936:	2321      	movs	r3, #33	; 0x21
 8000938:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
  i2c.sendBytes(osc_on, 0x070);
 800093c:	2370      	movs	r3, #112	; 0x70
 800093e:	9302      	str	r3, [sp, #8]
 8000940:	466b      	mov	r3, sp
 8000942:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8000946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800094a:	6018      	str	r0, [r3, #0]
 800094c:	3304      	adds	r3, #4
 800094e:	7019      	strb	r1, [r3, #0]
 8000950:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000954:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000956:	4883      	ldr	r0, [pc, #524]	; (8000b64 <main+0x308>)
 8000958:	f7ff fdb4 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>

  Delay(0xFFFFF);
 800095c:	487e      	ldr	r0, [pc, #504]	; (8000b58 <main+0x2fc>)
 800095e:	f000 f909 	bl	8000b74 <_Z5Delaym>
  I2C::send_buffer_type no_blink = {0x81, 0,0,0,0,0,0,0,0,0,0,0,0,0,0};
 8000962:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	741a      	strb	r2, [r3, #16]
 8000972:	2381      	movs	r3, #129	; 0x81
 8000974:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  i2c.sendBytes(no_blink, 0x070);
 8000978:	2370      	movs	r3, #112	; 0x70
 800097a:	9302      	str	r3, [sp, #8]
 800097c:	466b      	mov	r3, sp
 800097e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8000982:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000986:	6018      	str	r0, [r3, #0]
 8000988:	3304      	adds	r3, #4
 800098a:	7019      	strb	r1, [r3, #0]
 800098c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000990:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000992:	4874      	ldr	r0, [pc, #464]	; (8000b64 <main+0x308>)
 8000994:	f7ff fd96 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>

  Delay(0xFFFFF);
 8000998:	486f      	ldr	r0, [pc, #444]	; (8000b58 <main+0x2fc>)
 800099a:	f000 f8eb 	bl	8000b74 <_Z5Delaym>
  I2C::send_buffer_type brightness = {0xEF, 0,0,0,0,0,0,0,0,0,0,0,0,0,0};
 800099e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
 80009ac:	741a      	strb	r2, [r3, #16]
 80009ae:	23ef      	movs	r3, #239	; 0xef
 80009b0:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
  i2c.sendBytes(brightness, 0x070);
 80009b4:	2370      	movs	r3, #112	; 0x70
 80009b6:	9302      	str	r3, [sp, #8]
 80009b8:	466b      	mov	r3, sp
 80009ba:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80009be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009c2:	6018      	str	r0, [r3, #0]
 80009c4:	3304      	adds	r3, #4
 80009c6:	7019      	strb	r1, [r3, #0]
 80009c8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80009cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80009ce:	4865      	ldr	r0, [pc, #404]	; (8000b64 <main+0x308>)
 80009d0:	f7ff fd78 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>

  Delay(0xFFFFF);
 80009d4:	4860      	ldr	r0, [pc, #384]	; (8000b58 <main+0x2fc>)
 80009d6:	f000 f8cd 	bl	8000b74 <_Z5Delaym>
  I2C::send_buffer_type all_on = {0x00, 0xFF,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00,0xFF,0x00};
 80009da:	4b63      	ldr	r3, [pc, #396]	; (8000b68 <main+0x30c>)
 80009dc:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80009e0:	461d      	mov	r5, r3
 80009e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009e6:	682b      	ldr	r3, [r5, #0]
 80009e8:	7023      	strb	r3, [r4, #0]
  i2c.sendBytes(all_on, 0x070);
 80009ea:	2370      	movs	r3, #112	; 0x70
 80009ec:	9302      	str	r3, [sp, #8]
 80009ee:	466b      	mov	r3, sp
 80009f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80009f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009f8:	6018      	str	r0, [r3, #0]
 80009fa:	3304      	adds	r3, #4
 80009fc:	7019      	strb	r1, [r3, #0]
 80009fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a04:	4857      	ldr	r0, [pc, #348]	; (8000b64 <main+0x308>)
 8000a06:	f7ff fd5d 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>

  Delay(0xFFFFF);
 8000a0a:	4853      	ldr	r0, [pc, #332]	; (8000b58 <main+0x2fc>)
 8000a0c:	f000 f8b2 	bl	8000b74 <_Z5Delaym>
  const std::array<uint8_t, 17> all_off = {0x00, 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
 8000a10:	f107 0318 	add.w	r3, r7, #24
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	741a      	strb	r2, [r3, #16]
  i2c.sendBytes(all_off, 0x070);
 8000a20:	2370      	movs	r3, #112	; 0x70
 8000a22:	9302      	str	r3, [sp, #8]
 8000a24:	466b      	mov	r3, sp
 8000a26:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000a2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a2e:	6018      	str	r0, [r3, #0]
 8000a30:	3304      	adds	r3, #4
 8000a32:	7019      	strb	r1, [r3, #0]
 8000a34:	f107 0318 	add.w	r3, r7, #24
 8000a38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a3a:	484a      	ldr	r0, [pc, #296]	; (8000b64 <main+0x308>)
 8000a3c:	f7ff fd42 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>

  Delay(0xFFFFF);
 8000a40:	4845      	ldr	r0, [pc, #276]	; (8000b58 <main+0x2fc>)
 8000a42:	f000 f897 	bl	8000b74 <_Z5Delaym>
  const std::array<uint8_t, 17> testA = {0x00, 0x7F,0x00,0x88,0x00,0x88,0x00,0x88,0x00,0x7F,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
 8000a46:	4b49      	ldr	r3, [pc, #292]	; (8000b6c <main+0x310>)
 8000a48:	1d3c      	adds	r4, r7, #4
 8000a4a:	461d      	mov	r5, r3
 8000a4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a50:	682b      	ldr	r3, [r5, #0]
 8000a52:	7023      	strb	r3, [r4, #0]
  i2c.sendBytes(testA, 0x070);
 8000a54:	2370      	movs	r3, #112	; 0x70
 8000a56:	9302      	str	r3, [sp, #8]
 8000a58:	466b      	mov	r3, sp
 8000a5a:	f107 0210 	add.w	r2, r7, #16
 8000a5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a62:	6018      	str	r0, [r3, #0]
 8000a64:	3304      	adds	r3, #4
 8000a66:	7019      	strb	r1, [r3, #0]
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a6c:	483d      	ldr	r0, [pc, #244]	; (8000b64 <main+0x308>)
 8000a6e:	f7ff fd29 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>

  bool panelOn = false;
 8000a72:	2300      	movs	r3, #0
 8000a74:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
  int displayAddress = 0x70;
 8000a78:	2370      	movs	r3, #112	; 0x70
 8000a7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

  /* Infinite loop */
  while (1)
  {
	  Delay(0xFFFFF);
 8000a7e:	4836      	ldr	r0, [pc, #216]	; (8000b58 <main+0x2fc>)
 8000a80:	f000 f878 	bl	8000b74 <_Z5Delaym>
	  i2c.sendBytes(display::characters::allCharacters[i], displayAddress);
 8000a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4839      	ldr	r0, [pc, #228]	; (8000b70 <main+0x314>)
 8000a8c:	f7ff fed7 	bl	800083e <_ZNKSt5arrayIS_IhLj17EELj72EEixEj>
 8000a90:	4603      	mov	r3, r0
 8000a92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000a96:	b2d2      	uxtb	r2, r2
 8000a98:	9202      	str	r2, [sp, #8]
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4611      	mov	r1, r2
 8000a9e:	685a      	ldr	r2, [r3, #4]
 8000aa0:	4615      	mov	r5, r2
 8000aa2:	689a      	ldr	r2, [r3, #8]
 8000aa4:	4614      	mov	r4, r2
 8000aa6:	466a      	mov	r2, sp
 8000aa8:	330c      	adds	r3, #12
 8000aaa:	6818      	ldr	r0, [r3, #0]
 8000aac:	6010      	str	r0, [r2, #0]
 8000aae:	791b      	ldrb	r3, [r3, #4]
 8000ab0:	7113      	strb	r3, [r2, #4]
 8000ab2:	462a      	mov	r2, r5
 8000ab4:	4623      	mov	r3, r4
 8000ab6:	482b      	ldr	r0, [pc, #172]	; (8000b64 <main+0x308>)
 8000ab8:	f7ff fd04 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>



	  if(buttonPressed){
 8000abc:	4b25      	ldr	r3, [pc, #148]	; (8000b54 <main+0x2f8>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d039      	beq.n	8000b3a <main+0x2de>
	  greenLED.toggle();
 8000ac6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000aca:	4618      	mov	r0, r3
 8000acc:	f000 f93e 	bl	8000d4c <_ZNK4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EE6toggleEv>
	  buttonPressed = false;
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <main+0x2f8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	701a      	strb	r2, [r3, #0]

	  	  if(panelOn){
 8000ad6:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d013      	beq.n	8000b06 <main+0x2aa>
	  		  i2c.sendBytes(all_off, 0x70);
 8000ade:	2370      	movs	r3, #112	; 0x70
 8000ae0:	9302      	str	r3, [sp, #8]
 8000ae2:	466b      	mov	r3, sp
 8000ae4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000ae8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aec:	6018      	str	r0, [r3, #0]
 8000aee:	3304      	adds	r3, #4
 8000af0:	7019      	strb	r1, [r3, #0]
 8000af2:	f107 0318 	add.w	r3, r7, #24
 8000af6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000af8:	481a      	ldr	r0, [pc, #104]	; (8000b64 <main+0x308>)
 8000afa:	f7ff fce3 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>
	  		  panelOn = false;
 8000afe:	2300      	movs	r3, #0
 8000b00:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
 8000b04:	e019      	b.n	8000b3a <main+0x2de>
	  	  }else if(!panelOn){
 8000b06:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000b0a:	f083 0301 	eor.w	r3, r3, #1
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d012      	beq.n	8000b3a <main+0x2de>
	  		  i2c.sendBytes(all_on, 0x70);
 8000b14:	2370      	movs	r3, #112	; 0x70
 8000b16:	9302      	str	r3, [sp, #8]
 8000b18:	466b      	mov	r3, sp
 8000b1a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000b1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b22:	6018      	str	r0, [r3, #0]
 8000b24:	3304      	adds	r3, #4
 8000b26:	7019      	strb	r1, [r3, #0]
 8000b28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b2e:	480d      	ldr	r0, [pc, #52]	; (8000b64 <main+0x308>)
 8000b30:	f7ff fcc8 	bl	80004c4 <_ZN9I2CMaster9sendBytesESt5arrayIhLj17EEh>
	  		  panelOn = true;
 8000b34:	2301      	movs	r3, #1
 8000b36:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
	  	  }
	  }
	i++;
 8000b3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000b3e:	3301      	adds	r3, #1
 8000b40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	if(i==71){
 8000b44:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000b48:	2b47      	cmp	r3, #71	; 0x47
 8000b4a:	d198      	bne.n	8000a7e <main+0x222>
		i = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	  Delay(0xFFFFF);
 8000b52:	e794      	b.n	8000a7e <main+0x222>
 8000b54:	2000001c 	.word	0x2000001c
 8000b58:	000fffff 	.word	0x000fffff
 8000b5c:	40013800 	.word	0x40013800
 8000b60:	40013c00 	.word	0x40013c00
 8000b64:	20000024 	.word	0x20000024
 8000b68:	080010b4 	.word	0x080010b4
 8000b6c:	080010c8 	.word	0x080010c8
 8000b70:	080010dc 	.word	0x080010dc

08000b74 <_Z5Delaym>:
	}
  }
}
void Delay(__IO uint32_t nCount)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	1e5a      	subs	r2, r3, #1
 8000b80:	607a      	str	r2, [r7, #4]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	bf14      	ite	ne
 8000b86:	2301      	movne	r3, #1
 8000b88:	2300      	moveq	r3, #0
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d000      	beq.n	8000b92 <_Z5Delaym+0x1e>
 8000b90:	e7f4      	b.n	8000b7c <_Z5Delaym+0x8>
  {
  }
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
	...

08000ba0 <_ZN4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EEC1Ev>:
class GPIO{


public:

	GPIO(){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]

		//set mode register
		uint32_t tempMask = 0x00U;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60fb      	str	r3, [r7, #12]
		tempMask = mode << ((pinNumber-1) * 2);
 8000bac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bb0:	60fb      	str	r3, [r7, #12]

		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxModeRegister, tempMask);
 8000bb2:	68f9      	ldr	r1, [r7, #12]
 8000bb4:	4811      	ldr	r0, [pc, #68]	; (8000bfc <_ZN4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EEC1Ev+0x5c>)
 8000bb6:	f000 f8d3 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>

		//set ouput type register
		reg_access<GPIOxRegisterType, OutputType, GPIOxOutputTypeRegister, (outputType << (pinNumber-1))>::reg_or();
 8000bba:	f000 f8e3 	bl	8000d84 <_ZN10reg_accessImmLm1073873924ELm0EE6reg_orEv>

		//set output speed register
		tempMask = 0x0U;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60fb      	str	r3, [r7, #12]
		tempMask = outputSpeed << ((pinNumber-1) * 2);
 8000bc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bc6:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxOuputSpeedRegister, tempMask);
 8000bc8:	68f9      	ldr	r1, [r7, #12]
 8000bca:	480d      	ldr	r0, [pc, #52]	; (8000c00 <_ZN4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EEC1Ev+0x60>)
 8000bcc:	f000 f8c8 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>

		//set pull-up/pull-down register
		tempMask = 0x0U;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60fb      	str	r3, [r7, #12]
		tempMask = pullUpPullDown << ((pinNumber-1) * 2);
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxPullUpPullDownRegister, tempMask);
 8000bd8:	68f9      	ldr	r1, [r7, #12]
 8000bda:	480a      	ldr	r0, [pc, #40]	; (8000c04 <_ZN4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EEC1Ev+0x64>)
 8000bdc:	f000 f8c0 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		if(pinNumber <= PINS::PIN7){
			tempMask = 0x0U;
			tempMask = alternateFunction << ((pinNumber - 1) * 4);
			dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxAlternateFunctionLowRegister, tempMask);
		}else{
			tempMask = 0x0U;
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
			tempMask = alternateFunction << ((pinNumber - 9) * 4);
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
			dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxAlternateFunctionHighRegister, tempMask);
 8000be8:	68f9      	ldr	r1, [r7, #12]
 8000bea:	4807      	ldr	r0, [pc, #28]	; (8000c08 <_ZN4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EEC1Ev+0x68>)
 8000bec:	f000 f8b8 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>

		}


	}
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40020400 	.word	0x40020400
 8000c00:	40020408 	.word	0x40020408
 8000c04:	4002040c 	.word	0x4002040c
 8000c08:	40020424 	.word	0x40020424

08000c0c <_ZN4GPIOILm1073874944ELm14ELm0ELm0ELm1ELm0ELm0EEC1Ev>:
	GPIO(){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
		uint32_t tempMask = 0x00U;
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
		tempMask = mode << ((pinNumber-1) * 2);
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxModeRegister, tempMask);
 8000c1c:	68f9      	ldr	r1, [r7, #12]
 8000c1e:	4811      	ldr	r0, [pc, #68]	; (8000c64 <_ZN4GPIOILm1073874944ELm14ELm0ELm0ELm1ELm0ELm0EEC1Ev+0x58>)
 8000c20:	f000 f89e 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		reg_access<GPIOxRegisterType, OutputType, GPIOxOutputTypeRegister, (outputType << (pinNumber-1))>::reg_or();
 8000c24:	f000 f8bc 	bl	8000da0 <_ZN10reg_accessImmLm1073874948ELm0EE6reg_orEv>
		tempMask = 0x0U;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
		tempMask = outputSpeed << ((pinNumber-1) * 2);
 8000c2c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000c30:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxOuputSpeedRegister, tempMask);
 8000c32:	68f9      	ldr	r1, [r7, #12]
 8000c34:	480c      	ldr	r0, [pc, #48]	; (8000c68 <_ZN4GPIOILm1073874944ELm14ELm0ELm0ELm1ELm0ELm0EEC1Ev+0x5c>)
 8000c36:	f000 f893 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		tempMask = 0x0U;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
		tempMask = pullUpPullDown << ((pinNumber-1) * 2);
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxPullUpPullDownRegister, tempMask);
 8000c42:	68f9      	ldr	r1, [r7, #12]
 8000c44:	4809      	ldr	r0, [pc, #36]	; (8000c6c <_ZN4GPIOILm1073874944ELm14ELm0ELm0ELm1ELm0ELm0EEC1Ev+0x60>)
 8000c46:	f000 f88b 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
			tempMask = 0x0U;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
			tempMask = alternateFunction << ((pinNumber - 9) * 4);
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
			dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxAlternateFunctionHighRegister, tempMask);
 8000c52:	68f9      	ldr	r1, [r7, #12]
 8000c54:	4806      	ldr	r0, [pc, #24]	; (8000c70 <_ZN4GPIOILm1073874944ELm14ELm0ELm0ELm1ELm0ELm0EEC1Ev+0x64>)
 8000c56:	f000 f883 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
	}
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40020800 	.word	0x40020800
 8000c68:	40020808 	.word	0x40020808
 8000c6c:	4002080c 	.word	0x4002080c
 8000c70:	40020824 	.word	0x40020824

08000c74 <_ZN4GPIOILm1073873920ELm7ELm2ELm1ELm2ELm0ELm4EEC1Ev>:
	GPIO(){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
		uint32_t tempMask = 0x00U;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
		tempMask = mode << ((pinNumber-1) * 2);
 8000c80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c84:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxModeRegister, tempMask);
 8000c86:	68f9      	ldr	r1, [r7, #12]
 8000c88:	4811      	ldr	r0, [pc, #68]	; (8000cd0 <_ZN4GPIOILm1073873920ELm7ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x5c>)
 8000c8a:	f000 f869 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		reg_access<GPIOxRegisterType, OutputType, GPIOxOutputTypeRegister, (outputType << (pinNumber-1))>::reg_or();
 8000c8e:	f000 f895 	bl	8000dbc <_ZN10reg_accessImmLm1073873924ELm64EE6reg_orEv>
		tempMask = 0x0U;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
		tempMask = outputSpeed << ((pinNumber-1) * 2);
 8000c96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c9a:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxOuputSpeedRegister, tempMask);
 8000c9c:	68f9      	ldr	r1, [r7, #12]
 8000c9e:	480d      	ldr	r0, [pc, #52]	; (8000cd4 <_ZN4GPIOILm1073873920ELm7ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x60>)
 8000ca0:	f000 f85e 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		tempMask = 0x0U;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
		tempMask = pullUpPullDown << ((pinNumber-1) * 2);
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxPullUpPullDownRegister, tempMask);
 8000cac:	68f9      	ldr	r1, [r7, #12]
 8000cae:	480a      	ldr	r0, [pc, #40]	; (8000cd8 <_ZN4GPIOILm1073873920ELm7ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x64>)
 8000cb0:	f000 f856 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
			tempMask = 0x0U;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
			tempMask = alternateFunction << ((pinNumber - 1) * 4);
 8000cb8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000cbc:	60fb      	str	r3, [r7, #12]
			dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxAlternateFunctionLowRegister, tempMask);
 8000cbe:	68f9      	ldr	r1, [r7, #12]
 8000cc0:	4806      	ldr	r0, [pc, #24]	; (8000cdc <_ZN4GPIOILm1073873920ELm7ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x68>)
 8000cc2:	f000 f84d 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
	}
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020400 	.word	0x40020400
 8000cd4:	40020408 	.word	0x40020408
 8000cd8:	4002040c 	.word	0x4002040c
 8000cdc:	40020420 	.word	0x40020420

08000ce0 <_ZN4GPIOILm1073873920ELm8ELm2ELm1ELm2ELm0ELm4EEC1Ev>:
	GPIO(){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
		uint32_t tempMask = 0x00U;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
		tempMask = mode << ((pinNumber-1) * 2);
 8000cec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cf0:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxModeRegister, tempMask);
 8000cf2:	68f9      	ldr	r1, [r7, #12]
 8000cf4:	4811      	ldr	r0, [pc, #68]	; (8000d3c <_ZN4GPIOILm1073873920ELm8ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x5c>)
 8000cf6:	f000 f833 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		reg_access<GPIOxRegisterType, OutputType, GPIOxOutputTypeRegister, (outputType << (pinNumber-1))>::reg_or();
 8000cfa:	f000 f86f 	bl	8000ddc <_ZN10reg_accessImmLm1073873924ELm128EE6reg_orEv>
		tempMask = 0x0U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
		tempMask = outputSpeed << ((pinNumber-1) * 2);
 8000d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d06:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxOuputSpeedRegister, tempMask);
 8000d08:	68f9      	ldr	r1, [r7, #12]
 8000d0a:	480d      	ldr	r0, [pc, #52]	; (8000d40 <_ZN4GPIOILm1073873920ELm8ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x60>)
 8000d0c:	f000 f828 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
		tempMask = 0x0U;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
		tempMask = pullUpPullDown << ((pinNumber-1) * 2);
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]
		dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxPullUpPullDownRegister, tempMask);
 8000d18:	68f9      	ldr	r1, [r7, #12]
 8000d1a:	480a      	ldr	r0, [pc, #40]	; (8000d44 <_ZN4GPIOILm1073873920ELm8ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x64>)
 8000d1c:	f000 f820 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
			tempMask = 0x0U;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
			tempMask = alternateFunction << ((pinNumber - 1) * 4);
 8000d24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d28:	60fb      	str	r3, [r7, #12]
			dynamic_access<GPIOxRegisterType, uint32_t>::reg_or(GPIOxAlternateFunctionLowRegister, tempMask);
 8000d2a:	68f9      	ldr	r1, [r7, #12]
 8000d2c:	4806      	ldr	r0, [pc, #24]	; (8000d48 <_ZN4GPIOILm1073873920ELm8ELm2ELm1ELm2ELm0ELm4EEC1Ev+0x68>)
 8000d2e:	f000 f817 	bl	8000d60 <_ZN14dynamic_accessImmE6reg_orEmm>
	}
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4618      	mov	r0, r3
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40020400 	.word	0x40020400
 8000d40:	40020408 	.word	0x40020408
 8000d44:	4002040c 	.word	0x4002040c
 8000d48:	40020420 	.word	0x40020420

08000d4c <_ZNK4GPIOILm1073873920ELm13ELm1ELm0ELm1ELm0ELm0EE6toggleEv>:

	void toggle() const{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]

		reg_access<GPIOxRegisterType, GPIOxRegisterType, GPIOxOutputDataRegister, bitPosition>::reg_xor();
 8000d54:	f7ff fcb2 	bl	80006bc <_ZN10reg_accessImmLm1073873940ELm4096EE7reg_xorEv>
	}
 8000d58:	bf00      	nop
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <_ZN14dynamic_accessImmE6reg_orEmm>:
        static void reg_or (const register_address_type address, const register_value_type value) { *reinterpret_cast<volatile register_value_type*>(address) |= value; }
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	6811      	ldr	r1, [r2, #0]
 8000d70:	683a      	ldr	r2, [r7, #0]
 8000d72:	430a      	orrs	r2, r1
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <_ZN10reg_accessImmLm1073873924ELm0EE6reg_orEv>:
    static void reg_or()
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) |= value;
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <_ZN10reg_accessImmLm1073873924ELm0EE6reg_orEv+0x18>)
 8000d8a:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <_ZN10reg_accessImmLm1073873924ELm0EE6reg_orEv+0x18>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	6013      	str	r3, [r2, #0]
    }
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	40020404 	.word	0x40020404

08000da0 <_ZN10reg_accessImmLm1073874948ELm0EE6reg_orEv>:
    static void reg_or()
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) |= value;
 8000da4:	4a04      	ldr	r2, [pc, #16]	; (8000db8 <_ZN10reg_accessImmLm1073874948ELm0EE6reg_orEv+0x18>)
 8000da6:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <_ZN10reg_accessImmLm1073874948ELm0EE6reg_orEv+0x18>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6013      	str	r3, [r2, #0]
    }
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	40020804 	.word	0x40020804

08000dbc <_ZN10reg_accessImmLm1073873924ELm64EE6reg_orEv>:
    static void reg_or()
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) |= value;
 8000dc0:	4a05      	ldr	r2, [pc, #20]	; (8000dd8 <_ZN10reg_accessImmLm1073873924ELm64EE6reg_orEv+0x1c>)
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <_ZN10reg_accessImmLm1073873924ELm64EE6reg_orEv+0x1c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dca:	6013      	str	r3, [r2, #0]
    }
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	40020404 	.word	0x40020404

08000ddc <_ZN10reg_accessImmLm1073873924ELm128EE6reg_orEv>:
    static void reg_or()
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) |= value;
 8000de0:	4a05      	ldr	r2, [pc, #20]	; (8000df8 <_ZN10reg_accessImmLm1073873924ELm128EE6reg_orEv+0x1c>)
 8000de2:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <_ZN10reg_accessImmLm1073873924ELm128EE6reg_orEv+0x1c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dea:	6013      	str	r3, [r2, #0]
    }
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40020404 	.word	0x40020404

08000dfc <_Z41__static_initialization_and_destruction_0ii>:
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d108      	bne.n	8000e1e <_Z41__static_initialization_and_destruction_0ii+0x22>
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d103      	bne.n	8000e1e <_Z41__static_initialization_and_destruction_0ii+0x22>
I2CMaster i2c(I2C::BaseRegisters::I2C1_Base);
 8000e16:	4904      	ldr	r1, [pc, #16]	; (8000e28 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8000e18:	4804      	ldr	r0, [pc, #16]	; (8000e2c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8000e1a:	f7ff fad7 	bl	80003cc <_ZN9I2CMasterC1Em>
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40005400 	.word	0x40005400
 8000e2c:	20000024 	.word	0x20000024

08000e30 <_GLOBAL__sub_I_buttonPressed>:
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f7ff ffdf 	bl	8000dfc <_Z41__static_initialization_and_destruction_0ii>
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e78 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e44:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e46:	e003      	b.n	8000e50 <LoopCopyDataInit>

08000e48 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e48:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e4a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e4c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e4e:	3104      	adds	r1, #4

08000e50 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e50:	480b      	ldr	r0, [pc, #44]	; (8000e80 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e52:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e54:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e56:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e58:	d3f6      	bcc.n	8000e48 <CopyDataInit>
  ldr  r2, =_sbss
 8000e5a:	4a0b      	ldr	r2, [pc, #44]	; (8000e88 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e5c:	e002      	b.n	8000e64 <LoopFillZerobss>

08000e5e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e5e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e60:	f842 3b04 	str.w	r3, [r2], #4

08000e64 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e64:	4b09      	ldr	r3, [pc, #36]	; (8000e8c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e66:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e68:	d3f9      	bcc.n	8000e5e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e6a:	f000 f841 	bl	8000ef0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e6e:	f000 f8f1 	bl	8001054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e72:	f7ff fcf3 	bl	800085c <main>
  bx  lr    
 8000e76:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e78:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000e7c:	080015b0 	.word	0x080015b0
  ldr  r0, =_sdata
 8000e80:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e84:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000e88:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000e8c:	20000060 	.word	0x20000060

08000e90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e90:	e7fe      	b.n	8000e90 <ADC_IRQHandler>

08000e92 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0
}
 8000e96:	bf00      	nop
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <HardFault_Handler+0x4>

08000ea6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000eaa:	e7fe      	b.n	8000eaa <MemManage_Handler+0x4>

08000eac <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <BusFault_Handler+0x4>

08000eb2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000eb6:	e7fe      	b.n	8000eb6 <UsageFault_Handler+0x4>

08000eb8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef4:	4a16      	ldr	r2, [pc, #88]	; (8000f50 <SystemInit+0x60>)
 8000ef6:	4b16      	ldr	r3, [pc, #88]	; (8000f50 <SystemInit+0x60>)
 8000ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f04:	4a13      	ldr	r2, [pc, #76]	; (8000f54 <SystemInit+0x64>)
 8000f06:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <SystemInit+0x64>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f043 0301 	orr.w	r3, r3, #1
 8000f0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f10:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <SystemInit+0x64>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <SystemInit+0x64>)
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <SystemInit+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000f20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f26:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <SystemInit+0x64>)
 8000f28:	4a0b      	ldr	r2, [pc, #44]	; (8000f58 <SystemInit+0x68>)
 8000f2a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f2c:	4a09      	ldr	r2, [pc, #36]	; (8000f54 <SystemInit+0x64>)
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <SystemInit+0x64>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <SystemInit+0x64>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000f3e:	f000 f80d 	bl	8000f5c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f42:	4b03      	ldr	r3, [pc, #12]	; (8000f50 <SystemInit+0x60>)
 8000f44:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f48:	609a      	str	r2, [r3, #8]
#endif
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	e000ed00 	.word	0xe000ed00
 8000f54:	40023800 	.word	0x40023800
 8000f58:	24003010 	.word	0x24003010

08000f5c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	2300      	movs	r3, #0
 8000f68:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000f6a:	4a36      	ldr	r2, [pc, #216]	; (8001044 <SetSysClock+0xe8>)
 8000f6c:	4b35      	ldr	r3, [pc, #212]	; (8001044 <SetSysClock+0xe8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f74:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000f76:	4b33      	ldr	r3, [pc, #204]	; (8001044 <SetSysClock+0xe8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3301      	adds	r3, #1
 8000f84:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d103      	bne.n	8000f94 <SetSysClock+0x38>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000f92:	d1f0      	bne.n	8000f76 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000f94:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <SetSysClock+0xe8>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d002      	beq.n	8000fa6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	603b      	str	r3, [r7, #0]
 8000fa4:	e001      	b.n	8000faa <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d142      	bne.n	8001036 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000fb0:	4a24      	ldr	r2, [pc, #144]	; (8001044 <SetSysClock+0xe8>)
 8000fb2:	4b24      	ldr	r3, [pc, #144]	; (8001044 <SetSysClock+0xe8>)
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fba:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000fbc:	4a22      	ldr	r2, [pc, #136]	; (8001048 <SetSysClock+0xec>)
 8000fbe:	4b22      	ldr	r3, [pc, #136]	; (8001048 <SetSysClock+0xec>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fc6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000fc8:	4a1e      	ldr	r2, [pc, #120]	; (8001044 <SetSysClock+0xe8>)
 8000fca:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <SetSysClock+0xe8>)
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000fd0:	4a1c      	ldr	r2, [pc, #112]	; (8001044 <SetSysClock+0xe8>)
 8000fd2:	4b1c      	ldr	r3, [pc, #112]	; (8001044 <SetSysClock+0xe8>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fda:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000fdc:	4a19      	ldr	r2, [pc, #100]	; (8001044 <SetSysClock+0xe8>)
 8000fde:	4b19      	ldr	r3, [pc, #100]	; (8001044 <SetSysClock+0xe8>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000fe6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000fe8:	4b16      	ldr	r3, [pc, #88]	; (8001044 <SetSysClock+0xe8>)
 8000fea:	4a18      	ldr	r2, [pc, #96]	; (800104c <SetSysClock+0xf0>)
 8000fec:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000fee:	4a15      	ldr	r2, [pc, #84]	; (8001044 <SetSysClock+0xe8>)
 8000ff0:	4b14      	ldr	r3, [pc, #80]	; (8001044 <SetSysClock+0xe8>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ff8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000ffa:	bf00      	nop
 8000ffc:	4b11      	ldr	r3, [pc, #68]	; (8001044 <SetSysClock+0xe8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0f9      	beq.n	8000ffc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <SetSysClock+0xf4>)
 800100a:	f240 7205 	movw	r2, #1797	; 0x705
 800100e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001010:	4a0c      	ldr	r2, [pc, #48]	; (8001044 <SetSysClock+0xe8>)
 8001012:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <SetSysClock+0xe8>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	f023 0303 	bic.w	r3, r3, #3
 800101a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800101c:	4a09      	ldr	r2, [pc, #36]	; (8001044 <SetSysClock+0xe8>)
 800101e:	4b09      	ldr	r3, [pc, #36]	; (8001044 <SetSysClock+0xe8>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f043 0302 	orr.w	r3, r3, #2
 8001026:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001028:	bf00      	nop
 800102a:	4b06      	ldr	r3, [pc, #24]	; (8001044 <SetSysClock+0xe8>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f003 030c 	and.w	r3, r3, #12
 8001032:	2b08      	cmp	r3, #8
 8001034:	d1f9      	bne.n	800102a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40023800 	.word	0x40023800
 8001048:	40007000 	.word	0x40007000
 800104c:	07405419 	.word	0x07405419
 8001050:	40023c00 	.word	0x40023c00

08001054 <__libc_init_array>:
 8001054:	b570      	push	{r4, r5, r6, lr}
 8001056:	4e0d      	ldr	r6, [pc, #52]	; (800108c <__libc_init_array+0x38>)
 8001058:	4c0d      	ldr	r4, [pc, #52]	; (8001090 <__libc_init_array+0x3c>)
 800105a:	1ba4      	subs	r4, r4, r6
 800105c:	10a4      	asrs	r4, r4, #2
 800105e:	2500      	movs	r5, #0
 8001060:	42a5      	cmp	r5, r4
 8001062:	d109      	bne.n	8001078 <__libc_init_array+0x24>
 8001064:	4e0b      	ldr	r6, [pc, #44]	; (8001094 <__libc_init_array+0x40>)
 8001066:	4c0c      	ldr	r4, [pc, #48]	; (8001098 <__libc_init_array+0x44>)
 8001068:	f000 f818 	bl	800109c <_init>
 800106c:	1ba4      	subs	r4, r4, r6
 800106e:	10a4      	asrs	r4, r4, #2
 8001070:	2500      	movs	r5, #0
 8001072:	42a5      	cmp	r5, r4
 8001074:	d105      	bne.n	8001082 <__libc_init_array+0x2e>
 8001076:	bd70      	pop	{r4, r5, r6, pc}
 8001078:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800107c:	4798      	blx	r3
 800107e:	3501      	adds	r5, #1
 8001080:	e7ee      	b.n	8001060 <__libc_init_array+0xc>
 8001082:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001086:	4798      	blx	r3
 8001088:	3501      	adds	r5, #1
 800108a:	e7f2      	b.n	8001072 <__libc_init_array+0x1e>
 800108c:	080015a4 	.word	0x080015a4
 8001090:	080015a4 	.word	0x080015a4
 8001094:	080015a4 	.word	0x080015a4
 8001098:	080015ac 	.word	0x080015ac

0800109c <_init>:
 800109c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800109e:	bf00      	nop
 80010a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010a2:	bc08      	pop	{r3}
 80010a4:	469e      	mov	lr, r3
 80010a6:	4770      	bx	lr

080010a8 <_fini>:
 80010a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010aa:	bf00      	nop
 80010ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010ae:	bc08      	pop	{r3}
 80010b0:	469e      	mov	lr, r3
 80010b2:	4770      	bx	lr
