<?xml version="1.0" encoding="utf-8" ?>

<module name="CORE_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CM_FCLKEN1_CORE" acronym="CM_FCLKEN1_CORE" offset="0x0" width="32" description="Controls the module functional clock activity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="EN_MMC3" width="1" begin="30" end="30" resetval="0x0" description="MMC3 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MMC3_0" description="MMC3 functional clock is disabled"/>
			<bitenum value="1" token="EN_MMC3_1" description="MMC3 functional clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="EN_MMC2" width="1" begin="25" end="25" resetval="0x0" description="MMC2 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MMC2_0" description="MMC2 functional clock is disabled"/>
			<bitenum value="1" token="EN_MMC2_1" description="MMC2 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MMC1" width="1" begin="24" end="24" resetval="0x0" description="MMC1 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MMC1_0" description="MMC 1 functional clock is disabled"/>
			<bitenum value="1" token="EN_MMC1_1" description="MMC 1 functional clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="EN_HDQ" width="1" begin="22" end="22" resetval="0x0" description="HDQ-1 wire functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_HDQ_0" description="HDQ functional clock is disabled"/>
			<bitenum value="1" token="EN_HDQ_1" description="HDQ functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI4" width="1" begin="21" end="21" resetval="0x0" description="McSPI 4 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI4_0" description="McSPI 4 functional clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI4_1" description="McSPI 4 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI3" width="1" begin="20" end="20" resetval="0x0" description="McSPI 3 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI3_0" description="McSPI 3 functional clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI3_1" description="McSPI 3 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI2" width="1" begin="19" end="19" resetval="0x0" description="McSPI 2 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI2_0" description="McSPI 2 functional clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI2_1" description="McSPI 2 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI1" width="1" begin="18" end="18" resetval="0x0" description="McSPI 1 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI1_0" description="McSPI 1 functional clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI1_1" description="McSPI 1 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_I2C3" width="1" begin="17" end="17" resetval="0x0" description="I2C 3 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_I2C3_0" description="I2C 3 functional clock is disabled"/>
			<bitenum value="1" token="EN_I2C3_1" description="I2C 3 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_I2C2" width="1" begin="16" end="16" resetval="0x0" description="I2C 2 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_I2C2_0" description="I2C 2 functional clock is disabled"/>
			<bitenum value="1" token="EN_I2C2_1" description="I2C 2 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_I2C1" width="1" begin="15" end="15" resetval="0x0" description="I2C 1 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_I2C1_0" description="I2C 1 functional clock is disabled"/>
			<bitenum value="1" token="EN_I2C1_1" description="I2C 1 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_UART2" width="1" begin="14" end="14" resetval="0x0" description="UART 2 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_UART2_0" description="UART 2 functional clock is disabled"/>
			<bitenum value="1" token="EN_UART2_1" description="UART 2 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_UART1" width="1" begin="13" end="13" resetval="0x0" description="UART 1 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_UART1_0" description="UART 1 functional clock is disabled"/>
			<bitenum value="1" token="EN_UART1_1" description="UART 1 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_GPT11" width="1" begin="12" end="12" resetval="0x0" description="GPTIMER 11 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_GPT11_0" description="GPTIMER 11 functional clock is disabled"/>
			<bitenum value="1" token="EN_GPT11_1" description="GPTIMER 11 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_GPT10" width="1" begin="11" end="11" resetval="0x0" description="GPTIMER 10 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_GPT10_0" description="GPTIMER 10 functional clock is disabled"/>
			<bitenum value="1" token="EN_GPT10_1" description="GPTIMER 10 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCBSP5" width="1" begin="10" end="10" resetval="0x0" description="McBSP 5 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCBSP5_0" description="McBSP 5 functional clock is disabled"/>
			<bitenum value="1" token="EN_MCBSP5_1" description="McBSP 5 functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCBSP1" width="1" begin="9" end="9" resetval="0x0" description="McBSP 1 functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCBSP1_0" description="McBSP 1 functional clock is disabled"/>
			<bitenum value="1" token="EN_MCBSP1_1" description="McBSP 1 functional clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="8" begin="8" end="1" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="CM_FCLKEN3_CORE" acronym="CM_FCLKEN3_CORE" offset="0x8" width="32" description="Controls the module functional clock activity.">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="EN_USBTLL" width="1" begin="2" end="2" resetval="0x0" description="USB TLL functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_USBTLL_0" description="USB TLL functional clock is disabled"/>
			<bitenum value="1" token="EN_USBTLL_1" description="USB TLL functional clock is enabled"/>
		</bitfield>
		<bitfield id="EN_TS" width="1" begin="1" end="1" resetval="0x0" description="Temperature Sensors functional clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_TS_0" description="Temperature Sensors functional clock is disabled (for both BandGap)"/>
			<bitenum value="1" token="EN_TS_1" description="Temperature Sensors functional clock is enabled (for both BandGap)"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
	</register>
	<register id="CM_ICLKEN1_CORE" acronym="CM_ICLKEN1_CORE" offset="0x10" width="32" description="Controls the modules interface clock activity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="EN_MMC3" width="1" begin="30" end="30" resetval="0x0" description="MMC SDIO 3 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MMC3_0" description="MMC 3 interface clock is disabled"/>
			<bitenum value="1" token="EN_MMC3_1" description="MMC 3 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_ICR" width="1" begin="29" end="29" resetval="0x0" description="ICR interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_ICR_0" description="ICR interface clock is disabled"/>
			<bitenum value="1" token="EN_ICR_1" description="ICR interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
		<bitfield id="EN_MMC2" width="1" begin="25" end="25" resetval="0x0" description="MMC SDIO 2 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MMC2_0" description="MMC 2 interface clock is disabled"/>
			<bitenum value="1" token="EN_MMC2_1" description="MMC 2 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MMC1" width="1" begin="24" end="24" resetval="0x0" description="MMC SDIO 1 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MMC1_0" description="MMC 1 interface clock is disabled"/>
			<bitenum value="1" token="EN_MMC1_1" description="MMC 1 interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="EN_HDQ" width="1" begin="22" end="22" resetval="0x0" description="HDQ-wire interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_HDQ_0" description="HDQ interface clock is disabled"/>
			<bitenum value="1" token="EN_HDQ_1" description="HDQ interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI4" width="1" begin="21" end="21" resetval="0x0" description="McSPI 4 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI4_0" description="McSPI 4 interface clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI4_1" description="McSPI 4 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI3" width="1" begin="20" end="20" resetval="0x0" description="McSPI 3 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI3_0" description="McSPI 3 interface clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI3_1" description="McSPI 3 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI2" width="1" begin="19" end="19" resetval="0x0" description="McSPI 2 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI2_0" description="McSPI 2 interface clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI2_1" description="McSPI 2 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCSPI1" width="1" begin="18" end="18" resetval="0x0" description="McSPI 1 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCSPI1_0" description="McSPI 1 interface clock is disabled"/>
			<bitenum value="1" token="EN_MCSPI1_1" description="McSPI 1 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_I2C3" width="1" begin="17" end="17" resetval="0x0" description="I2C 3 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_I2C3_0" description="I2C 3 interface clock is disabled"/>
			<bitenum value="1" token="EN_I2C3_1" description="I2C 3 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_I2C2" width="1" begin="16" end="16" resetval="0x0" description="I2C 2 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_I2C2_0" description="I2C 2 interface clock is disabled"/>
			<bitenum value="1" token="EN_I2C2_1" description="I2C 2 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_I2C1" width="1" begin="15" end="15" resetval="0x0" description="I2C 1 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_I2C1_0" description="I2C 1 interface clock is disabled"/>
			<bitenum value="1" token="EN_I2C1_1" description="I2C 1 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_UART2" width="1" begin="14" end="14" resetval="0x0" description="UART 2 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_UART2_0" description="UART 2 interface clock is disabled"/>
			<bitenum value="1" token="EN_UART2_1" description="UART 2 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_UART1" width="1" begin="13" end="13" resetval="0x0" description="UART 1 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_UART1_0" description="UART 1 interface clock is disabled"/>
			<bitenum value="1" token="EN_UART1_1" description="UART 1 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_GPT11" width="1" begin="12" end="12" resetval="0x0" description="GPTIMER 11 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_GPT11_0" description="GPTIMER 11 interface clock is disabled"/>
			<bitenum value="1" token="EN_GPT11_1" description="GPTIMER 11 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_GPT10" width="1" begin="11" end="11" resetval="0x0" description="GPTIMER 10 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_GPT10_0" description="GPTIMER 10 interface clock is disabled"/>
			<bitenum value="1" token="EN_GPT10_1" description="GPTIMER 10 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCBSP5" width="1" begin="10" end="10" resetval="0x0" description="McBSP 5 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCBSP5_0" description="McBSP 5 interface clock is disabled"/>
			<bitenum value="1" token="EN_MCBSP5_1" description="McBSP 5 interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_MCBSP1" width="1" begin="9" end="9" resetval="0x0" description="McBSP 1 interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_MCBSP1_0" description="McBSP 1 interface clock is disabled"/>
			<bitenum value="1" token="EN_MCBSP1_1" description="McBSP 1 interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="EN_MAILBOXES" width="1" begin="7" end="7" resetval="0x0" description="Mailboxes interface clock control" range="" rwaccess="RW">
			<bitenum value="0" token="EN_MAILBOXES_0" description="Maiboxes interface clock is disabled"/>
			<bitenum value="1" token="EN_MAILBOXES_1" description="Mailboxes interface clock is enabled"/>
		</bitfield>
		<bitfield id="EN_OMAPCTRL_EN_SCMCTRL" width="1" begin="6" end="6" resetval="0x1" description="System Control Module interface clock control" range="" rwaccess="RW">
			<bitenum value="0" token="EN_OMAPCTRL EN_SCMCTRL_0" description="SCM interface clock is disabled"/>
			<bitenum value="1" token="EN_OMAPCTRL EN_SCMCTRL_1" description="SCM interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="EN_HSOTGUSB" width="1" begin="4" end="4" resetval="0x0" description="HS OTG USB interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_HSOTGUSB_0" description="HS OTG USB interface clock is disabled"/>
			<bitenum value="1" token="EN_HSOTGUSB_1" description="HS OTG USB interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x01" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="EN_SDRC" width="1" begin="1" end="1" resetval="0x1" description="SDRC interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_SDRC_0" description="SDRC interface clock is disabled"/>
			<bitenum value="1" token="EN_SDRC_1" description="SDRC interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="CM_ICLKEN3_CORE" acronym="CM_ICLKEN3_CORE" offset="0x18" width="32" description="Controls the module interface clock activity.">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="EN_USBTLL" width="1" begin="2" end="2" resetval="0x0" description="USB TLL interface clock control." range="" rwaccess="RW">
			<bitenum value="0" token="EN_USBTLL_0" description="USB TLL interface clock is disabled"/>
			<bitenum value="1" token="EN_USBTLL_1" description="USB TLL interface clock is enabled"/>
		</bitfield>
		<bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
	</register>
	<register id="CM_IDLEST1_CORE" acronym="CM_IDLEST1_CORE" offset="0x20" width="32" description="CORE modules access availability monitoring. This register is read only and automatically updated.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="ST_MMC3" width="1" begin="30" end="30" resetval="0x1" description="MMC 3 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MMC3_0" description="MMC 3 can be accessed."/>
			<bitenum value="1" token="ST_MMC3_1" description="MMC 3 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_ICR" width="1" begin="29" end="29" resetval="0x1" description="ICR idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_ICR_0" description="ICR can be accessed."/>
			<bitenum value="1" token="ST_ICR_1" description="ICR cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0x7" description="Reserved for non-GP devices." range="" rwaccess="R"/>
		<bitfield id="ST_MMC2" width="1" begin="25" end="25" resetval="0x1" description="MMC 2 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MMC2_0" description="MMC 2 can be accessed."/>
			<bitenum value="1" token="ST_MMC2_1" description="MMC 2 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MMC1" width="1" begin="24" end="24" resetval="0x1" description="MMC SDIO 1 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MMC1_0" description="MMC 1 can be accessed."/>
			<bitenum value="1" token="ST_MMC1_1" description="MMC 1 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x1" description="Read returns 1." range="" rwaccess="R"/>
		<bitfield id="ST_HDQ" width="1" begin="22" end="22" resetval="0x1" description="HDQ-1 wire idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_HDQ_0" description="HDQ can be accessed."/>
			<bitenum value="1" token="ST_HDQ_1" description="HDQ cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MCSPI4" width="1" begin="21" end="21" resetval="0x1" description="McSPI 4 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MCSPI4_0" description="McSPI 4 can be accessed."/>
			<bitenum value="1" token="ST_MCSPI4_1" description="McSPI 4 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MCSPI3" width="1" begin="20" end="20" resetval="0x1" description="McSPI 3 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MCSPI3_0" description="McSPI 3 can be accessed."/>
			<bitenum value="1" token="ST_MCSPI3_1" description="McSPI 3 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MCSPI2" width="1" begin="19" end="19" resetval="0x1" description="McSPI 2 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MCSPI2_0" description="McSPI 2 can be accessed."/>
			<bitenum value="1" token="ST_MCSPI2_1" description="McSPI 2 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MCSPI1" width="1" begin="18" end="18" resetval="0x1" description="McSPI 1 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MCSPI1_0" description="McSPI 1 can be accessed."/>
			<bitenum value="1" token="ST_MCSPI1_1" description="McSPI 1 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_I2C3" width="1" begin="17" end="17" resetval="0x1" description="I2C 3 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_I2C3_0" description="I2C 3 can be accessed."/>
			<bitenum value="1" token="ST_I2C3_1" description="I2C 3 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_I2C2" width="1" begin="16" end="16" resetval="0x1" description="I2C 2 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_I2C2_0" description="I2C 2 can be accessed."/>
			<bitenum value="1" token="ST_I2C2_1" description="I2C 2 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_I2C1" width="1" begin="15" end="15" resetval="0x1" description="I2C 1 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_I2C1_0" description="I2C 1 can be accessed."/>
			<bitenum value="1" token="ST_I2C1_1" description="I2C 1 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_UART2" width="1" begin="14" end="14" resetval="0x1" description="UART 2 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_UART2_0" description="UART 2 can be accessed."/>
			<bitenum value="1" token="ST_UART2_1" description="UART 2 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_UART1" width="1" begin="13" end="13" resetval="0x1" description="UART 1 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_UART1_0" description="UART 1 can be accessed."/>
			<bitenum value="1" token="ST_UART1_1" description="UART 1 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_GPT11" width="1" begin="12" end="12" resetval="0x1" description="GPTIMER 11 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_GPT11_0" description="GPTIMER 11 can be accessed."/>
			<bitenum value="1" token="ST_GPT11_1" description="GPTIMER 11 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_GPT10" width="1" begin="11" end="11" resetval="0x1" description="GPTIMER 10 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_GPT10_0" description="GPTIMER 10 can be accessed."/>
			<bitenum value="1" token="ST_GPT10_1" description="GPTIMER 10 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MCBSP5" width="1" begin="10" end="10" resetval="0x1" description="McBSP 5 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MCBSP5_0" description="McBSP 5 can be accessed."/>
			<bitenum value="1" token="ST_MCBSP5_1" description="McBSP 5 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_MCBSP1" width="1" begin="9" end="9" resetval="0x1" description="McBSP 1 idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_MCBSP1_0" description="McBSP 1 can be accessed."/>
			<bitenum value="1" token="ST_MCBSP1_1" description="McBSP 1 cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x1" description="Read undefined." range="" rwaccess="R"/>
		<bitfield id="ST_MAILBOXES" width="1" begin="7" end="7" resetval="0x1" description="Mailboxes idle status" range="" rwaccess="R">
			<bitenum value="0" token="ST_MAILBOXES_0" description="Mailboxes can be accessed."/>
			<bitenum value="1" token="ST_MAILBOXES_1" description="Mailboxes cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_OMAPCTRL_ST_SCMCTRL" width="1" begin="6" end="6" resetval="0x1" description="System Control Module idle status" range="" rwaccess="R">
			<bitenum value="0" token="ST_OMAPCTRL_ST_SCMCTRL_0" description="SCM can be accessed."/>
			<bitenum value="1" token="ST_OMAPCTRL_ST_SCMCTRL_1" description="SCM cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_HSOTGUSB_IDLE" width="1" begin="5" end="5" resetval="0x1" description="HS OTG USB idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_HSOTGUSB_IDLE_0" description="HS OTG USB can be accessed."/>
			<bitenum value="1" token="ST_HSOTGUSB_IDLE_1" description="HS OTG USB cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="ST_HSOTGUSB_STDBY" width="1" begin="4" end="4" resetval="0x1" description="HS OTG USB standby status." range="" rwaccess="R">
			<bitenum value="0" token="ST_HSOTGUSB_STDBY_0" description="HS OTG USB is active."/>
			<bitenum value="1" token="ST_HSOTGUSB_STDBY_1" description="HS OTG USB is in standby mode."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x1" description="Read returns 1." range="" rwaccess="R"/>
		<bitfield id="ST_SDMA" width="1" begin="2" end="2" resetval="0x1" description="System DMA standby status." range="" rwaccess="R">
			<bitenum value="0" token="ST_SDMA_0" description="System DMA is active."/>
			<bitenum value="1" token="ST_SDMA_1" description="System DMA is in standby mode."/>
		</bitfield>
		<bitfield id="ST_SDRC" width="1" begin="1" end="1" resetval="0x1" description="SDRC idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_SDRC_0" description="SDRC can be accessed."/>
			<bitenum value="1" token="ST_SDRC_1" description="SDRC cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x1" description="Read returns 1." range="" rwaccess="R"/>
	</register>
	<register id="CM_IDLEST3_CORE" acronym="CM_IDLEST3_CORE" offset="0x28" width="32" description="CORE modules access availability monitoring. This register is read only and automatically updated.">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x1" description="Read returns 1." range="" rwaccess="R"/>
		<bitfield id="ST_USBTLL" width="1" begin="2" end="2" resetval="0x1" description="USB TLL idle status." range="" rwaccess="R">
			<bitenum value="0" token="ST_USBTLL_0" description="USB TLL can be accessed."/>
			<bitenum value="1" token="ST_USBTLL_1" description="USB TLL cannot be accessed. Any access may return an error."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x1" description="Reserved for non-GP devices." range="" rwaccess="R"/>
	</register>
	<register id="CM_AUTOIDLE1_CORE" acronym="CM_AUTOIDLE1_CORE" offset="0x30" width="32" description="This register controls the automatic control of the CORE modules interface clock activity.">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="AUTO_MMC3" width="1" begin="30" end="30" resetval="0x0" description="MMC SDIO 3 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MMC3_0" description="MMC 3 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MMC3_1" description="MMC 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_ICR" width="1" begin="29" end="29" resetval="0x0" description="ICR auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_ICR_0" description="ICR interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_ICR_1" description="ICR interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
		<bitfield id="AUTO_MMC2" width="1" begin="25" end="25" resetval="0x0" description="MMC SDIO 2 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MMC2_0" description="MMC 2 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MMC2_1" description="MMC 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MMC1" width="1" begin="24" end="24" resetval="0x0" description="MMC SDIO 1 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MMC1_0" description="MMC 1 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MMC1_1" description="MMC 1 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="AUTO_HDQ" width="1" begin="22" end="22" resetval="0x0" description="HDQ-1 wire auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_HDQ_0" description="HDQ interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_HDQ_1" description="HDQ interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MCSPI4" width="1" begin="21" end="21" resetval="0x0" description="McSPI 4 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MCSPI4_0" description="McSPI 4 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MCSPI4_1" description="McSPI 4 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MCSPI3" width="1" begin="20" end="20" resetval="0x0" description="McSPI 3 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MCSPI3_0" description="McSPI 3 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MCSPI3_1" description="McSPI 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MCSPI2" width="1" begin="19" end="19" resetval="0x0" description="McSPI 2 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MCSPI2_0" description="McSPI 2 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MCSPI2_1" description="McSPI 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MCSPI1" width="1" begin="18" end="18" resetval="0x0" description="McSPI 1 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MCSPI1_0" description="McSPI 1 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MCSPI1_1" description="McSPI 1 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_I2C3" width="1" begin="17" end="17" resetval="0x0" description="I2C 3 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_I2C3_0" description="I2C 3 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_I2C3_1" description="I2C 3 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_I2C2" width="1" begin="16" end="16" resetval="0x0" description="I2C 2 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_I2C2_0" description="I2C 2 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_I2C2_1" description="I2C 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_I2C1" width="1" begin="15" end="15" resetval="0x0" description="I2C 1 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_I2C1_0" description="I2C 1 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_I2C1_1" description="I2C 1 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_UART2" width="1" begin="14" end="14" resetval="0x0" description="UART 2 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_UART2_0" description="UART 2 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_UART2_1" description="UART 2 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_UART1" width="1" begin="13" end="13" resetval="0x0" description="UART 1 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_UART1_0" description="UART 1 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_UART1_1" description="UART 1 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_GPT11" width="1" begin="12" end="12" resetval="0x0" description="GPTIMER 11 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_GPT11_0" description="GPTIMER 11 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_GPT11_1" description="GPTIMER 11 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_GPT10" width="1" begin="11" end="11" resetval="0x0" description="GPTIMER 10 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_GPT10_0" description="GPTIMER 10 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_GPT10_1" description="GPTIMER 10 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MCBSP5" width="1" begin="10" end="10" resetval="0x0" description="McBSP 5 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MCBSP5_0" description="McBSP 5 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MCBSP5_1" description="McBSP 5 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_MCBSP1" width="1" begin="9" end="9" resetval="0x0" description="McBSP 1 auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MCBSP1_0" description="McBSP 1 interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MCBSP1_1" description="McBSP 1 interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="AUTO_MAILBOXES" width="1" begin="7" end="7" resetval="0x0" description="Mailboxes auto clock control" range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_MAILBOXES_0" description="Mailboxes interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_MAILBOXES_1" description="Mailboxes interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="AUTO_OMAPCTRL_AUTO_SCMCTRL" width="1" begin="6" end="6" resetval="0x0" description="System Control Module auto clock control" range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_OMAPCTRL AUTO_SCMCTRL_0" description="SCM interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_OMAPCTRL AUTO_SCMCTRL_1" description="SCM interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="AUTO_HSOTGUSB" width="1" begin="4" end="4" resetval="0x0" description="HS OTG USB auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_HSOTGUSB_0" description="HS OTG USB interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_HSOTGUSB_1" description="HS OTG USB interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x1" description="Write 1s for future compatibility. Read returns 1." range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="CM_AUTOIDLE3_CORE" acronym="CM_AUTOIDLE3_CORE" offset="0x38" width="32" description="This register controls the automatic control of the CORE modules interface clock activity.">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="AUTO_USBTLL" width="1" begin="2" end="2" resetval="0x0" description="USB TLL auto clock control." range="" rwaccess="RW">
			<bitenum value="0" token="AUTO_USBTLL_0" description="USB TLL interface clock is unrelated to the domain state transition."/>
			<bitenum value="1" token="AUTO_USBTLL_1" description="USB TLL interface clock is automatically enabled or disabled along with the domain state transition."/>
		</bitfield>
		<bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
	</register>
	<register id="CM_CLKSEL_CORE" acronym="CM_CLKSEL_CORE" offset="0x40" width="32" description="CORE modules clock selection.">
		<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="CLKSEL_96M" width="2" begin="13" end="12" resetval="0x1" description="Selects the 96 MHz clock; Other enums: Reserved." range="" rwaccess="RW">
			<bitenum value="1" token="CLKSEL_96M_1" description="The clock 96 MHz is the DPLL4_M2_CLK divided by 1"/>
			<bitenum value="2" token="CLKSEL_96M_2" description="The clock 96 MHz is the DPLL4_M2_CLK divided by 2"/>
		</bitfield>
		<bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x1" description="Write the reset value, read returns reset value." range="" rwaccess="RW"/>
		<bitfield id="CLKSEL_GPT11" width="1" begin="7" end="7" resetval="0x0" description="Selects GPTIMER 11 source clock" range="" rwaccess="RW">
			<bitenum value="0" token="CLKSEL_GPT11_0" description="source is CM_32K_CLK"/>
			<bitenum value="1" token="CLKSEL_GPT11_1" description="source is CM_SYS_CLK"/>
		</bitfield>
		<bitfield id="CLKSEL_GPT10" width="1" begin="6" end="6" resetval="0x0" description="Selects GPTIMER 10 source clock" range="" rwaccess="RW">
			<bitenum value="0" token="CLKSEL_GPT10_0" description="source is CM_32K_CLK"/>
			<bitenum value="1" token="CLKSEL_GPT10_1" description="source is CM_SYS_CLK"/>
		</bitfield>
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="CLKSEL_L4" width="2" begin="3" end="2" resetval="0x1" description="Selects Peripherals interconnect clock (L4_CLK); Other enums: Reserved" range="" rwaccess="RW">
			<bitenum value="1" token="CLKSEL_L4_1" description="L4_CLK is L3_CLK divided by 1 (boot mode only)"/>
			<bitenum value="2" token="CLKSEL_L4_2" description="L4_CLK is L3_CLK divided by 2"/>
		</bitfield>
		<bitfield id="CLKSEL_L3" width="2" begin="1" end="0" resetval="0x1" description="Selects L3 interconnect clock (L3_CLK); Other enums: Reserved" range="" rwaccess="RW">
			<bitenum value="1" token="CLKSEL_L3_1" description="L3_CLK is CORE_CLK divided by 1"/>
			<bitenum value="2" token="CLKSEL_L3_2" description="L3_CLK is CORE_CLK divided by 2"/>
		</bitfield>
	</register>
	<register id="CM_CLKSTCTRL_CORE" acronym="CM_CLKSTCTRL_CORE" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="CLKTRCTRL_L4" width="2" begin="3" end="2" resetval="0x0" description="Controls the clock state transition of the L4 clock domain." range="" rwaccess="RW">
			<bitenum value="0" token="CLKTRCTRL_L4_0" description="Automatic transition is disabled"/>
			<bitenum value="1" token="CLKTRCTRL_L4_1" description="Reserved"/>
			<bitenum value="2" token="CLKTRCTRL_L4_2" description="Reserved"/>
			<bitenum value="3" token="CLKTRCTRL_L4_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
		</bitfield>
		<bitfield id="CLKTRCTRL_L3" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3 clock domain." range="" rwaccess="RW">
			<bitenum value="0" token="CLKTRCTRL_L3_0" description="Automatic transition is disabled"/>
			<bitenum value="1" token="CLKTRCTRL_L3_1" description="Reserved"/>
			<bitenum value="2" token="CLKTRCTRL_L3_2" description="Reserved"/>
			<bitenum value="3" token="CLKTRCTRL_L3_3" description="Automatic transition is enabled. Transition is supervised by the HardWare."/>
		</bitfield>
	</register>
	<register id="CM_CLKSTST_CORE" acronym="CM_CLKSTST_CORE" offset="0x4C" width="32" description="This register provides a status on the interface clock activity in the domain.">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
		<bitfield id="CLKACTIVITY_L4" width="1" begin="1" end="1" resetval="0x0" description="L4_ICLK interface clock activity status" range="" rwaccess="R">
			<bitenum value="0" token="CLKACTIVITY_L4_0" description="No domain interface clock activity"/>
			<bitenum value="1" token="CLKACTIVITY_L4_1" description="Domain interface clock is active"/>
		</bitfield>
		<bitfield id="CLKACTIVITY_L3" width="1" begin="0" end="0" resetval="0x0" description="L3_ICLK interface clock activity status" range="" rwaccess="R">
			<bitenum value="0" token="CLKACTIVITY_L3_0" description="No domain interface clock activity"/>
			<bitenum value="1" token="CLKACTIVITY_L3_1" description="Domain interface clock is active"/>
		</bitfield>
	</register>
</module>
