
---------- Begin Simulation Statistics ----------
final_tick                               164265569000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713392                       # Number of bytes of host memory used
host_op_rate                                   319977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   313.15                       # Real time elapsed on the host
host_tick_rate                              524564327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164266                       # Number of seconds simulated
sim_ticks                                164265569000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563766                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104323                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113543                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635702                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390254                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.642656                       # CPI: cycles per instruction
system.cpu.discardedOps                        196880                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629104                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485779                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034002                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31446769                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.608770                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164265569                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132818800                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        244245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       894087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1788662                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            385                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        77482                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36351                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88219                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       374657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 374657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26610432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26610432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130412                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130412    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              130412                       # Request fanout histogram
system.membus.respLayer1.occupancy         1220375500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           864101000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       917663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           90346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           356441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          356441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       537609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2681894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2683239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    221981568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              222086272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114215                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9917696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1008792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000746                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027311                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1008039     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    753      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1008792                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5150550000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4470251998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2635000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               764054                       # number of demand (read+write) hits
system.l2.demand_hits::total                   764163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 109                       # number of overall hits
system.l2.overall_hits::.cpu.data              764054                       # number of overall hits
system.l2.overall_hits::total                  764163                       # number of overall hits
system.l2.demand_misses::.cpu.inst                418                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             129996                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130414                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               418                       # number of overall misses
system.l2.overall_misses::.cpu.data            129996                       # number of overall misses
system.l2.overall_misses::total                130414                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44889000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14363895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14408784000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44889000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14363895000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14408784000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           894050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               894577                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          894050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              894577                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.793169                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.145401                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.793169                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.145401                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107389.952153                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110494.899843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110484.947935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107389.952153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110494.899843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110484.947935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               77482                       # number of writebacks
system.l2.writebacks::total                     77482                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        129994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130412                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       129994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130412                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11763831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11800360000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11763831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11800360000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.793169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.145399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.145781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.793169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.145399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145781                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87389.952153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90495.184393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90485.231420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87389.952153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90495.184393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90485.231420                       # average overall mshr miss latency
system.l2.replacements                         114215                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       840181                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           840181                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       840181                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       840181                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            268222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                268222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           88219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9895882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9895882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        356441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            356441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.247500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.247500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112174.044140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112174.044140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        88219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8131502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8131502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.247500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.247500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92174.044140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92174.044140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44889000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44889000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.793169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.793169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107389.952153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107389.952153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36529000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36529000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.793169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.793169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87389.952153                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87389.952153                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        495832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            495832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        41777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4468013000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4468013000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       537609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.077709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106949.110755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106949.110755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41775                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3632329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3632329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.077705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86949.826451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86949.826451                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16090.530642                       # Cycle average of tags in use
system.l2.tags.total_refs                     1788291                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.692992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.564227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.318514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15991.647901                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982088                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10129                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3707191                       # Number of tag accesses
system.l2.tags.data_accesses                  3707191                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16639232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16692736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9917696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9917696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          129994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        77482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            325716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         101294703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101620419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       325716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           325716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60375988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60375988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60375988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           325716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        101294703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            161996407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    154956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027103564500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9214                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9214                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              499418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             145885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130412                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77482                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   154964                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9524                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4651436750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1302705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9536580500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17852.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36602.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   208733                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121971                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260824                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               154964                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  114765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  123748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        84774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.662208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.472326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.664847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4011      4.73%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        54143     63.87%     68.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6734      7.94%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2416      2.85%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1065      1.26%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1051      1.24%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          758      0.89%     82.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          669      0.79%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13927     16.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        84774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.276644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.051475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.308665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9172     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           32      0.35%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9214                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.815824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.780020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.127036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5655     61.37%     61.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      2.19%     63.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3090     33.54%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      0.75%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              143      1.55%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.15%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.08%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.34%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9214                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16674624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9916224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16692736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9917696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       101.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  164264391000                       # Total gap between requests
system.mem_ctrls.avgGap                     790135.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16621120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9916224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 325716.462224655261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 101184442.370878100395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60367026.762619987130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       259988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       154964                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28006500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9508574000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3761508118250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33500.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36573.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24273432.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            297516660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            158130060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           928557000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          398296440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12966445440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27446901630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39964798560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82160645790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.169611                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 103591619750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5484960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55188989250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            307798260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            163587270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           931705740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          410495580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12966445440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27369566880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40029922560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82179521730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.284522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 103765818000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5484960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55014791000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8693067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8693067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8693067                       # number of overall hits
system.cpu.icache.overall_hits::total         8693067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          527                       # number of overall misses
system.cpu.icache.overall_misses::total           527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49963000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49963000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49963000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49963000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94806.451613                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94806.451613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94806.451613                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94806.451613                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          291                       # number of writebacks
system.cpu.icache.writebacks::total               291                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48909000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48909000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92806.451613                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92806.451613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92806.451613                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92806.451613                       # average overall mshr miss latency
system.cpu.icache.replacements                    291                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8693067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8693067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94806.451613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94806.451613                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48909000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92806.451613                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92806.451613                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.734576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693594                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16496.383302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.734576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387715                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51217823                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51217823                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51218380                       # number of overall hits
system.cpu.dcache.overall_hits::total        51218380                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       922493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         922493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       930355                       # number of overall misses
system.cpu.dcache.overall_misses::total        930355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37454698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37454698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37454698000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37454698000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52140316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52140316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52148735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52148735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40601.606733                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40601.606733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40258.501325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40258.501325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       840181                       # number of writebacks
system.cpu.dcache.writebacks::total            840181                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32419                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32419                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       890074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       890074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       894050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       894050                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32769933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32769933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33225242000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33225242000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017071                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36817.088242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36817.088242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37162.621777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37162.621777                       # average overall mshr miss latency
system.cpu.dcache.replacements                 893794                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40625947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40625947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       536198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        536198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17371551000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17371551000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41162145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41162145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32397.642289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32397.642289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       533633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       533633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16161773000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16161773000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30286.307256                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30286.307256                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10591876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10591876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       386295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       386295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20083147000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20083147000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51989.145601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51989.145601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       356441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       356441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16608160000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16608160000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46594.415345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46594.415345                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    455309000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    455309000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114514.336016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114514.336016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.967961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52112506                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            894050                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.288134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.967961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992062                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992062                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105191672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105191672                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164265569000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
