// Seed: 2736718843
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = 1;
  type_5(
      1, 1'b0, 1
  );
  always @(posedge 1) begin
    id_3 <= 1 ? id_1 : id_1;
  end
endmodule
