This is whole system of verilog code 
