Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 02:39:17 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 417         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (417)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1093)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (417)
--------------------------
 There are 417 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1093)
---------------------------------------------------
 There are 1093 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.607        0.000                      0                    6        0.171        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.607        0.000                      0                    6        0.171        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.746ns (52.064%)  route 0.687ns (47.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  slowclk_counter/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.687     6.255    slowclk_counter/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.327     6.582 r  slowclk_counter/D_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.582    slowclk_counter/D_ctr_d[3]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.189    slowclk_counter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.690     6.258    slowclk_counter/D_ctr_q_reg_n_0_[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.324     6.582 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.582    slowclk_counter/D_ctr_d[1]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.189    slowclk_counter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.344%)  route 0.672ns (53.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.672     6.277    slowclk_counter/D_ctr_q_reg_n_0_[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.401 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.401    slowclk_counter/D_ctr_d[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.145    slowclk_counter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.536%)  route 0.666ns (53.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.666     6.272    slowclk_counter/D_ctr_q_reg_n_0_[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.396 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.396    slowclk_counter/D_ctr_d[2]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.145    slowclk_counter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  D_slowclk_dff_q_reg/Q
                         net (fo=2, routed)           0.522     6.127    slowclk_edge/slowclk
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.251 r  slowclk_edge/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     6.251    slowclk_edge_n_0
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.143    D_slowclk_dff_q_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.419ns (66.917%)  route 0.207ns (33.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.149    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.568 r  slowclk_counter/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.207     5.776    slowclk_edge/Q[0]
    SLICE_X37Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.850    slowclk_edge/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
                         clock pessimism              0.277    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.240    14.852    slowclk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  9.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  slowclk_counter/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.073     1.708    slowclk_edge/Q[0]
    SLICE_X37Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_edge/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.017     1.537    slowclk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 slowclk_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.507    slowclk_edge/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  slowclk_edge/D_last_q_reg/Q
                         net (fo=1, routed)           0.097     1.745    slowclk_edge/D_last_q
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  slowclk_edge/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     1.790    slowclk_edge_n_0
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.611    D_slowclk_dff_q_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.232ns (65.678%)  route 0.121ns (34.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.121     1.756    slowclk_counter/D_ctr_q_reg_n_0_[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.104     1.860 r  slowclk_counter/D_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    slowclk_counter/D_ctr_d[3]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.614    slowclk_counter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.226ns (65.085%)  route 0.121ns (34.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.121     1.756    slowclk_counter/D_ctr_q_reg_n_0_[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.098     1.854 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    slowclk_counter/D_ctr_d[2]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    slowclk_counter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.236     1.883    slowclk_counter/D_ctr_q_reg_n_0_[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.043     1.926 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.926    slowclk_counter/D_ctr_d[1]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.614    slowclk_counter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.507    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.236     1.883    slowclk_counter/D_ctr_q_reg_n_0_[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.928 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    slowclk_counter/D_ctr_d[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    slowclk_counter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_slowclk_dff_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   slowclk_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   slowclk_counter/D_ctr_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1157 Endpoints
Min Delay          1157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.353ns  (logic 10.691ns (31.121%)  route 23.662ns (68.879%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.326    23.243    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.367 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.643    24.011    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.135 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.010    25.145    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.269 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    26.463    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.124    26.587 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.240    30.827    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    34.353 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.353    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.256ns  (logic 10.937ns (31.927%)  route 23.319ns (68.073%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.326    23.243    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.367 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.643    24.011    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.135 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.010    25.145    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.269 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.765    26.034    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I2_O)        0.150    26.184 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.326    30.510    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.746    34.256 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.256    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.975ns  (logic 10.918ns (32.135%)  route 23.057ns (67.865%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.326    23.243    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.367 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.643    24.011    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.135 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.010    25.145    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.269 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.194    26.463    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.152    26.615 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.635    30.250    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    33.975 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.975    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.951ns  (logic 10.744ns (31.647%)  route 23.207ns (68.353%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.326    23.243    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.367 r  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.643    24.011    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.135 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.010    25.145    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.957    26.226    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124    26.350 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.021    30.372    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    33.951 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.951    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.906ns  (logic 10.818ns (31.906%)  route 23.088ns (68.094%))
  Logic Levels:           30  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.977    23.894    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.150    24.044 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.478    24.523    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.328    24.851 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.041    25.892    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.124    26.016 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.343    30.359    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    33.906 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.906    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.755ns  (logic 10.920ns (32.350%)  route 22.835ns (67.650%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.326    23.243    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.367 r  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.643    24.011    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.135 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.010    25.145    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.269 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.957    26.226    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I1_O)        0.153    26.379 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.650    30.029    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    33.755 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.755    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.510ns  (logic 10.739ns (32.046%)  route 22.771ns (67.954%))
  Logic Levels:           31  (CARRY4=7 FDRE=1 LUT2=1 LUT3=2 LUT4=7 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.356     1.775    L_reg/Q[9]
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.325     2.100 r  L_reg/L_799fbc79_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.808     2.908    L_reg/L_799fbc79_remainder0__0_carry_i_22_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.326     3.234 r  L_reg/L_799fbc79_remainder0__0_carry_i_14__1/O
                         net (fo=4, routed)           0.680     3.914    L_reg/L_799fbc79_remainder0__0_carry_i_14__1_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     4.038 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.764     4.802    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X40Y24         LUT4 (Prop_lut4_I2_O)        0.150     4.952 r  L_reg/L_799fbc79_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.022     5.975    L_reg/L_799fbc79_remainder0__0_carry_i_9__1_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.332     6.307 r  L_reg/L_799fbc79_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.307    timerseg_driver/decimal_renderer/i__carry_i_23__2_0[1]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.857 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.959     8.037    L_reg/L_799fbc79_remainder0_3[4]
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.364 r  L_reg/i__carry_i_28__0/O
                         net (fo=7, routed)           0.995     9.360    L_reg/i__carry_i_28__0_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.326     9.686 r  L_reg/i__carry_i_31/O
                         net (fo=3, routed)           0.966    10.651    L_reg/i__carry_i_31_n_0
    SLICE_X38Y23         LUT5 (Prop_lut5_I3_O)        0.150    10.801 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           1.192    11.993    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.328    12.321 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.732    13.053    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.177 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.947    14.124    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.248 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    14.248    timerseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.646 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.646    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.885 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    15.730    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y24         LUT5 (Prop_lut5_I1_O)        0.302    16.032 f  L_reg/i__carry_i_26__0/O
                         net (fo=12, routed)          1.095    17.127    L_reg/L_799fbc79_remainder0_inferred__0/i__carry__1
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.251 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.974    18.225    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I3_O)        0.124    18.349 f  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.910    19.259    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.124    19.383 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.716    20.099    L_reg/i__carry_i_12__2_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.223 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[1]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.773 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.773    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.887 r  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.887    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.200 f  timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.008    22.208    timerseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.306    22.514 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.279    22.793    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I4_O)        0.124    22.917 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.326    23.243    L_reg/timerseg_OBUF[10]_inst_i_6_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.367 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.643    24.011    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.135 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           1.010    25.145    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.124    25.269 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.765    26.034    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.124    26.158 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.779    29.936    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    33.510 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    33.510    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.693ns  (logic 10.468ns (32.020%)  route 22.225ns (67.980%))
  Logic Levels:           33  (CARRY4=8 FDRE=1 LUT2=3 LUT4=6 LUT5=4 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][7]/C
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=15, routed)          1.977     2.433    L_reg/D_registers_q_reg[1][12]_0[7]
    SLICE_X48Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.557 r  L_reg/L_799fbc79_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           1.015     3.572    L_reg/L_799fbc79_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.696 r  L_reg/L_799fbc79_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.777     4.473    L_reg/L_799fbc79_remainder0__0_carry_i_11_n_0
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     4.597 r  L_reg/L_799fbc79_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.516     5.113    L_reg/L_799fbc79_remainder0__0_carry_i_13_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.150     5.263 r  L_reg/L_799fbc79_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.820     6.082    L_reg/L_799fbc79_remainder0__0_carry_i_8__0_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I2_O)        0.326     6.408 r  L_reg/L_799fbc79_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.408    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[2]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.788 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    bseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.042     8.145    L_reg/L_799fbc79_remainder0_1[7]
    SLICE_X52Y37         LUT5 (Prop_lut5_I1_O)        0.307     8.452 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=9, routed)           0.644     9.097    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.150     9.247 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=1, routed)           0.165     9.412    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           1.122    10.862    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X52Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.986 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.676    11.662    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.148    11.810 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=2, routed)           0.974    12.783    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I3_O)        0.328    13.111 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=2, routed)           0.599    13.710    L_reg/D_registers_q_reg[1][8]_0[3]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.834 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    13.834    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.235 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.235    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.474 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.878    15.352    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.302    15.654 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.115    16.768    bseg_driver/decimal_renderer/i__carry_i_23__0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=3, routed)           0.823    17.715    L_reg/i__carry_i_12__0_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.839 f  L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           1.510    19.350    L_reg/i__carry_i_14__0_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.474 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.912    20.386    L_reg/i__carry_i_9__1_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.339    20.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.234 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.234    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.348 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.348    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.462 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.462    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.684 f  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    22.346    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.299    22.645 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=2, routed)           0.439    23.084    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.124    23.208 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.620    23.828    L_reg/bseg_OBUF[10]_inst_i_19_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I5_O)        0.124    23.952 f  L_reg/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.633    24.585    L_reg/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124    24.709 r  L_reg/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.665    25.374    L_reg/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.498 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.256    26.754    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.152    26.906 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.047    28.953    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    32.693 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    32.693    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.572ns  (logic 9.991ns (30.675%)  route 22.580ns (69.325%))
  Logic Levels:           27  (CARRY4=5 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][9]/C
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=18, routed)          1.409     1.887    L_reg/D_registers_q_reg[0][12]_0[9]
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.318     2.205 f  L_reg/L_799fbc79_remainder0__0_carry_i_20/O
                         net (fo=2, routed)           0.180     2.384    L_reg/L_799fbc79_remainder0__0_carry_i_20_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I5_O)        0.328     2.712 r  L_reg/L_799fbc79_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.307     4.019    L_reg/L_799fbc79_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.143 r  L_reg/L_799fbc79_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.707     4.850    L_reg/L_799fbc79_remainder0__0_carry_i_11__1_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.974 r  L_reg/L_799fbc79_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.006     5.979    L_reg/L_799fbc79_remainder0__0_carry_i_10_n_0
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.103 r  L_reg/L_799fbc79_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.520     6.624    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.180 f  aseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.085     8.264    L_reg/L_799fbc79_remainder0[10]
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.302     8.566 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           0.915     9.481    L_reg/i__carry_i_18__0_n_0
    SLICE_X49Y25         LUT4 (Prop_lut4_I0_O)        0.118     9.599 f  L_reg/i__carry_i_20/O
                         net (fo=10, routed)          1.064    10.662    L_reg/i__carry_i_20_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.326    10.988 r  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.674    11.662    L_reg/i__carry_i_22_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I1_O)        0.150    11.812 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           1.057    12.869    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.348    13.217 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.999    14.216    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.124    14.340 r  L_reg/i__carry__0_i_2/O
                         net (fo=1, routed)           0.498    14.838    aseg_driver/decimal_renderer/i__carry__0_i_10[2]
    SLICE_X50Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.242 r  aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.242    aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.461 r  aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    16.336    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2[0]
    SLICE_X51Y28         LUT5 (Prop_lut5_I0_O)        0.295    16.631 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.623    17.254    L_reg/i__carry__0_i_19_n_0
    SLICE_X53Y27         LUT5 (Prop_lut5_I4_O)        0.124    17.378 f  L_reg/aseg_OBUF[0]_inst_i_7/O
                         net (fo=5, routed)           1.162    18.540    L_reg/aseg_OBUF[0]_inst_i_7_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    18.664 r  L_reg/i__carry__0_i_13/O
                         net (fo=10, routed)          0.792    19.456    L_reg/i__carry__0_i_13_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.580 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.590    20.170    L_reg/i__carry_i_13_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I1_O)        0.117    20.287 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.571    20.859    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0[0]
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    21.617 r  aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.617    aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.856 f  aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.811    22.666    aseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X53Y28         LUT6 (Prop_lut6_I1_O)        0.301    22.967 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           1.170    24.137    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I1_O)        0.124    24.261 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           1.000    25.262    L_reg/aseg_OBUF[9]_inst_i_1_2
    SLICE_X56Y27         LUT6 (Prop_lut6_I5_O)        0.124    25.386 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.259    26.645    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    26.769 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.308    29.077    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    32.572 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.572    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.543ns  (logic 10.466ns (32.162%)  route 22.076ns (67.838%))
  Logic Levels:           33  (CARRY4=8 FDRE=1 LUT2=3 LUT4=6 LUT5=4 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][7]/C
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[1][7]/Q
                         net (fo=15, routed)          1.977     2.433    L_reg/D_registers_q_reg[1][12]_0[7]
    SLICE_X48Y37         LUT5 (Prop_lut5_I2_O)        0.124     2.557 r  L_reg/L_799fbc79_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           1.015     3.572    L_reg/L_799fbc79_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.696 r  L_reg/L_799fbc79_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.777     4.473    L_reg/L_799fbc79_remainder0__0_carry_i_11_n_0
    SLICE_X49Y36         LUT2 (Prop_lut2_I1_O)        0.124     4.597 r  L_reg/L_799fbc79_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.516     5.113    L_reg/L_799fbc79_remainder0__0_carry_i_13_n_0
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.150     5.263 r  L_reg/L_799fbc79_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.820     6.082    L_reg/L_799fbc79_remainder0__0_carry_i_8__0_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I2_O)        0.326     6.408 r  L_reg/L_799fbc79_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.408    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[2]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.788 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.788    bseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.103 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.042     8.145    L_reg/L_799fbc79_remainder0_1[7]
    SLICE_X52Y37         LUT5 (Prop_lut5_I1_O)        0.307     8.452 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=9, routed)           0.644     9.097    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.150     9.247 r  L_reg/i__carry__0_i_22__0/O
                         net (fo=1, routed)           0.165     9.412    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.328     9.740 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=6, routed)           1.122    10.862    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X52Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.986 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.676    11.662    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.148    11.810 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=2, routed)           0.974    12.783    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I3_O)        0.328    13.111 r  L_reg/i__carry__0_i_1__1/O
                         net (fo=2, routed)           0.599    13.710    L_reg/D_registers_q_reg[1][8]_0[3]
    SLICE_X53Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.834 r  L_reg/i__carry__0_i_5__4/O
                         net (fo=1, routed)           0.000    13.834    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.235 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.235    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.474 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.878    15.352    L_reg/L_799fbc79_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.302    15.654 r  L_reg/i__carry_i_25__0/O
                         net (fo=12, routed)          1.115    16.768    bseg_driver/decimal_renderer/i__carry_i_23__0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124    16.892 f  bseg_driver/decimal_renderer/i__carry__0_i_13__1/O
                         net (fo=3, routed)           0.823    17.715    L_reg/i__carry_i_12__0_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.839 f  L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           1.510    19.350    L_reg/i__carry_i_14__0_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124    19.474 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.912    20.386    L_reg/i__carry_i_9__1_n_0
    SLICE_X57Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.339    20.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.234 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.234    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.348 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.348    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.462 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.462    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.684 r  bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    22.346    bseg_driver/decimal_renderer/L_799fbc79_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.299    22.645 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=2, routed)           0.439    23.084    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.124    23.208 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.620    23.828    L_reg/bseg_OBUF[10]_inst_i_19_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I5_O)        0.124    23.952 r  L_reg/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.633    24.585    L_reg/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I5_O)        0.124    24.709 f  L_reg/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.665    25.374    L_reg/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.498 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.263    26.761    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I2_O)        0.152    26.913 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.891    28.804    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    32.543 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.543    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1963783094[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1963783094[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1963783094[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1963783094[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    forLoop_idx_0_1963783094[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1963783094[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1963783094[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1963783094[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1963783094[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1963783094[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    forLoop_idx_0_1963783094[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1963783094[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267920642[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1267920642[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  forLoop_idx_0_1267920642[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1267920642[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_1267920642[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y45         FDRE                                         r  forLoop_idx_0_1267920642[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267920642[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1267920642[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  forLoop_idx_0_1267920642[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1267920642[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_1267920642[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y45         FDRE                                         r  forLoop_idx_0_1267920642[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y64         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267920642[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1267920642[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE                         0.000     0.000 r  forLoop_idx_0_1267920642[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_1267920642[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_1267920642[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X46Y45         FDRE                                         r  forLoop_idx_0_1267920642[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1267920642[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1267920642[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE                         0.000     0.000 r  forLoop_idx_0_1267920642[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_1267920642[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_1267920642[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X46Y45         FDRE                                         r  forLoop_idx_0_1267920642[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_1
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.099     0.281 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.767%)  route 0.142ns (50.233%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[2]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.142     0.283    display/p_0_in__0[2]
    SLICE_X45Y20         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.101%)  route 0.156ns (54.899%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[1]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=7, routed)           0.156     0.284    display/p_0_in__0[1]
    SLICE_X45Y20         FDRE                                         r  display/D_bram_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 0.518ns (9.892%)  route 4.718ns (90.108%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         4.718     5.236    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 0.518ns (9.892%)  route 4.718ns (90.108%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         4.718     5.236    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 0.518ns (9.892%)  route 4.718ns (90.108%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         4.718     5.236    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 0.518ns (9.892%)  route 4.718ns (90.108%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         4.718     5.236    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 0.518ns (9.892%)  route 4.718ns (90.108%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         4.718     5.236    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.850    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.164ns (6.999%)  route 2.179ns (93.001%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         2.179     2.343    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.164ns (6.999%)  route 2.179ns (93.001%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         2.179     2.343    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.164ns (6.999%)  route 2.179ns (93.001%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         2.179     2.343    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.164ns (6.999%)  route 2.179ns (93.001%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         2.179     2.343    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.343ns  (logic 0.164ns (6.999%)  route 2.179ns (93.001%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y77         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=186, routed)         2.179     2.343    slowclk_counter/D_ctr_q_reg[0]_0[0]
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     2.022    slowclk_counter/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[3]/C





