#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Mar  5 14:09:42 2024
# Process ID: 14436
# Current directory: C:/Users/15049/Desktop/work/la32r_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13420 C:\Users\15049\Desktop\work\la32r_cpu\la32r_cpu.xpr
# Log file: C:/Users/15049/Desktop/work/la32r_cpu/vivado.log
# Journal file: C:/Users/15049/Desktop/work/la32r_cpu\vivado.jou
# Running On: LAPTOP-ASACNP1M, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.xpr
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc
set_property CONFIG.coefficient_file {C:/Users/15049/Desktop/work/test_cpu_ins.coe} [get_ips dist_mem_gen_0]
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
export_ip_user_files -of_objects  [get_files C:/Users/15049/Desktop/test_git/test_cpu_ins.coe] -no_script -reset -force -quiet
remove_files  C:/Users/15049/Desktop/test_git/test_cpu_ins.coe
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
reorder_files -fileset constrs_1 -before C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc
reorder_files -fileset constrs_1 -before C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
file mkdir C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sim_1/new/SoC_CPU_tb.sv w ]
add_files -fileset sim_1 C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sim_1/new/SoC_CPU_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source SoC_CPU_tb.tcl
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
source SoC_CPU_tb.tcl
close_sim
launch_simulation
source SoC_CPU_tb.tcl
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
close_sim
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
launch_simulation
source SoC_CPU_tb.tcl
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
close_sim
launch_simulation
source SoC_CPU_tb.tcl
close_sim
