$date
	Mon Oct  9 15:07:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sreg_tb $end
$var wire 1 ! A $end
$var reg 1 " Q $end
$var reg 1 # clk $end
$scope module sr1 $end
$var wire 1 " Q $end
$var wire 1 # clk $end
$var wire 5 $ I [5:1] $end
$var wire 1 ! A $end
$scope module s1 $end
$var wire 1 # Clock $end
$var wire 1 " D $end
$var reg 1 % Q $end
$upscope $end
$scope module s2 $end
$var wire 1 # Clock $end
$var wire 1 & D $end
$var reg 1 ' Q $end
$upscope $end
$scope module s3 $end
$var wire 1 # Clock $end
$var wire 1 ( D $end
$var reg 1 ) Q $end
$upscope $end
$scope module s4 $end
$var wire 1 # Clock $end
$var wire 1 * D $end
$var reg 1 + Q $end
$upscope $end
$scope module s5 $end
$var wire 1 # Clock $end
$var wire 1 , D $end
$var reg 1 - Q $end
$upscope $end
$scope module s6 $end
$var wire 1 # Clock $end
$var wire 1 . D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
bx $
0#
0"
x!
$end
#10
0&
b0xxxx $
0%
1#
#20
0#
#30
0(
b0xxx $
0'
1#
#40
0#
#50
0*
b0xx $
0)
1#
#60
0#
#70
0,
b0x $
0+
1#
#80
0#
#90
0.
b0 $
0-
1#
#100
0#
1"
#110
1&
0!
b10000 $
1%
1#
#120
0#
0"
#130
0&
1(
0%
b1000 $
1'
1#
#140
0#
1"
#150
1*
0(
1&
1)
0'
b10100 $
1%
1#
#160
0#
0"
#170
0&
1(
0*
1,
0%
1'
0)
b1010 $
1+
1#
#180
0#
1"
#190
1.
0,
1*
0(
1&
1-
0+
1)
0'
b10101 $
1%
1#
#200
0#
0"
#210
0&
1(
0*
1,
0.
0%
1'
0)
1+
b1010 $
0-
1!
1#
#220
0#
