<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.16.11:24:45"
 outputDirectory="C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/">
 <perimeter>
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="nodes" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="nodes_send" direction="input" role="send" width="250" />
   <port name="nodes_receive" direction="output" role="receive" width="250" />
  </interface>
  <interface name="hub" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hub_tck" direction="input" role="tck" width="1" />
   <port name="hub_tms" direction="input" role="tms" width="1" />
   <port name="hub_tdi" direction="input" role="tdi" width="1" />
   <port name="hub_tdo" direction="output" role="tdo" width="1" />
  </interface>
 </perimeter>
 <entity kind="alt_sld_fab" version="1.0" name="alt_sld_fab">
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\synth\alt_sld_fab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\synth\alt_sld_fab_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\synth\alt_sld_fab.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\synth\alt_sld_fab_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/projects/daq2/a10gx/db/ip/sld99788ed7/alt_sld_fab_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_alt_sld_fab_181_ss6a2vq"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_splitter_181_hdtscuq"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_super_splitter_181_v2qgfvq"</message>
  </messages>
 </entity>
 <entity
   kind="alt_sld_fab"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_181_ss6a2vq">
  <parameter name="MAX_WIDTH" value="25" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="SETTINGS"
     value="{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric sld dir agent mfr_code 70 type_code 34 version 3 instance 0 ir_width 2 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 128 version 1 instance 0 ir_width 1 psig 9b67919e} " />
  <parameter
     name="CLOCKS"
     value="{id {} } {id {} } {id {} } {id {} } {id {} } {id {} } {id {} } {id {} } {id {} } {id {} } " />
  <parameter name="DESIGN_HASH" value="ff9371357397d54ec2db" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="Unknown" />
  <parameter name="MIRROR" value="0" />
  <parameter
     name="COMPOSED_SETTINGS"
     value="{fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric sld dir agent mfr_code 70 type_code 34 version 3 instance 0 ir_width 2 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 128 version 1 instance 0 ir_width 1 bridge_agent 0 prefer_host {} } " />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter
     name="EP_INFOS"
     value="{hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204|system_bd_jesd204_phy_10_oucwlmy:phy|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[1].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[2].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204|system_bd_jesd204_phy_10_ti5bfii:phy|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[3].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep} } {hpath {system_bd:i_system_bd|system_bd_altera_nios2_gen2_181_emjtsyi:sys_cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea:cpu|system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_nios2_oci|system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper:the_system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper|sld_virtual_jtag_basic:system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } {hpath {system_bd:i_system_bd|system_bd_altera_avalon_jtag_uart_181_mus246q:sys_uart|alt_jtag_atlantic:system_bd_altera_avalon_jtag_uart_181_mus246q_alt_jtag_atlantic} } " />
  <parameter name="AGENTS" value="" />
  <parameter name="NODE_COUNT" value="10" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\alt_sld_fab_181\synth\alt_sld_fab_alt_sld_fab_181_ss6a2vq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\alt_sld_fab_181\synth\alt_sld_fab_alt_sld_fab_181_ss6a2vq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\alt_sld_fab_181\synth\alt_sld_fab_alt_sld_fab_181_ss6a2vq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\alt_sld_fab_181\synth\alt_sld_fab_alt_sld_fab_181_ss6a2vq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab" as="alt_sld_fab" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_alt_sld_fab_181_ss6a2vq"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_splitter_181_hdtscuq"</message>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_super_splitter_181_v2qgfvq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_super_splitter"
   version="18.1"
   name="alt_sld_fab_altera_super_splitter_181_v2qgfvq">
  <parameter name="SEND_WIDTHS" value="2 2 2 2 2 2 2 2 4 3" />
  <parameter name="MAX_WIDTH" value="25" />
  <parameter name="RECEIVE_WIDTHS" value="1 1 1 1 1 1 1 1 25 24" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_super_splitter_181\synth\alt_sld_fab_altera_super_splitter_181_v2qgfvq.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_super_splitter_181\synth\alt_sld_fab_altera_super_splitter_181_v2qgfvq.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_181_ss6a2vq" as="presplit" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_super_splitter_181_v2qgfvq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_sld_splitter"
   version="18.1"
   name="alt_sld_fab_altera_sld_splitter_181_hdtscuq">
  <parameter
     name="FRAGMENTS"
     value="{{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 2 23} {irq irq out 1 1} {ir_out ir_out out 2 2} } clock clock assign {debug.controlledBy {link_8} } moduleassign {debug.virtualInterface.link_8 {debug.endpointLink {fabric sld index 1} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 1 23} {irq irq out 1 1} {ir_out ir_out out 1 2} } clock clock assign {debug.controlledBy {link_9} } moduleassign {debug.virtualInterface.link_9 {debug.endpointLink {fabric sld index 2} } } } } " />
  <parameter name="EXAMPLE" value="" />
  <parameter name="ADD_INTERFACE_ASGN" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_sld_splitter_181\synth\alt_sld_fab_altera_sld_splitter_181_hdtscuq.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_sld_splitter_181\synth\alt_sld_fab_altera_sld_splitter_181_hdtscuq.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_181_ss6a2vq" as="splitter" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_splitter_181_hdtscuq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_sld_jtag_hub"
   version="18.1"
   name="alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq">
  <parameter name="CONN_INDEX" value="0" />
  <parameter name="N_SEL_BITS" value="2" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="N_NODE_IR_BITS" value="5" />
  <parameter
     name="SETTINGS"
     value="{mfr_code 70 type_code 34 version 3 instance 0 ir_width 2 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 128 version 1 instance 0 ir_width 1 bridge_agent 0 prefer_host {} } " />
  <parameter name="FORCE_IR_CAPTURE_FEATURE" value="1" />
  <parameter name="BROADCAST_FEATURE" value="1" />
  <parameter
     name="NODE_INFO"
     value="0000110000000000011011100000000000011001000100000100011000000000" />
  <parameter name="COMPILATION_MODE" value="0" />
  <parameter name="ENABLE_SOFT_CORE_CONTROLLER" value="0" />
  <parameter name="NEGEDGE_TDO_LATCH" value="1" />
  <parameter name="FORCE_PRE_1_4_FEATURE" value="0" />
  <parameter name="COUNT" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_sld_jtag_hub_181\synth\alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_sld_jtag_hub_181\synth\alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_181_ss6a2vq" as="sldfabric" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_sld_jtag_hub_181_rb27pbq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_connection_identification_hub"
   version="18.1"
   name="alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a">
  <parameter name="COUNT" value="1" />
  <parameter name="SETTINGS" value="{width 4 latency 0} " />
  <parameter name="DESIGN_HASH" value="ff9371357397d54ec2db" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_connection_identification_hub_181\synth\alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_connection_identification_hub_181\synth\alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_181_ss6a2vq" as="ident" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_connection_identification_hub_181_z6kqx7a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_a10_xcvr_reset_sequencer"
   version="18.1"
   name="alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy">
  <parameter name="COUNT" value="8" />
  <parameter
     name="SETTINGS"
     value="{use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} " />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_a10_xcvr_reset_sequencer_181\synth\alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_a10_xcvr_reset_sequencer_181\synth\altera_xcvr_reset_sequencer.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_a10_xcvr_reset_sequencer_181\synth\alt_xcvr_resync.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_a10_xcvr_reset_sequencer_181\synth\alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_a10_xcvr_reset_sequencer_181\synth\altera_xcvr_reset_sequencer.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\db\ip\sld99788ed7\altera_a10_xcvr_reset_sequencer_181\synth\alt_xcvr_resync.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_181_ss6a2vq" as="a10xcvrfabric" />
  <messages>
   <message level="Info" culprit="alt_sld_fab">"Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy"</message>
  </messages>
 </entity>
</deploy>
