{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 24 15:29:33 2012 " "Info: Processing started: Fri Aug 24 15:29:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decod7seg -c decod7seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decod7seg -c decod7seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[2\] s3\[3\] 27.296 ns Longest " "Info: Longest tpd from source pin \"a\[2\]\" to destination pin \"s3\[3\]\" is 27.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns a\[2\] 1 PIN PIN_T7 134 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 134; PIN Node = 'a\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.331 ns) + CELL(0.150 ns) 7.313 ns Equal3~75 2 COMB LCCOMB_X33_Y19_N10 18 " "Info: 2: + IC(6.331 ns) + CELL(0.150 ns) = 7.313 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 18; COMB Node = 'Equal3~75'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { a[2] Equal3~75 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.275 ns) 8.097 ns Equal1~91 3 COMB LCCOMB_X32_Y19_N10 4 " "Info: 3: + IC(0.509 ns) + CELL(0.275 ns) = 8.097 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 4; COMB Node = 'Equal1~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Equal3~75 Equal1~91 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 8.513 ns Equal17~101 4 COMB LCCOMB_X32_Y19_N24 10 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 8.513 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 10; COMB Node = 'Equal17~101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { Equal1~91 Equal17~101 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.150 ns) 9.754 ns Equal49~64 5 COMB LCCOMB_X33_Y15_N0 8 " "Info: 5: + IC(1.091 ns) + CELL(0.150 ns) = 9.754 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 8; COMB Node = 'Equal49~64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { Equal17~101 Equal49~64 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.420 ns) 12.192 ns WideOr4~1012 6 COMB LCCOMB_X31_Y21_N18 1 " "Info: 6: + IC(2.018 ns) + CELL(0.420 ns) = 12.192 ns; Loc. = LCCOMB_X31_Y21_N18; Fanout = 1; COMB Node = 'WideOr4~1012'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { Equal49~64 WideOr4~1012 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.438 ns) 13.919 ns WideOr4~1013 7 COMB LCCOMB_X29_Y15_N0 1 " "Info: 7: + IC(1.289 ns) + CELL(0.438 ns) = 13.919 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 1; COMB Node = 'WideOr4~1013'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { WideOr4~1012 WideOr4~1013 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.438 ns) 15.409 ns WideOr4~1014 8 COMB LCCOMB_X28_Y17_N30 2 " "Info: 8: + IC(1.052 ns) + CELL(0.438 ns) = 15.409 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 2; COMB Node = 'WideOr4~1014'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { WideOr4~1013 WideOr4~1014 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.410 ns) 16.575 ns WideOr18~354 9 COMB LCCOMB_X29_Y14_N8 1 " "Info: 9: + IC(0.756 ns) + CELL(0.410 ns) = 16.575 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 1; COMB Node = 'WideOr18~354'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { WideOr4~1014 WideOr18~354 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.410 ns) 18.022 ns WideOr18~365 10 COMB LCCOMB_X33_Y17_N16 1 " "Info: 10: + IC(1.037 ns) + CELL(0.410 ns) = 18.022 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 1; COMB Node = 'WideOr18~365'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { WideOr18~354 WideOr18~365 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 18.854 ns WideOr18~366 11 COMB LCCOMB_X34_Y16_N26 2 " "Info: 11: + IC(0.682 ns) + CELL(0.150 ns) = 18.854 ns; Loc. = LCCOMB_X34_Y16_N26; Fanout = 2; COMB Node = 'WideOr18~366'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { WideOr18~365 WideOr18~366 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.420 ns) 19.546 ns WideNor0 12 COMB LCCOMB_X34_Y16_N20 16 " "Info: 12: + IC(0.272 ns) + CELL(0.420 ns) = 19.546 ns; Loc. = LCCOMB_X34_Y16_N20; Fanout = 16; COMB Node = 'WideNor0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { WideOr18~366 WideNor0 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 534 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.150 ns) 20.702 ns WideOr9~705 13 COMB LCCOMB_X31_Y14_N26 2 " "Info: 13: + IC(1.006 ns) + CELL(0.150 ns) = 20.702 ns; Loc. = LCCOMB_X31_Y14_N26; Fanout = 2; COMB Node = 'WideOr9~705'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { WideNor0 WideOr9~705 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 21.374 ns WideOr9 14 COMB LCCOMB_X31_Y14_N8 1 " "Info: 14: + IC(0.252 ns) + CELL(0.420 ns) = 21.374 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 1; COMB Node = 'WideOr9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { WideOr9~705 WideOr9 } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(2.672 ns) 27.296 ns s3\[3\] 15 PIN PIN_AC26 0 " "Info: 15: + IC(3.250 ns) + CELL(2.672 ns) = 27.296 ns; Loc. = PIN_AC26; Fanout = 0; PIN Node = 's3\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { WideOr9 s3[3] } "NODE_NAME" } } { "../../vhdl/decod7seg.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/decod7seg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.485 ns ( 27.42 % ) " "Info: Total cell delay = 7.485 ns ( 27.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.811 ns ( 72.58 % ) " "Info: Total interconnect delay = 19.811 ns ( 72.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "27.296 ns" { a[2] Equal3~75 Equal1~91 Equal17~101 Equal49~64 WideOr4~1012 WideOr4~1013 WideOr4~1014 WideOr18~354 WideOr18~365 WideOr18~366 WideNor0 WideOr9~705 WideOr9 s3[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "27.296 ns" { a[2] {} a[2]~combout {} Equal3~75 {} Equal1~91 {} Equal17~101 {} Equal49~64 {} WideOr4~1012 {} WideOr4~1013 {} WideOr4~1014 {} WideOr18~354 {} WideOr18~365 {} WideOr18~366 {} WideNor0 {} WideOr9~705 {} WideOr9 {} s3[3] {} } { 0.000ns 0.000ns 6.331ns 0.509ns 0.266ns 1.091ns 2.018ns 1.289ns 1.052ns 0.756ns 1.037ns 0.682ns 0.272ns 1.006ns 0.252ns 3.250ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.150ns 0.150ns 0.420ns 0.438ns 0.438ns 0.410ns 0.410ns 0.150ns 0.420ns 0.150ns 0.420ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 24 15:29:33 2012 " "Info: Processing ended: Fri Aug 24 15:29:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
