{
  "title": "Digital_Logic - Sequential_Circuit — Slot 3 (16 Questions)",
  "duration": 44,
  "sections": [
    {
      "name": "Sequential_Circuit — Slot 3",
      "questions": [
        {
          "id": 1,
          "question": "<p>Which of the following input sequences for a cross-coupled R-S flip-flop realized with two NAND gates may lead to an oscillation? <br><br><strong>(GATE IT 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>11, 00</p>",
            "<b>B.</b> <p>01, 10</p>",
            "<b>C.</b> <p>10, 01</p>",
            "<b>D.</b> <p>00, 11</p>"
          ],
          "correct_answer": "<b>D.</b> <p>00, 11</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3440/gate2007-it-7\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>Consider the circuit in the diagram. The \\(\\oplus\\) operator represents Ex-OR. The D flip-flops are initialized to zeroes (cleared). <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q37_0fb4170a.jpg\"><br>  The following data : 100110000 is supplied to the \"data\" terminal in nine clock cycles. After that the values of \\(q_{2}q_{1}q_{0}\\) are <br><br><strong>(GATE CSE 2006)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(000\\)</p>",
            "<b>B.</b> <p>\\(001\\)</p>",
            "<b>C.</b> <p>\\(010\\)</p>",
            "<b>D.</b> <p>\\(101\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(010\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1295/gate2006-37#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>You are given a free running clock with a duty cycle of 50% and a digital waveform\nf which changes only at the negative edge of the clock. Which one of the following\ncircuits (using clocked D flip flops) will delay the phase of f by \\(180^{\\circ}\\) ?<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q8_ab7840a0.jpg\"> <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q8b_f9d0bfca.jpg\"> <br><br><strong>(GATE CSE 2006)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A</p>",
            "<b>B.</b> <p>B</p>",
            "<b>C.</b> <p>C</p>",
            "<b>D.</b> <p>D</p>"
          ],
          "correct_answer": "<b>C.</b> <p>C</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/887/gate2006-8#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>Which of the following input sequences will always generate a 1 at the output z at the end of the third cycle?<br><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q43_9beb8fc9.jpg\"><br> <br><br><strong>(GATE IT 2005)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\begin{array}{|l|l|l|}\\hline \\textbf{A} &amp; \\textbf{B} &amp; \\textbf{C} \\\\ \\hline \\text{0} &amp; \\text{0} &amp; \\text{0} \\\\ \\hline \\text{1} &amp; \\text{0} &amp; \\text{1} \\\\ \\hline \\text{1} &amp; \\text{1} &amp; \\text{1} \\\\ \\hline \\end{array}\\)</p>",
            "<b>B.</b> <p>\\(\\begin{array}{|l|l|l|}\\hline \\textbf{A} &amp; \\textbf{B} &amp; \\textbf{C} \\\\\\hline \\text{1} &amp; \\text{0} &amp; \\text{1} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{0} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{1} \\\\\\hline \\end{array}\\)</p>",
            "<b>C.</b> <p>\\(\\begin{array}{|l|l|l|}\\hline \\textbf{A} &amp; \\textbf{B} &amp; \\textbf{C} \\\\\\hline \\text{0} &amp; \\text{1} &amp; \\text{1} \\\\\\hline \\text{1} &amp; \\text{0} &amp; \\text{1} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{1} \\\\\\hline \\end{array}\\)</p>",
            "<b>D.</b> <p>\\(\\begin{array}{|l|l|l|}\\hline \\textbf{A} &amp; \\textbf{B} &amp; \\textbf{C} \\\\\\hline \\text{0} &amp; \\text{0} &amp; \\text{1} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{0} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{1} \\\\\\hline \\end{array}\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(\\begin{array}{|l|l|l|}\\hline \\textbf{A} &amp; \\textbf{B} &amp; \\textbf{C} \\\\\\hline \\text{0} &amp; \\text{0} &amp; \\text{1} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{0} \\\\\\hline \\text{1} &amp; \\text{1} &amp; \\text{1} \\\\\\hline \\end{array}\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3804/gate2005-it-43\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>How many pulses are needed to change the contents of a 8-bit up counter from 10101100 to 00100111 (rightmost bit is the LSB)? <br><br><strong>(GATE IT 2005)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>134</p>",
            "<b>B.</b> <p>133</p>",
            "<b>C.</b> <p>124</p>",
            "<b>D.</b> <p>123</p>"
          ],
          "correct_answer": "<b>D.</b> <p>123</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3756/gate2005-it-11\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>Consider the following circuit. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q64a_40774770.jpg\"> <br> The flip-flops are positive edge triggered D FFs. Each state is designated as a two-bit string Q0Q1 .\nLet the initial state be 00. the state transition sequence is  <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q64_7a27fad2.jpg\"> <br> <br><br><strong>(GATE CSE 2005)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A</p>",
            "<b>B.</b> <p>B</p>",
            "<b>C.</b> <p>C</p>",
            "<b>D.</b> <p>D</p>"
          ],
          "correct_answer": "<b>D.</b> <p>D</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1387/gate2005-64#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Consider the following circuit involving a positive edge triggered D FF. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q62a_17c9e04f.jpg\"> <br>Consider the following timing diagram. Let Ai represent the logic level on the line A in the i-th clock period. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q62b_0f53b511.jpg\"> <br> Let A' represent the complement of A. The correct output sequence on Y over the clock periods 1 through 5 is <br><br><strong>(GATE CSE 2005)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(A_{0}A_{1}A'_{1}A_{3}A_{4}\\)</p>",
            "<b>B.</b> <p>\\(A_{0}A_{1}A'_{2}A_{3}A_{4}\\)</p>",
            "<b>C.</b> <p>\\(A_{1}A_{2}A'_{2}A_{3}A_{4}\\)</p>",
            "<b>D.</b> <p>\\(A_{1}A'_{2}A_{3}A_{4}A'_{5}\\)</p>"
          ],
          "correct_answer": "<b>A.</b> <p>\\(A_{0}A_{1}A'_{1}A_{3}A_{4}\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/264/gate2005-62#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>Consider the partial implementation of a 2-bit counter using T flip-flops following the sequence 0-2-3-\n1-0, as shown below. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q61_a3e4c9c5.jpg\"> <br> To complete the circuit, the input X should be <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Q2'</p>",
            "<b>B.</b> <p>Q2 + Q1</p>",
            "<b>C.</b> <p>\\((Q1\\oplus Q2)'\\)</p>",
            "<b>D.</b> <p>\\(Q1\\oplus Q2\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(Q1\\oplus Q2\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1056/gate2004-61#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it\nwill result in <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Q = 0, Q' = 1</p>",
            "<b>B.</b> <p>Q = 1, Q' = 0</p>",
            "<b>C.</b> <p>Q = 1, Q' = 1</p>",
            "<b>D.</b> <p>Indeterminate states</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Q = 1, Q' = 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1015/gate2004-18#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>A 1-input, 2-output synchronous sequential circuit behaves as follows. <br>\nLet \\(z_{k},n_{k}\\) denote the number of 0's and 1's respectively in initial k bits of the\ninput ( \\(z_{k}+n_{k}=k\\) ). The circuit outputs 00 until one of the following conditions holds.<br><br>\n1. \\(z_{k}-n_{k}=2\\). In this case, the output at the k -th and all subsequency clock ticks is 10.<br>\n2.  \\(n_{k}-z_{k}=2\\). In this case, the output at the k -th and all subsequent clock ticks is 01.<br><br>\nWhat in the minimum number of states required in the state transition graph of the above circuit? <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>5</p>",
            "<b>B.</b> <p>6</p>",
            "<b>C.</b> <p>7</p>",
            "<b>D.</b> <p>8</p>"
          ],
          "correct_answer": "<b>A.</b> <p>5</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/935/gate2003-44#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>The following arrangement of master-slave flip flops<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q2.12_fdfc937b.jpg\"><br> has the initial state of P, Q as 0, 1 (respectively). After three clock cycles the output state P, Q is (respectively), <br><br><strong>(GATE CSE 2000)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1, 0</p>",
            "<b>B.</b> <p>1, 1</p>",
            "<b>C.</b> <p>0, 0</p>",
            "<b>D.</b> <p>0, 1</p>"
          ],
          "correct_answer": "<b>A.</b> <p>1, 0</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/659/gate2000-2-12\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>Consider the circuit given below the initial state \\(Q_{0}=1, Q_{1}=Q_{2}=0\\). The state\nof the circuit is given by the value \\(4Q_{2}+2Q_{1}+Q_{0}\\) <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q37_e0f7fd7d.jpg\"><br>  Which one of the following is the correct state sequence of the circuit ? <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1, 3, 4, 6, 7, 5, 2</p>",
            "<b>B.</b> <p>1, 2, 5, 3, 7, 6, 4</p>",
            "<b>C.</b> <p>1, 2, 7, 3, 5, 6, 4</p>",
            "<b>D.</b> <p>1, 6, 5, 7, 2, 3, 5</p>"
          ],
          "correct_answer": "<b>B.</b> <p>1, 2, 5, 3, 7, 6, 4</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/730/gate2001-2-12#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>Consider the following circuit with initial state Q0 = Q1 = 0. The D flip-flops are\npositive edged triggered and have set up times 20 nanosecond and hold times 0. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q33_393353a9.jpg\"><br> <img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q33a_85f13d9e.jpg\"> <br><br><strong>(GATE CSE 2001)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A</p>",
            "<b>B.</b> <p>B</p>",
            "<b>C.</b> <p>C</p>",
            "<b>D.</b> <p>D</p>"
          ],
          "correct_answer": "<b>A.</b> <p>A</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/726/gate2001-2-8#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>Choose the correct alternatives (more than one may be correct) and write the corresponding letters only:\n<br>\nAdvantage of synchronous sequential circuits over asynchronous ones is: <br><br><strong>(GATE CSE 1991)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>faster operation</p>",
            "<b>B.</b> <p>ease of avoiding problems due to hazards</p>",
            "<b>C.</b> <p>lower hardware requirement</p>",
            "<b>D.</b> <p>better noise immunity</p>",
            "<b>E.</b> <p>none of the above</p>"
          ],
          "correct_answer": "<b>B.</b> <p>ease of avoiding problems due to hazards</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/516/gate1991-03-ii\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q1-IIIa_c5e723c0.jpg\"><br><br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q1-IIIb_b72e4b1f.jpg\"><br>The above circuit produces the output sequence: <br><br><strong>(GATE CSE 1987)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1111       1111       0000       0000</p>",
            "<b>B.</b> <p>1111       0000      1111        000</p>",
            "<b>C.</b> <p>1111       0001      0011       010</p>",
            "<b>D.</b> <p>1010      1010      1010       1010</p>"
          ],
          "correct_answer": "<b>C.</b> <p>1111       0001      0011       010</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/80034/gate1987-1-iii\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 16,
          "question": "<p>The below figure shows four D-type flip-flops connected as a shift register using a XOR gate. The initial state and three subsequent states for three clock pulses are also given.<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Sequential_Circuit\\q13-a_8cd52ef1.jpg\"><br><br>\\(\\begin{array}{|c|c|c|c|c|} \\hline \\text{State} &amp; Q_{A} &amp; Q_{B} &amp; Q_{C} &amp; Q_{D} \\\\\\hline \\text{Initial} &amp; 1 &amp; 1 &amp; 1 &amp; 1 \\\\\\hline \\text{After the first clock} &amp; 0 &amp; 1 &amp; 1 &amp; 1 \\\\\\hline \\text{After the second clock} &amp; 0 &amp; 0 &amp; 1 &amp; 1 \\\\\\hline \\text{After the third clock} &amp; 0 &amp; 0 &amp; 0 &amp; 1 \\\\\\hline \\end{array}\\)<br><br>The state \\(Q_{A} Q_{B} Q_{C} Q_{D}\\) after the fourth clock pulse is <br><br><strong>(GATE CSE 1987)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0000</p>",
            "<b>B.</b> <p>1111</p>",
            "<b>C.</b> <p>1001</p>",
            "<b>D.</b> <p>1000</p>"
          ],
          "correct_answer": "<b>D.</b> <p>1000</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/82607/gate1987-13-a\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
}