// Seed: 1510806795
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6
);
  tri id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4;
  initial id_4 = id_2;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_4 = 1;
endmodule
