/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ieee802d3_50g_rs_fec_v1_0_10
/opt/MentorGraphics/modeltech/bin/vmap ieee802d3_50g_rs_fec_v1_0_10 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ieee802d3_50g_rs_fec_v1_0_10
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work ieee802d3_50g_rs_fec_v1_0_10 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/ieee802d3_50g_rs_fec_v1_0_10/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_10.ieee802d3_50g_rs_fec_v1_0_10.lin64.cmf
