set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y95}]
set_property SITE_PIPS {SLICE_X0Y95/SRUSEDMUX:0 SLICE_X0Y95/CEUSEDMUX:IN SLICE_X0Y95/CLKINV:CLK SLICE_X0Y95/BFFMUX:O6 SLICE_X0Y95/AFFMUX:O6} [get_sites {SLICE_X0Y95}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y94}]
set_property SITE_PIPS {SLICE_X1Y94/DUSED:0 SLICE_X1Y94/CUSED:0 SLICE_X1Y94/SRUSEDMUX:0 SLICE_X1Y94/CEUSEDMUX:IN SLICE_X1Y94/CLKINV:CLK SLICE_X1Y94/COUTMUX:O5 SLICE_X1Y94/BFFMUX:O6 SLICE_X1Y94/AFFMUX:O6} [get_sites {SLICE_X1Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y94}]
set_property SITE_PIPS {SLICE_X0Y94/DUSED:0 SLICE_X0Y94/SRUSEDMUX:0 SLICE_X0Y94/CEUSEDMUX:IN SLICE_X0Y94/CLKINV:CLK SLICE_X0Y94/CFFMUX:O6 SLICE_X0Y94/BFFMUX:O6 SLICE_X0Y94/AFFMUX:O6} [get_sites {SLICE_X0Y94}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y94}]
set_property SITE_PIPS {SLICE_X2Y94/SRUSEDMUX:0 SLICE_X2Y94/CEUSEDMUX:IN SLICE_X2Y94/CLKINV:CLK SLICE_X2Y94/BFFMUX:O6 SLICE_X2Y94/AFFMUX:O6} [get_sites {SLICE_X2Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y93}]
set_property SITE_PIPS {SLICE_X1Y93/DUSED:0 SLICE_X1Y93/SRUSEDMUX:0 SLICE_X1Y93/CEUSEDMUX:IN SLICE_X1Y93/CLKINV:CLK SLICE_X1Y93/CFFMUX:O6 SLICE_X1Y93/BFFMUX:O6 SLICE_X1Y93/AFFMUX:O6} [get_sites {SLICE_X1Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y93}]
set_property SITE_PIPS {SLICE_X0Y93/DUSED:0 SLICE_X0Y93/CUSED:0 SLICE_X0Y93/SRUSEDMUX:0 SLICE_X0Y93/CEUSEDMUX:IN SLICE_X0Y93/CLKINV:CLK SLICE_X0Y93/COUTMUX:O5 SLICE_X0Y93/BFFMUX:O6 SLICE_X0Y93/AFFMUX:O6} [get_sites {SLICE_X0Y93}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y93}]
set_property SITE_PIPS {SLICE_X2Y93/CUSED:0 SLICE_X2Y93/BUSED:0 SLICE_X2Y93/SRUSEDMUX:0 SLICE_X2Y93/CEUSEDMUX:IN SLICE_X2Y93/CLKINV:CLK SLICE_X2Y93/BOUTMUX:O5 SLICE_X2Y93/AFFMUX:O6} [get_sites {SLICE_X2Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y93}]
set_property SITE_PIPS {SLICE_X5Y93/SRUSEDMUX:0 SLICE_X5Y93/CEUSEDMUX:IN SLICE_X5Y93/CLKINV:CLK SLICE_X5Y93/BFFMUX:BX SLICE_X5Y93/AFFMUX:AX} [get_sites {SLICE_X5Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y93}]
set_property SITE_PIPS {SLICE_X4Y93/SRUSEDMUX:0 SLICE_X4Y93/CEUSEDMUX:IN SLICE_X4Y93/CLKINV:CLK SLICE_X4Y93/DFFMUX:DX SLICE_X4Y93/CFFMUX:CX SLICE_X4Y93/BFFMUX:BX SLICE_X4Y93/AFFMUX:AX} [get_sites {SLICE_X4Y93}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y92}]
set_property SITE_PIPS {SLICE_X1Y92/DUSED:0 SLICE_X1Y92/CUSED:0 SLICE_X1Y92/SRUSEDMUX:0 SLICE_X1Y92/CEUSEDMUX:IN SLICE_X1Y92/CLKINV:CLK SLICE_X1Y92/DOUTMUX:O6 SLICE_X1Y92/BFFMUX:O6 SLICE_X1Y92/AFFMUX:O6} [get_sites {SLICE_X1Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y92}]
set_property SITE_PIPS {SLICE_X0Y92/DUSED:0 SLICE_X0Y92/SRUSEDMUX:0 SLICE_X0Y92/CEUSEDMUX:IN SLICE_X0Y92/CLKINV:CLK SLICE_X0Y92/CFFMUX:O6 SLICE_X0Y92/BFFMUX:O6 SLICE_X0Y92/AFFMUX:O6} [get_sites {SLICE_X0Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y92}]
set_property SITE_PIPS {SLICE_X2Y92/SRUSEDMUX:0 SLICE_X2Y92/CEUSEDMUX:IN SLICE_X2Y92/A5FFMUX:IN_B SLICE_X2Y92/B5FFMUX:IN_B SLICE_X2Y92/C5FFMUX:IN_B SLICE_X2Y92/CLKINV:CLK SLICE_X2Y92/DFFMUX:DX SLICE_X2Y92/COUTMUX:C5Q SLICE_X2Y92/CFFMUX:O6 SLICE_X2Y92/BOUTMUX:B5Q SLICE_X2Y92/BFFMUX:O6 SLICE_X2Y92/AOUTMUX:A5Q SLICE_X2Y92/AFFMUX:O6} [get_sites {SLICE_X2Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y92}]
set_property SITE_PIPS {SLICE_X3Y92/BUSED:0 SLICE_X3Y92/AUSED:0 SLICE_X3Y92/SRUSEDMUX:0 SLICE_X3Y92/D5FFMUX:IN_B SLICE_X3Y92/C5FFMUX:IN_B SLICE_X3Y92/CEUSEDMUX:IN SLICE_X3Y92/CLKINV:CLK SLICE_X3Y92/DOUTMUX:D5Q SLICE_X3Y92/DFFMUX:O6 SLICE_X3Y92/COUTMUX:C5Q SLICE_X3Y92/CFFMUX:O6 SLICE_X3Y92/BOUTMUX:O5 SLICE_X3Y92/BFFMUX:BX SLICE_X3Y92/AOUTMUX:O5 SLICE_X3Y92/AFFMUX:AX} [get_sites {SLICE_X3Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y92}]
set_property SITE_PIPS {SLICE_X5Y92/CUSED:0 SLICE_X5Y92/BUSED:0 SLICE_X5Y92/AUSED:0 SLICE_X5Y92/SRUSEDMUX:0 SLICE_X5Y92/D5FFMUX:IN_B SLICE_X5Y92/CEUSEDMUX:IN SLICE_X5Y92/CLKINV:CLK SLICE_X5Y92/DOUTMUX:D5Q SLICE_X5Y92/DFFMUX:O6 SLICE_X5Y92/COUTMUX:O5 SLICE_X5Y92/CFFMUX:CX SLICE_X5Y92/BOUTMUX:O5 SLICE_X5Y92/BFFMUX:O5 SLICE_X5Y92/AOUTMUX:O5 SLICE_X5Y92/AFFMUX:AX} [get_sites {SLICE_X5Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y92}]
set_property SITE_PIPS {SLICE_X4Y92/AUSED:0 SLICE_X4Y92/SRUSEDMUX:0 SLICE_X4Y92/B5FFMUX:IN_B SLICE_X4Y92/CEUSEDMUX:IN SLICE_X4Y92/CLKINV:CLK SLICE_X4Y92/DFFMUX:DX SLICE_X4Y92/CFFMUX:CX SLICE_X4Y92/BOUTMUX:B5Q SLICE_X4Y92/BFFMUX:O6 SLICE_X4Y92/AOUTMUX:O5 SLICE_X4Y92/AFFMUX:AX} [get_sites {SLICE_X4Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y92}]
set_property SITE_PIPS {SLICE_X6Y92/BUSED:0 SLICE_X6Y92/AUSED:0 SLICE_X6Y92/SRUSEDMUX:0 SLICE_X6Y92/CEUSEDMUX:IN SLICE_X6Y92/CLKINV:CLK SLICE_X6Y92/DFFMUX:DX SLICE_X6Y92/CFFMUX:CX SLICE_X6Y92/BOUTMUX:O5 SLICE_X6Y92/BFFMUX:BX SLICE_X6Y92/AOUTMUX:O5 SLICE_X6Y92/AFFMUX:O5} [get_sites {SLICE_X6Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y92}]
set_property SITE_PIPS {SLICE_X7Y92/AUSED:0 SLICE_X7Y92/SRUSEDMUX:0 SLICE_X7Y92/CEUSEDMUX:IN SLICE_X7Y92/CLKINV:CLK SLICE_X7Y92/BFFMUX:BX SLICE_X7Y92/AOUTMUX:O5 SLICE_X7Y92/AFFMUX:AX} [get_sites {SLICE_X7Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y91}]
set_property SITE_PIPS {SLICE_X1Y91/DUSED:0 SLICE_X1Y91/CUSED:0 SLICE_X1Y91/SRUSEDMUX:0 SLICE_X1Y91/CEUSEDMUX:IN SLICE_X1Y91/CLKINV:CLK SLICE_X1Y91/BFFMUX:O6 SLICE_X1Y91/AFFMUX:O6} [get_sites {SLICE_X1Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y91}]
set_property SITE_PIPS {SLICE_X0Y91/DUSED:0 SLICE_X0Y91/SRUSEDMUX:0 SLICE_X0Y91/CEUSEDMUX:IN SLICE_X0Y91/CLKINV:CLK SLICE_X0Y91/DOUTMUX:O6 SLICE_X0Y91/CFFMUX:O6 SLICE_X0Y91/BFFMUX:O6 SLICE_X0Y91/AFFMUX:O6} [get_sites {SLICE_X0Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y91}]
set_property SITE_PIPS {SLICE_X2Y91/CUSED:0 SLICE_X2Y91/BUSED:0 SLICE_X2Y91/AUSED:0 SLICE_X2Y91/AOUTMUX:O5} [get_sites {SLICE_X2Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y91}]
set_property SITE_PIPS {SLICE_X5Y91/SRUSEDMUX:0 SLICE_X5Y91/CEUSEDMUX:IN SLICE_X5Y91/CLKINV:CLK SLICE_X5Y91/AFFMUX:AX} [get_sites {SLICE_X5Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y91}]
set_property SITE_PIPS {SLICE_X6Y91/SRUSEDMUX:0 SLICE_X6Y91/CEUSEDMUX:IN SLICE_X6Y91/A5FFMUX:IN_B SLICE_X6Y91/CLKINV:CLK SLICE_X6Y91/DFFMUX:DX SLICE_X6Y91/CFFMUX:CX SLICE_X6Y91/BFFMUX:BX SLICE_X6Y91/AOUTMUX:A5Q SLICE_X6Y91/AFFMUX:O6} [get_sites {SLICE_X6Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y91}]
set_property SITE_PIPS {SLICE_X7Y91/BUSED:0 SLICE_X7Y91/AUSED:0 SLICE_X7Y91/SRUSEDMUX:0 SLICE_X7Y91/C5FFMUX:IN_B SLICE_X7Y91/CEUSEDMUX:IN SLICE_X7Y91/CLKINV:CLK SLICE_X7Y91/DFFMUX:DX SLICE_X7Y91/COUTMUX:C5Q SLICE_X7Y91/CFFMUX:O6 SLICE_X7Y91/BOUTMUX:O5 SLICE_X7Y91/BFFMUX:O5 SLICE_X7Y91/AOUTMUX:O5 SLICE_X7Y91/AFFMUX:AX} [get_sites {SLICE_X7Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y90}]
set_property SITE_PIPS {SLICE_X1Y90/BUSED:0 SLICE_X1Y90/SRUSEDMUX:0 SLICE_X1Y90/CEUSEDMUX:IN SLICE_X1Y90/CLKINV:CLK SLICE_X1Y90/AFFMUX:O6} [get_sites {SLICE_X1Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y90}]
set_property SITE_PIPS {SLICE_X0Y90/DUSED:0 SLICE_X0Y90/SRUSEDMUX:0 SLICE_X0Y90/CEUSEDMUX:IN SLICE_X0Y90/CLKINV:CLK SLICE_X0Y90/CFFMUX:O6 SLICE_X0Y90/BFFMUX:O6 SLICE_X0Y90/AFFMUX:O6} [get_sites {SLICE_X0Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y90}]
set_property SITE_PIPS {SLICE_X2Y90/DUSED:0 SLICE_X2Y90/CUSED:0 SLICE_X2Y90/BUSED:0 SLICE_X2Y90/SRUSEDMUX:0 SLICE_X2Y90/CEUSEDMUX:IN SLICE_X2Y90/CLKINV:CLK SLICE_X2Y90/BOUTMUX:O5 SLICE_X2Y90/AFFMUX:O6} [get_sites {SLICE_X2Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y90}]
set_property SITE_PIPS {SLICE_X3Y90/CUSED:0 SLICE_X3Y90/BUSED:0 SLICE_X3Y90/SRUSEDMUX:0 SLICE_X3Y90/CEUSEDMUX:1 SLICE_X3Y90/CLKINV:CLK SLICE_X3Y90/COUTMUX:O5 SLICE_X3Y90/BOUTMUX:O5 SLICE_X3Y90/AFFMUX:O6} [get_sites {SLICE_X3Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y90}]
set_property SITE_PIPS {SLICE_X6Y90/SRUSEDMUX:0 SLICE_X6Y90/CEUSEDMUX:IN SLICE_X6Y90/CLKINV:CLK SLICE_X6Y90/AFFMUX:AX} [get_sites {SLICE_X6Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y90}]
set_property SITE_PIPS {SLICE_X7Y90/SRUSEDMUX:0 SLICE_X7Y90/CEUSEDMUX:1 SLICE_X7Y90/CLKINV:CLK SLICE_X7Y90/AFFMUX:O6} [get_sites {SLICE_X7Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y90}]
set_property SITE_PIPS {SLICE_X8Y90/BUSED:0 SLICE_X8Y90/SRUSEDMUX:0 SLICE_X8Y90/CEUSEDMUX:1 SLICE_X8Y90/CLKINV:CLK SLICE_X8Y90/AFFMUX:O6} [get_sites {SLICE_X8Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y90}]
set_property SITE_PIPS {SLICE_X9Y90/DUSED:0 SLICE_X9Y90/CUSED:0 SLICE_X9Y90/BUSED:0 SLICE_X9Y90/SRUSEDMUX:0 SLICE_X9Y90/CEUSEDMUX:IN SLICE_X9Y90/CLKINV:CLK SLICE_X9Y90/AFFMUX:O6} [get_sites {SLICE_X9Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y90}]
set_property SITE_PIPS {SLICE_X10Y90/SRUSEDMUX:0 SLICE_X10Y90/CEUSEDMUX:IN SLICE_X10Y90/CLKINV:CLK SLICE_X10Y90/AFFMUX:O6} [get_sites {SLICE_X10Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y89}]
set_property SITE_PIPS {SLICE_X0Y89/DUSED:0 SLICE_X0Y89/CUSED:0 SLICE_X0Y89/SRUSEDMUX:0 SLICE_X0Y89/CEUSEDMUX:IN SLICE_X0Y89/CLKINV:CLK SLICE_X0Y89/COUTMUX:O5 SLICE_X0Y89/BFFMUX:O6 SLICE_X0Y89/AFFMUX:O6} [get_sites {SLICE_X0Y89}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y89}]
set_property SITE_PIPS {SLICE_X2Y89/AUSED:0 SLICE_X2Y89/SRUSEDMUX:0 SLICE_X2Y89/CEUSEDMUX:IN SLICE_X2Y89/CLKINV:CLK SLICE_X2Y89/BFFMUX:BX SLICE_X2Y89/AOUTMUX:O5 SLICE_X2Y89/AFFMUX:AX} [get_sites {SLICE_X2Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y89}]
set_property SITE_PIPS {SLICE_X3Y89/BUSED:0 SLICE_X3Y89/AUSED:0 SLICE_X3Y89/SRUSEDMUX:0 SLICE_X3Y89/CEUSEDMUX:IN SLICE_X3Y89/CLKINV:CLK SLICE_X3Y89/CFFMUX:CX SLICE_X3Y89/BOUTMUX:O5 SLICE_X3Y89/BFFMUX:O6 SLICE_X3Y89/AOUTMUX:O5 SLICE_X3Y89/AFFMUX:AX} [get_sites {SLICE_X3Y89}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y89}]
set_property SITE_PIPS {SLICE_X6Y89/BUSED:0 SLICE_X6Y89/AUSED:0 SLICE_X6Y89/AOUTMUX:O5} [get_sites {SLICE_X6Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y89}]
set_property SITE_PIPS {SLICE_X7Y89/AUSED:0} [get_sites {SLICE_X7Y89}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y89}]
set_property SITE_PIPS {SLICE_X8Y89/SRUSEDMUX:IN SLICE_X8Y89/CEUSEDMUX:IN SLICE_X8Y89/CLKINV:CLK SLICE_X8Y89/DFFMUX:O6 SLICE_X8Y89/CFFMUX:O6 SLICE_X8Y89/BFFMUX:O6 SLICE_X8Y89/AFFMUX:O6} [get_sites {SLICE_X8Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y89}]
set_property SITE_PIPS {SLICE_X9Y89/DUSED:0 SLICE_X9Y89/CUSED:0 SLICE_X9Y89/AUSED:0 SLICE_X9Y89/SRUSEDMUX:0 SLICE_X9Y89/CEUSEDMUX:IN SLICE_X9Y89/CLKINV:CLK SLICE_X9Y89/DOUTMUX:O6 SLICE_X9Y89/COUTMUX:O5 SLICE_X9Y89/BFFMUX:O6 SLICE_X9Y89/AOUTMUX:O5} [get_sites {SLICE_X9Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y89}]
set_property SITE_PIPS {SLICE_X11Y89/AUSED:0} [get_sites {SLICE_X11Y89}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y89}]
set_property SITE_PIPS {SLICE_X10Y89/DUSED:0 SLICE_X10Y89/SRUSEDMUX:0 SLICE_X10Y89/CEUSEDMUX:IN SLICE_X10Y89/CLKINV:CLK SLICE_X10Y89/CFFMUX:O6 SLICE_X10Y89/BFFMUX:O6 SLICE_X10Y89/AFFMUX:O6} [get_sites {SLICE_X10Y89}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y88}]
set_property SITE_PIPS {SLICE_X0Y88/DUSED:0 SLICE_X0Y88/CUSED:0 SLICE_X0Y88/BUSED:0 SLICE_X0Y88/SRUSEDMUX:0 SLICE_X0Y88/CEUSEDMUX:1 SLICE_X0Y88/CLKINV:CLK SLICE_X0Y88/BOUTMUX:O6 SLICE_X0Y88/AFFMUX:O6} [get_sites {SLICE_X0Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y88}]
set_property SITE_PIPS {SLICE_X2Y88/BUSED:0 SLICE_X2Y88/AUSED:0 SLICE_X2Y88/SRUSEDMUX:0 SLICE_X2Y88/CEUSEDMUX:IN SLICE_X2Y88/D5FFMUX:IN_B SLICE_X2Y88/C5FFMUX:IN_B SLICE_X2Y88/CLKINV:CLK SLICE_X2Y88/DOUTMUX:D5Q SLICE_X2Y88/DFFMUX:O6 SLICE_X2Y88/COUTMUX:C5Q SLICE_X2Y88/CFFMUX:O6 SLICE_X2Y88/BOUTMUX:O5 SLICE_X2Y88/BFFMUX:O6 SLICE_X2Y88/AOUTMUX:O5 SLICE_X2Y88/AFFMUX:AX} [get_sites {SLICE_X2Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y88}]
set_property SITE_PIPS {SLICE_X3Y88/BUSED:0 SLICE_X3Y88/AUSED:0 SLICE_X3Y88/SRUSEDMUX:0 SLICE_X3Y88/C5FFMUX:IN_B SLICE_X3Y88/CEUSEDMUX:IN SLICE_X3Y88/CLKINV:CLK SLICE_X3Y88/DFFMUX:DX SLICE_X3Y88/COUTMUX:C5Q SLICE_X3Y88/CFFMUX:O6 SLICE_X3Y88/BOUTMUX:O5 SLICE_X3Y88/BFFMUX:BX SLICE_X3Y88/AOUTMUX:O5 SLICE_X3Y88/AFFMUX:AX} [get_sites {SLICE_X3Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y88}]
set_property SITE_PIPS {SLICE_X5Y88/CUSED:0 SLICE_X5Y88/AOUTMUX:F7} [get_sites {SLICE_X5Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y88}]
set_property SITE_PIPS {SLICE_X4Y88/AUSED:0} [get_sites {SLICE_X4Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y88}]
set_property SITE_PIPS {SLICE_X6Y88/SRUSEDMUX:IN SLICE_X6Y88/CEUSEDMUX:1 SLICE_X6Y88/CLKINV:CLK SLICE_X6Y88/AFFMUX:O6} [get_sites {SLICE_X6Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y88}]
set_property SITE_PIPS {SLICE_X7Y88/DUSED:0 SLICE_X7Y88/CUSED:0 SLICE_X7Y88/SRUSEDMUX:0 SLICE_X7Y88/CEUSEDMUX:1 SLICE_X7Y88/CLKINV:CLK SLICE_X7Y88/COUTMUX:O5 SLICE_X7Y88/BFFMUX:O6 SLICE_X7Y88/AFFMUX:O6} [get_sites {SLICE_X7Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y88}]
set_property SITE_PIPS {SLICE_X8Y88/DUSED:0 SLICE_X8Y88/CUSED:0 SLICE_X8Y88/BUSED:0 SLICE_X8Y88/SRUSEDMUX:0 SLICE_X8Y88/CEUSEDMUX:1 SLICE_X8Y88/CLKINV:CLK SLICE_X8Y88/DOUTMUX:O5 SLICE_X8Y88/AFFMUX:O6} [get_sites {SLICE_X8Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y88}]
set_property SITE_PIPS {SLICE_X9Y88/DUSED:0 SLICE_X9Y88/CUSED:0 SLICE_X9Y88/SRUSEDMUX:0 SLICE_X9Y88/CEUSEDMUX:1 SLICE_X9Y88/CLKINV:CLK SLICE_X9Y88/DOUTMUX:O6 SLICE_X9Y88/BFFMUX:O6 SLICE_X9Y88/AFFMUX:O6} [get_sites {SLICE_X9Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y88}]
set_property SITE_PIPS {SLICE_X11Y88/BUSED:0 SLICE_X11Y88/SRUSEDMUX:IN SLICE_X11Y88/CEUSEDMUX:IN SLICE_X11Y88/CLKINV:CLK SLICE_X11Y88/AFFMUX:O6} [get_sites {SLICE_X11Y88}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y88}]
set_property SITE_PIPS {SLICE_X10Y88/DUSED:0 SLICE_X10Y88/CUSED:0 SLICE_X10Y88/BUSED:0 SLICE_X10Y88/SRUSEDMUX:IN SLICE_X10Y88/CEUSEDMUX:IN SLICE_X10Y88/A5FFMUX:IN_B SLICE_X10Y88/CLKINV:CLK SLICE_X10Y88/AOUTMUX:A5Q SLICE_X10Y88/AFFMUX:O6} [get_sites {SLICE_X10Y88}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y87}]
set_property SITE_PIPS {SLICE_X1Y87/DUSED:0 SLICE_X1Y87/SRUSEDMUX:0 SLICE_X1Y87/CEUSEDMUX:1 SLICE_X1Y87/CLKINV:CLK SLICE_X1Y87/CFFMUX:O6 SLICE_X1Y87/AOUTMUX:F7} [get_sites {SLICE_X1Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y87}]
set_property SITE_PIPS {SLICE_X0Y87/AUSED:0} [get_sites {SLICE_X0Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y87}]
set_property SITE_PIPS {SLICE_X2Y87/DUSED:0 SLICE_X2Y87/CUSED:0 SLICE_X2Y87/BUSED:0 SLICE_X2Y87/AUSED:0 SLICE_X2Y87/AOUTMUX:O6} [get_sites {SLICE_X2Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y87}]
set_property SITE_PIPS {SLICE_X3Y87/DUSED:0 SLICE_X3Y87/CUSED:0 SLICE_X3Y87/BUSED:0 SLICE_X3Y87/SRUSEDMUX:0 SLICE_X3Y87/CEUSEDMUX:1 SLICE_X3Y87/CLKINV:CLK SLICE_X3Y87/AFFMUX:O6} [get_sites {SLICE_X3Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y87}]
set_property SITE_PIPS {SLICE_X5Y87/DUSED:0 SLICE_X5Y87/CUSED:0 SLICE_X5Y87/BUSED:0 SLICE_X5Y87/SRUSEDMUX:0 SLICE_X5Y87/CEUSEDMUX:1 SLICE_X5Y87/CLKINV:CLK SLICE_X5Y87/AFFMUX:O6} [get_sites {SLICE_X5Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y87}]
set_property SITE_PIPS {SLICE_X4Y87/DUSED:0 SLICE_X4Y87/CUSED:0 SLICE_X4Y87/AOUTMUX:F7} [get_sites {SLICE_X4Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y87}]
set_property SITE_PIPS {SLICE_X6Y87/DUSED:0 SLICE_X6Y87/CUSED:0 SLICE_X6Y87/AUSED:0 SLICE_X6Y87/SRUSEDMUX:0 SLICE_X6Y87/CEUSEDMUX:1 SLICE_X6Y87/CLKINV:CLK SLICE_X6Y87/COUTMUX:O5 SLICE_X6Y87/BFFMUX:O6 SLICE_X6Y87/AOUTMUX:O5} [get_sites {SLICE_X6Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y87}]
set_property SITE_PIPS {SLICE_X7Y87/DUSED:0 SLICE_X7Y87/CUSED:0 SLICE_X7Y87/AOUTMUX:F7} [get_sites {SLICE_X7Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y87}]
set_property SITE_PIPS {SLICE_X8Y87/DUSED:0 SLICE_X8Y87/CUSED:0 SLICE_X8Y87/BUSED:0 SLICE_X8Y87/AUSED:0} [get_sites {SLICE_X8Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y87}]
set_property SITE_PIPS {SLICE_X9Y87/DUSED:0 SLICE_X9Y87/CUSED:0 SLICE_X9Y87/SRUSEDMUX:0 SLICE_X9Y87/CEUSEDMUX:1 SLICE_X9Y87/CLKINV:CLK SLICE_X9Y87/DOUTMUX:O6 SLICE_X9Y87/BFFMUX:O6 SLICE_X9Y87/AFFMUX:O6} [get_sites {SLICE_X9Y87}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y87}]
set_property SITE_PIPS {SLICE_X10Y87/DUSED:0 SLICE_X10Y87/SRUSEDMUX:0 SLICE_X10Y87/CEUSEDMUX:IN SLICE_X10Y87/CLKINV:CLK SLICE_X10Y87/CFFMUX:O6 SLICE_X10Y87/BFFMUX:O6 SLICE_X10Y87/AFFMUX:O6} [get_sites {SLICE_X10Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y86}]
set_property SITE_PIPS {SLICE_X1Y86/DUSED:0 SLICE_X1Y86/CUSED:0 SLICE_X1Y86/BUSED:0 SLICE_X1Y86/SRUSEDMUX:0 SLICE_X1Y86/CEUSEDMUX:1 SLICE_X1Y86/CLKINV:CLK SLICE_X1Y86/BOUTMUX:O5 SLICE_X1Y86/AFFMUX:O6} [get_sites {SLICE_X1Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y86}]
set_property SITE_PIPS {SLICE_X2Y86/BUSED:0 SLICE_X2Y86/AUSED:0 SLICE_X2Y86/SRUSEDMUX:IN SLICE_X2Y86/CEUSEDMUX:1 SLICE_X2Y86/CLKINV:CLK SLICE_X2Y86/AFFMUX:AX} [get_sites {SLICE_X2Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y86}]
set_property SITE_PIPS {SLICE_X3Y86/DUSED:0 SLICE_X3Y86/CUSED:0 SLICE_X3Y86/BUSED:0 SLICE_X3Y86/AUSED:0 SLICE_X3Y86/COUTMUX:O5 SLICE_X3Y86/BOUTMUX:O5 SLICE_X3Y86/AOUTMUX:O5} [get_sites {SLICE_X3Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y86}]
set_property SITE_PIPS {SLICE_X5Y86/DUSED:0 SLICE_X5Y86/CUSED:0 SLICE_X5Y86/BUSED:0 SLICE_X5Y86/SRUSEDMUX:IN SLICE_X5Y86/CEUSEDMUX:1 SLICE_X5Y86/CLKINV:CLK SLICE_X5Y86/AFFMUX:O6} [get_sites {SLICE_X5Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y86}]
set_property SITE_PIPS {SLICE_X4Y86/DUSED:0 SLICE_X4Y86/CUSED:0 SLICE_X4Y86/BUSED:0 SLICE_X4Y86/AUSED:0 SLICE_X4Y86/AOUTMUX:O5} [get_sites {SLICE_X4Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y86}]
set_property SITE_PIPS {SLICE_X6Y86/DUSED:0 SLICE_X6Y86/CUSED:0 SLICE_X6Y86/AOUTMUX:F7} [get_sites {SLICE_X6Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y86}]
set_property SITE_PIPS {SLICE_X7Y86/DUSED:0 SLICE_X7Y86/CUSED:0 SLICE_X7Y86/BUSED:0 SLICE_X7Y86/AUSED:0} [get_sites {SLICE_X7Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y86}]
set_property SITE_PIPS {SLICE_X8Y86/DUSED:0 SLICE_X8Y86/CUSED:0 SLICE_X8Y86/BUSED:0 SLICE_X8Y86/SRUSEDMUX:0 SLICE_X8Y86/CEUSEDMUX:1 SLICE_X8Y86/CLKINV:CLK SLICE_X8Y86/AFFMUX:O6} [get_sites {SLICE_X8Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y86}]
set_property SITE_PIPS {SLICE_X9Y86/DUSED:0 SLICE_X9Y86/SRUSEDMUX:0 SLICE_X9Y86/CEUSEDMUX:1 SLICE_X9Y86/CLKINV:CLK SLICE_X9Y86/CFFMUX:O6 SLICE_X9Y86/AOUTMUX:F7} [get_sites {SLICE_X9Y86}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y86}]
set_property SITE_PIPS {SLICE_X10Y86/BUSED:0 SLICE_X10Y86/SRUSEDMUX:0 SLICE_X10Y86/CEUSEDMUX:IN SLICE_X10Y86/CLKINV:CLK SLICE_X10Y86/AFFMUX:O6} [get_sites {SLICE_X10Y86}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y85}]
set_property SITE_PIPS {SLICE_X1Y85/CUSED:0 SLICE_X1Y85/BUSED:0 SLICE_X1Y85/AUSED:0 SLICE_X1Y85/BOUTMUX:O5 SLICE_X1Y85/AOUTMUX:O5} [get_sites {SLICE_X1Y85}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y85}]
set_property SITE_PIPS {SLICE_X2Y85/DUSED:0 SLICE_X2Y85/CUSED:0 SLICE_X2Y85/BUSED:0 SLICE_X2Y85/SRUSEDMUX:0 SLICE_X2Y85/CEUSEDMUX:1 SLICE_X2Y85/CLKINV:CLK SLICE_X2Y85/COUTMUX:O6 SLICE_X2Y85/AFFMUX:O6} [get_sites {SLICE_X2Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y85}]
set_property SITE_PIPS {SLICE_X3Y85/SRUSEDMUX:0 SLICE_X3Y85/CEUSEDMUX:IN SLICE_X3Y85/CLKINV:CLK SLICE_X3Y85/DFFMUX:DX SLICE_X3Y85/BOUTMUX:F8} [get_sites {SLICE_X3Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y85}]
set_property SITE_PIPS {SLICE_X5Y85/DUSED:0 SLICE_X5Y85/CUSED:0 SLICE_X5Y85/BUSED:0 SLICE_X5Y85/AUSED:0} [get_sites {SLICE_X5Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y85}]
set_property SITE_PIPS {SLICE_X4Y85/CUSED:0 SLICE_X4Y85/BUSED:0 SLICE_X4Y85/AUSED:0 SLICE_X4Y85/AOUTMUX:O5} [get_sites {SLICE_X4Y85}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y85}]
set_property SITE_PIPS {SLICE_X6Y85/DUSED:0 SLICE_X6Y85/CUSED:0 SLICE_X6Y85/AOUTMUX:F7} [get_sites {SLICE_X6Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y85}]
set_property SITE_PIPS {SLICE_X7Y85/DUSED:0 SLICE_X7Y85/CUSED:0 SLICE_X7Y85/BUSED:0 SLICE_X7Y85/AUSED:0 SLICE_X7Y85/BOUTMUX:O6 SLICE_X7Y85/AOUTMUX:O5} [get_sites {SLICE_X7Y85}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y85}]
set_property SITE_PIPS {SLICE_X8Y85/DUSED:0 SLICE_X8Y85/CUSED:0 SLICE_X8Y85/BUSED:0 SLICE_X8Y85/AUSED:0} [get_sites {SLICE_X8Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y85}]
set_property SITE_PIPS {SLICE_X9Y85/DUSED:0 SLICE_X9Y85/CUSED:0 SLICE_X9Y85/DOUTMUX:O6 SLICE_X9Y85/AOUTMUX:F7} [get_sites {SLICE_X9Y85}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y84}]
set_property SITE_PIPS {SLICE_X1Y84/AUSED:0} [get_sites {SLICE_X1Y84}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y84}]
set_property SITE_PIPS {SLICE_X2Y84/DUSED:0 SLICE_X2Y84/CUSED:0 SLICE_X2Y84/BUSED:0 SLICE_X2Y84/SRUSEDMUX:IN SLICE_X2Y84/CEUSEDMUX:1 SLICE_X2Y84/CLKINV:CLK SLICE_X2Y84/BOUTMUX:O6 SLICE_X2Y84/AFFMUX:O6} [get_sites {SLICE_X2Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y84}]
set_property SITE_PIPS {SLICE_X3Y84/DUSED:0 SLICE_X3Y84/CUSED:0 SLICE_X3Y84/BUSED:0 SLICE_X3Y84/SRUSEDMUX:0 SLICE_X3Y84/CEUSEDMUX:1 SLICE_X3Y84/CLKINV:CLK SLICE_X3Y84/AFFMUX:O6} [get_sites {SLICE_X3Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y84}]
set_property SITE_PIPS {SLICE_X5Y84/DUSED:0 SLICE_X5Y84/CUSED:0 SLICE_X5Y84/SRUSEDMUX:0 SLICE_X5Y84/CEUSEDMUX:IN SLICE_X5Y84/CLKINV:CLK SLICE_X5Y84/COUTMUX:O5 SLICE_X5Y84/BFFMUX:BX SLICE_X5Y84/AFFMUX:F7} [get_sites {SLICE_X5Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y84}]
set_property SITE_PIPS {SLICE_X4Y84/DUSED:0 SLICE_X4Y84/CUSED:0 SLICE_X4Y84/BUSED:0 SLICE_X4Y84/SRUSEDMUX:0 SLICE_X4Y84/A5FFMUX:IN_B SLICE_X4Y84/CEUSEDMUX:IN SLICE_X4Y84/CLKINV:CLK SLICE_X4Y84/BOUTMUX:O6 SLICE_X4Y84/AOUTMUX:A5Q SLICE_X4Y84/AFFMUX:O6} [get_sites {SLICE_X4Y84}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y84}]
set_property SITE_PIPS {SLICE_X6Y84/DUSED:0 SLICE_X6Y84/CUSED:0 SLICE_X6Y84/BUSED:0 SLICE_X6Y84/AUSED:0 SLICE_X6Y84/DOUTMUX:O6} [get_sites {SLICE_X6Y84}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y84}]
set_property SITE_PIPS {SLICE_X8Y84/DUSED:0 SLICE_X8Y84/CUSED:0 SLICE_X8Y84/BUSED:0 SLICE_X8Y84/AUSED:0 SLICE_X8Y84/AOUTMUX:O5} [get_sites {SLICE_X8Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y84}]
set_property SITE_PIPS {SLICE_X9Y84/DUSED:0 SLICE_X9Y84/CUSED:0 SLICE_X9Y84/BUSED:0 SLICE_X9Y84/AUSED:0 SLICE_X9Y84/AOUTMUX:O5} [get_sites {SLICE_X9Y84}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y84}]
set_property SITE_PIPS {SLICE_X10Y84/CUSED:0 SLICE_X10Y84/SRUSEDMUX:0 SLICE_X10Y84/CEUSEDMUX:IN SLICE_X10Y84/CLKINV:CLK SLICE_X10Y84/BFFMUX:O6 SLICE_X10Y84/AFFMUX:O6} [get_sites {SLICE_X10Y84}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y83}]
set_property SITE_PIPS {SLICE_X1Y83/CUSED:0 SLICE_X1Y83/BUSED:0 SLICE_X1Y83/SRUSEDMUX:IN SLICE_X1Y83/CEUSEDMUX:1 SLICE_X1Y83/CLKINV:CLK SLICE_X1Y83/AFFMUX:O6} [get_sites {SLICE_X1Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y83}]
set_property SITE_PIPS {SLICE_X0Y83/AUSED:0} [get_sites {SLICE_X0Y83}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y83}]
set_property SITE_PIPS {SLICE_X2Y83/DUSED:0 SLICE_X2Y83/CUSED:0 SLICE_X2Y83/SRUSEDMUX:0 SLICE_X2Y83/CEUSEDMUX:IN SLICE_X2Y83/CLKINV:CLK SLICE_X2Y83/DOUTMUX:O6 SLICE_X2Y83/COUTMUX:O5 SLICE_X2Y83/AFFMUX:F7} [get_sites {SLICE_X2Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y83}]
set_property SITE_PIPS {SLICE_X3Y83/DUSED:0 SLICE_X3Y83/CUSED:0 SLICE_X3Y83/SRUSEDMUX:0 SLICE_X3Y83/CEUSEDMUX:IN SLICE_X3Y83/CLKINV:CLK SLICE_X3Y83/BFFMUX:O6 SLICE_X3Y83/AFFMUX:O6} [get_sites {SLICE_X3Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y83}]
set_property SITE_PIPS {SLICE_X5Y83/DUSED:0 SLICE_X5Y83/CUSED:0 SLICE_X5Y83/BUSED:0 SLICE_X5Y83/AUSED:0 SLICE_X5Y83/COUTMUX:O6 SLICE_X5Y83/BOUTMUX:O6 SLICE_X5Y83/AOUTMUX:O5} [get_sites {SLICE_X5Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y83}]
set_property SITE_PIPS {SLICE_X4Y83/SRUSEDMUX:0 SLICE_X4Y83/CEUSEDMUX:IN SLICE_X4Y83/CLKINV:CLK SLICE_X4Y83/DFFMUX:O6 SLICE_X4Y83/CFFMUX:O6 SLICE_X4Y83/BFFMUX:O6 SLICE_X4Y83/AFFMUX:O6} [get_sites {SLICE_X4Y83}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y83}]
set_property SITE_PIPS {SLICE_X6Y83/DUSED:0 SLICE_X6Y83/CUSED:0 SLICE_X6Y83/BUSED:0 SLICE_X6Y83/AUSED:0 SLICE_X6Y83/BOUTMUX:O5 SLICE_X6Y83/AOUTMUX:O5} [get_sites {SLICE_X6Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y83}]
set_property SITE_PIPS {SLICE_X7Y83/DUSED:0 SLICE_X7Y83/CUSED:0 SLICE_X7Y83/DOUTMUX:O5 SLICE_X7Y83/COUTMUX:O5 SLICE_X7Y83/AOUTMUX:F7} [get_sites {SLICE_X7Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y83}]
set_property SITE_PIPS {SLICE_X9Y83/DUSED:0 SLICE_X9Y83/CUSED:0 SLICE_X9Y83/BUSED:0 SLICE_X9Y83/AUSED:0} [get_sites {SLICE_X9Y83}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y83}]
set_property SITE_PIPS {SLICE_X10Y83/DUSED:0 SLICE_X10Y83/CUSED:0 SLICE_X10Y83/SRUSEDMUX:0 SLICE_X10Y83/CEUSEDMUX:IN SLICE_X10Y83/CLKINV:CLK SLICE_X10Y83/COUTMUX:O5 SLICE_X10Y83/BFFMUX:O6 SLICE_X10Y83/AFFMUX:O6} [get_sites {SLICE_X10Y83}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y82}]
set_property SITE_PIPS {SLICE_X1Y82/DUSED:0 SLICE_X1Y82/CUSED:0 SLICE_X1Y82/SRUSEDMUX:IN SLICE_X1Y82/CEUSEDMUX:IN SLICE_X1Y82/CLKINV:CLK SLICE_X1Y82/AFFMUX:F7} [get_sites {SLICE_X1Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y82}]
set_property SITE_PIPS {SLICE_X0Y82/CUSED:0 SLICE_X0Y82/SRUSEDMUX:IN SLICE_X0Y82/CEUSEDMUX:IN SLICE_X0Y82/CLKINV:CLK SLICE_X0Y82/AFFMUX:F7} [get_sites {SLICE_X0Y82}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y82}]
set_property SITE_PIPS {SLICE_X2Y82/DUSED:0 SLICE_X2Y82/CUSED:0 SLICE_X2Y82/SRUSEDMUX:IN SLICE_X2Y82/CEUSEDMUX:IN SLICE_X2Y82/CLKINV:CLK SLICE_X2Y82/COUTMUX:O6 SLICE_X2Y82/AFFMUX:F7} [get_sites {SLICE_X2Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y82}]
set_property SITE_PIPS {SLICE_X3Y82/DUSED:0 SLICE_X3Y82/CUSED:0 SLICE_X3Y82/SRUSEDMUX:0 SLICE_X3Y82/CEUSEDMUX:IN SLICE_X3Y82/CLKINV:CLK SLICE_X3Y82/COUTMUX:O6 SLICE_X3Y82/BFFMUX:O6 SLICE_X3Y82/AFFMUX:O6} [get_sites {SLICE_X3Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y82}]
set_property SITE_PIPS {SLICE_X5Y82/DUSED:0 SLICE_X5Y82/CUSED:0 SLICE_X5Y82/SRUSEDMUX:0 SLICE_X5Y82/CEUSEDMUX:IN SLICE_X5Y82/CLKINV:CLK SLICE_X5Y82/COUTMUX:O5 SLICE_X5Y82/BFFMUX:BX SLICE_X5Y82/AOUTMUX:F7} [get_sites {SLICE_X5Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y82}]
set_property SITE_PIPS {SLICE_X4Y82/DUSED:0 SLICE_X4Y82/CUSED:0 SLICE_X4Y82/COUTMUX:O5 SLICE_X4Y82/AOUTMUX:F7} [get_sites {SLICE_X4Y82}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y82}]
set_property SITE_PIPS {SLICE_X6Y82/DUSED:0 SLICE_X6Y82/CUSED:0 SLICE_X6Y82/SRUSEDMUX:0 SLICE_X6Y82/CEUSEDMUX:IN SLICE_X6Y82/CLKINV:CLK SLICE_X6Y82/AFFMUX:F7} [get_sites {SLICE_X6Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y82}]
set_property SITE_PIPS {SLICE_X7Y82/DUSED:0 SLICE_X7Y82/CUSED:0 SLICE_X7Y82/BUSED:0 SLICE_X7Y82/SRUSEDMUX:0 SLICE_X7Y82/CEUSEDMUX:IN SLICE_X7Y82/CLKINV:CLK SLICE_X7Y82/AFFMUX:O6} [get_sites {SLICE_X7Y82}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y82}]
set_property SITE_PIPS {SLICE_X8Y82/DUSED:0 SLICE_X8Y82/CUSED:0 SLICE_X8Y82/BUSED:0 SLICE_X8Y82/SRUSEDMUX:0 SLICE_X8Y82/CEUSEDMUX:IN SLICE_X8Y82/CLKINV:CLK SLICE_X8Y82/AFFMUX:O6} [get_sites {SLICE_X8Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y82}]
set_property SITE_PIPS {SLICE_X9Y82/DUSED:0 SLICE_X9Y82/CUSED:0 SLICE_X9Y82/SRUSEDMUX:0 SLICE_X9Y82/CEUSEDMUX:IN SLICE_X9Y82/CLKINV:CLK SLICE_X9Y82/DOUTMUX:O5 SLICE_X9Y82/COUTMUX:O5 SLICE_X9Y82/BFFMUX:O6 SLICE_X9Y82/AFFMUX:O6} [get_sites {SLICE_X9Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y82}]
set_property SITE_PIPS {SLICE_X11Y82/CUSED:0 SLICE_X11Y82/BUSED:0 SLICE_X11Y82/AUSED:0 SLICE_X11Y82/AOUTMUX:O5} [get_sites {SLICE_X11Y82}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y82}]
set_property SITE_PIPS {SLICE_X10Y82/DUSED:0 SLICE_X10Y82/CUSED:0 SLICE_X10Y82/SRUSEDMUX:0 SLICE_X10Y82/CEUSEDMUX:IN SLICE_X10Y82/CLKINV:CLK SLICE_X10Y82/BFFMUX:O6 SLICE_X10Y82/AFFMUX:O6} [get_sites {SLICE_X10Y82}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y81}]
set_property SITE_PIPS {SLICE_X1Y81/DUSED:0 SLICE_X1Y81/CUSED:0 SLICE_X1Y81/SRUSEDMUX:IN SLICE_X1Y81/CEUSEDMUX:IN SLICE_X1Y81/CLKINV:CLK SLICE_X1Y81/AFFMUX:F7} [get_sites {SLICE_X1Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y81}]
set_property SITE_PIPS {SLICE_X0Y81/DUSED:0 SLICE_X0Y81/CUSED:0 SLICE_X0Y81/SRUSEDMUX:IN SLICE_X0Y81/CEUSEDMUX:IN SLICE_X0Y81/CLKINV:CLK SLICE_X0Y81/COUTMUX:O5 SLICE_X0Y81/AFFMUX:F7} [get_sites {SLICE_X0Y81}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y81}]
set_property SITE_PIPS {SLICE_X2Y81/DUSED:0 SLICE_X2Y81/CUSED:0 SLICE_X2Y81/SRUSEDMUX:IN SLICE_X2Y81/CEUSEDMUX:IN SLICE_X2Y81/CLKINV:CLK SLICE_X2Y81/AFFMUX:F7} [get_sites {SLICE_X2Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y81}]
set_property SITE_PIPS {SLICE_X3Y81/DUSED:0 SLICE_X3Y81/CUSED:0 SLICE_X3Y81/BUSED:0 SLICE_X3Y81/SRUSEDMUX:0 SLICE_X3Y81/CEUSEDMUX:1 SLICE_X3Y81/CLKINV:CLK SLICE_X3Y81/AFFMUX:O6} [get_sites {SLICE_X3Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y81}]
set_property SITE_PIPS {SLICE_X5Y81/DUSED:0 SLICE_X5Y81/CUSED:0 SLICE_X5Y81/SRUSEDMUX:0 SLICE_X5Y81/CEUSEDMUX:IN SLICE_X5Y81/CLKINV:CLK SLICE_X5Y81/COUTMUX:O5 SLICE_X5Y81/AFFMUX:F7} [get_sites {SLICE_X5Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y81}]
set_property SITE_PIPS {SLICE_X4Y81/CUSED:0 SLICE_X4Y81/BUSED:0 SLICE_X4Y81/SRUSEDMUX:0 SLICE_X4Y81/CEUSEDMUX:1 SLICE_X4Y81/CLKINV:CLK SLICE_X4Y81/AFFMUX:O6} [get_sites {SLICE_X4Y81}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y81}]
set_property SITE_PIPS {SLICE_X6Y81/DUSED:0 SLICE_X6Y81/CUSED:0 SLICE_X6Y81/BUSED:0 SLICE_X6Y81/SRUSEDMUX:0 SLICE_X6Y81/CEUSEDMUX:IN SLICE_X6Y81/CLKINV:CLK SLICE_X6Y81/BOUTMUX:O6 SLICE_X6Y81/AFFMUX:O6} [get_sites {SLICE_X6Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y81}]
set_property SITE_PIPS {SLICE_X7Y81/DUSED:0 SLICE_X7Y81/CUSED:0 SLICE_X7Y81/SRUSEDMUX:0 SLICE_X7Y81/CEUSEDMUX:IN SLICE_X7Y81/CLKINV:CLK SLICE_X7Y81/AFFMUX:F7} [get_sites {SLICE_X7Y81}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y81}]
set_property SITE_PIPS {SLICE_X8Y81/DUSED:0 SLICE_X8Y81/CUSED:0 SLICE_X8Y81/BUSED:0 SLICE_X8Y81/SRUSEDMUX:0 SLICE_X8Y81/CEUSEDMUX:IN SLICE_X8Y81/CLKINV:CLK SLICE_X8Y81/COUTMUX:O6 SLICE_X8Y81/BOUTMUX:O5 SLICE_X8Y81/AFFMUX:O6} [get_sites {SLICE_X8Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y81}]
set_property SITE_PIPS {SLICE_X9Y81/DUSED:0 SLICE_X9Y81/CUSED:0 SLICE_X9Y81/BUSED:0 SLICE_X9Y81/SRUSEDMUX:0 SLICE_X9Y81/CEUSEDMUX:IN SLICE_X9Y81/CLKINV:CLK SLICE_X9Y81/BOUTMUX:O5 SLICE_X9Y81/AFFMUX:O6} [get_sites {SLICE_X9Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y81}]
set_property SITE_PIPS {SLICE_X11Y81/SRUSEDMUX:0 SLICE_X11Y81/CEUSEDMUX:IN SLICE_X11Y81/CLKINV:CLK SLICE_X11Y81/AFFMUX:O6} [get_sites {SLICE_X11Y81}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y81}]
set_property SITE_PIPS {SLICE_X10Y81/DUSED:0 SLICE_X10Y81/CUSED:0 SLICE_X10Y81/BUSED:0 SLICE_X10Y81/SRUSEDMUX:0 SLICE_X10Y81/CEUSEDMUX:IN SLICE_X10Y81/CLKINV:CLK SLICE_X10Y81/DOUTMUX:O6 SLICE_X10Y81/BOUTMUX:O5 SLICE_X10Y81/AFFMUX:O6} [get_sites {SLICE_X10Y81}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y80}]
set_property SITE_PIPS {SLICE_X1Y80/AUSED:0} [get_sites {SLICE_X1Y80}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y80}]
set_property SITE_PIPS {SLICE_X2Y80/BUSED:0 SLICE_X2Y80/AUSED:0 SLICE_X2Y80/SRUSEDMUX:0 SLICE_X2Y80/CEUSEDMUX:IN SLICE_X2Y80/CLKINV:CLK SLICE_X2Y80/DFFMUX:DX SLICE_X2Y80/CFFMUX:CX SLICE_X2Y80/BFFMUX:BX SLICE_X2Y80/AFFMUX:AX} [get_sites {SLICE_X2Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y80}]
set_property SITE_PIPS {SLICE_X3Y80/BUSED:0 SLICE_X3Y80/AUSED:0 SLICE_X3Y80/SRUSEDMUX:0 SLICE_X3Y80/CEUSEDMUX:IN SLICE_X3Y80/CLKINV:CLK SLICE_X3Y80/BFFMUX:BX SLICE_X3Y80/AOUTMUX:O5 SLICE_X3Y80/AFFMUX:AX} [get_sites {SLICE_X3Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y80}]
set_property SITE_PIPS {SLICE_X5Y80/DUSED:0 SLICE_X5Y80/CUSED:0 SLICE_X5Y80/BUSED:0 SLICE_X5Y80/SRUSEDMUX:0 SLICE_X5Y80/CEUSEDMUX:IN SLICE_X5Y80/CLKINV:CLK SLICE_X5Y80/COUTMUX:O5 SLICE_X5Y80/BOUTMUX:O5 SLICE_X5Y80/AFFMUX:O6} [get_sites {SLICE_X5Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y80}]
set_property SITE_PIPS {SLICE_X4Y80/CUSED:0 SLICE_X4Y80/BUSED:0 SLICE_X4Y80/AUSED:0 SLICE_X4Y80/BOUTMUX:O6 SLICE_X4Y80/AOUTMUX:O5} [get_sites {SLICE_X4Y80}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y80}]
set_property SITE_PIPS {SLICE_X6Y80/DUSED:0 SLICE_X6Y80/CUSED:0 SLICE_X6Y80/SRUSEDMUX:0 SLICE_X6Y80/CEUSEDMUX:IN SLICE_X6Y80/CLKINV:CLK SLICE_X6Y80/COUTMUX:O6 SLICE_X6Y80/AFFMUX:F7} [get_sites {SLICE_X6Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y80}]
set_property SITE_PIPS {SLICE_X7Y80/DUSED:0 SLICE_X7Y80/CUSED:0 SLICE_X7Y80/SRUSEDMUX:0 SLICE_X7Y80/CEUSEDMUX:IN SLICE_X7Y80/CLKINV:CLK SLICE_X7Y80/AFFMUX:F7} [get_sites {SLICE_X7Y80}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y80}]
set_property SITE_PIPS {SLICE_X8Y80/DUSED:0 SLICE_X8Y80/CUSED:0 SLICE_X8Y80/BUSED:0 SLICE_X8Y80/SRUSEDMUX:0 SLICE_X8Y80/CEUSEDMUX:IN SLICE_X8Y80/CLKINV:CLK SLICE_X8Y80/COUTMUX:O5 SLICE_X8Y80/BOUTMUX:O5 SLICE_X8Y80/AFFMUX:O6} [get_sites {SLICE_X8Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y80}]
set_property SITE_PIPS {SLICE_X9Y80/DUSED:0 SLICE_X9Y80/SRUSEDMUX:0 SLICE_X9Y80/CEUSEDMUX:IN SLICE_X9Y80/CLKINV:CLK SLICE_X9Y80/CFFMUX:O6 SLICE_X9Y80/BFFMUX:O6 SLICE_X9Y80/AFFMUX:O6} [get_sites {SLICE_X9Y80}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y80}]
set_property SITE_PIPS {SLICE_X11Y80/DUSED:0 SLICE_X11Y80/BUSED:0 SLICE_X11Y80/SRUSEDMUX:0 SLICE_X11Y80/CEUSEDMUX:IN SLICE_X11Y80/CLKINV:CLK SLICE_X11Y80/CFFMUX:O6 SLICE_X11Y80/BOUTMUX:O5 SLICE_X11Y80/AFFMUX:O6} [get_sites {SLICE_X11Y80}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y80}]
set_property SITE_PIPS {SLICE_X10Y80/DUSED:0 SLICE_X10Y80/CUSED:0 SLICE_X10Y80/BUSED:0 SLICE_X10Y80/SRUSEDMUX:0 SLICE_X10Y80/CEUSEDMUX:IN SLICE_X10Y80/CLKINV:CLK SLICE_X10Y80/COUTMUX:O6 SLICE_X10Y80/AFFMUX:O6} [get_sites {SLICE_X10Y80}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y79}]
set_property SITE_PIPS {SLICE_X2Y79/DUSED:0 SLICE_X2Y79/CUSED:0 SLICE_X2Y79/BUSED:0 SLICE_X2Y79/SRUSEDMUX:0 SLICE_X2Y79/CEUSEDMUX:IN SLICE_X2Y79/CLKINV:CLK SLICE_X2Y79/COUTMUX:O6 SLICE_X2Y79/BOUTMUX:O5 SLICE_X2Y79/AFFMUX:O6} [get_sites {SLICE_X2Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y79}]
set_property SITE_PIPS {SLICE_X5Y79/DUSED:0 SLICE_X5Y79/CUSED:0 SLICE_X5Y79/BUSED:0 SLICE_X5Y79/AUSED:0 SLICE_X5Y79/SRUSEDMUX:0 SLICE_X5Y79/CEUSEDMUX:IN SLICE_X5Y79/CLKINV:CLK SLICE_X5Y79/AOUTMUX:O5 SLICE_X5Y79/AFFMUX:AX} [get_sites {SLICE_X5Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y79}]
set_property SITE_PIPS {SLICE_X4Y79/DUSED:0 SLICE_X4Y79/CUSED:0 SLICE_X4Y79/BUSED:0 SLICE_X4Y79/SRUSEDMUX:0 SLICE_X4Y79/CEUSEDMUX:IN SLICE_X4Y79/CLKINV:CLK SLICE_X4Y79/AFFMUX:O6} [get_sites {SLICE_X4Y79}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y79}]
set_property SITE_PIPS {SLICE_X6Y79/SRUSEDMUX:0 SLICE_X6Y79/CEUSEDMUX:IN SLICE_X6Y79/DCY0:DX SLICE_X6Y79/COUTUSED:0 SLICE_X6Y79/CLKINV:CLK SLICE_X6Y79/CCY0:CX SLICE_X6Y79/BCY0:BX SLICE_X6Y79/ACY0:AX SLICE_X6Y79/DOUTMUX:CY SLICE_X6Y79/COUTMUX:XOR SLICE_X6Y79/CFFMUX:O5 SLICE_X6Y79/BOUTMUX:XOR SLICE_X6Y79/BFFMUX:O5 SLICE_X6Y79/AOUTMUX:XOR SLICE_X6Y79/AFFMUX:O5} [get_sites {SLICE_X6Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y79}]
set_property SITE_PIPS {SLICE_X7Y79/DUSED:0 SLICE_X7Y79/CUSED:0 SLICE_X7Y79/SRUSEDMUX:0 SLICE_X7Y79/CEUSEDMUX:IN SLICE_X7Y79/CLKINV:CLK SLICE_X7Y79/COUTMUX:O5 SLICE_X7Y79/AFFMUX:F7} [get_sites {SLICE_X7Y79}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y79}]
set_property SITE_PIPS {SLICE_X8Y79/DUSED:0 SLICE_X8Y79/CUSED:0 SLICE_X8Y79/SRUSEDMUX:0 SLICE_X8Y79/CEUSEDMUX:IN SLICE_X8Y79/CLKINV:CLK SLICE_X8Y79/BFFMUX:O6 SLICE_X8Y79/AFFMUX:O6} [get_sites {SLICE_X8Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y79}]
set_property SITE_PIPS {SLICE_X9Y79/BUSED:0 SLICE_X9Y79/AUSED:0 SLICE_X9Y79/AOUTMUX:O5} [get_sites {SLICE_X9Y79}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y79}]
set_property SITE_PIPS {SLICE_X11Y79/DUSED:0 SLICE_X11Y79/CUSED:0 SLICE_X11Y79/BUSED:0 SLICE_X11Y79/SRUSEDMUX:0 SLICE_X11Y79/CEUSEDMUX:IN SLICE_X11Y79/CLKINV:CLK SLICE_X11Y79/BOUTMUX:O5 SLICE_X11Y79/AFFMUX:O6} [get_sites {SLICE_X11Y79}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y79}]
set_property SITE_PIPS {SLICE_X10Y79/DUSED:0 SLICE_X10Y79/CUSED:0 SLICE_X10Y79/SRUSEDMUX:0 SLICE_X10Y79/CEUSEDMUX:IN SLICE_X10Y79/CLKINV:CLK SLICE_X10Y79/COUTMUX:O5 SLICE_X10Y79/BFFMUX:O6 SLICE_X10Y79/AFFMUX:O6} [get_sites {SLICE_X10Y79}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y78}]
set_property SITE_PIPS {SLICE_X2Y78/CUSED:0 SLICE_X2Y78/SRUSEDMUX:0 SLICE_X2Y78/CEUSEDMUX:IN SLICE_X2Y78/CLKINV:CLK SLICE_X2Y78/AFFMUX:F7} [get_sites {SLICE_X2Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y78}]
set_property SITE_PIPS {SLICE_X3Y78/DUSED:0 SLICE_X3Y78/SRUSEDMUX:0 SLICE_X3Y78/CEUSEDMUX:IN SLICE_X3Y78/CLKINV:CLK SLICE_X3Y78/CFFMUX:O6 SLICE_X3Y78/AFFMUX:F7} [get_sites {SLICE_X3Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y78}]
set_property SITE_PIPS {SLICE_X5Y78/DUSED:0 SLICE_X5Y78/CUSED:0 SLICE_X5Y78/SRUSEDMUX:0 SLICE_X5Y78/CEUSEDMUX:IN SLICE_X5Y78/CLKINV:CLK SLICE_X5Y78/COUTMUX:O5 SLICE_X5Y78/AFFMUX:F7} [get_sites {SLICE_X5Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y78}]
set_property SITE_PIPS {SLICE_X4Y78/DUSED:0 SLICE_X4Y78/CUSED:0 SLICE_X4Y78/SRUSEDMUX:0 SLICE_X4Y78/CEUSEDMUX:IN SLICE_X4Y78/CLKINV:CLK SLICE_X4Y78/COUTMUX:O5 SLICE_X4Y78/AFFMUX:F7} [get_sites {SLICE_X4Y78}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y78}]
set_property SITE_PIPS {SLICE_X6Y78/SRUSEDMUX:0 SLICE_X6Y78/CEUSEDMUX:IN SLICE_X6Y78/DCY0:DX SLICE_X6Y78/COUTUSED:0 SLICE_X6Y78/CLKINV:CLK SLICE_X6Y78/CCY0:CX SLICE_X6Y78/BCY0:BX SLICE_X6Y78/ACY0:AX SLICE_X6Y78/DOUTMUX:XOR SLICE_X6Y78/DFFMUX:O5 SLICE_X6Y78/COUTMUX:XOR SLICE_X6Y78/CFFMUX:O5 SLICE_X6Y78/BOUTMUX:XOR SLICE_X6Y78/BFFMUX:O5 SLICE_X6Y78/AOUTMUX:XOR SLICE_X6Y78/AFFMUX:O5} [get_sites {SLICE_X6Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y78}]
set_property SITE_PIPS {SLICE_X7Y78/DUSED:0 SLICE_X7Y78/CUSED:0 SLICE_X7Y78/SRUSEDMUX:0 SLICE_X7Y78/CEUSEDMUX:IN SLICE_X7Y78/CLKINV:CLK SLICE_X7Y78/COUTMUX:O5 SLICE_X7Y78/AFFMUX:F7} [get_sites {SLICE_X7Y78}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y78}]
set_property SITE_PIPS {SLICE_X8Y78/CUSED:0 SLICE_X8Y78/SRUSEDMUX:0 SLICE_X8Y78/CEUSEDMUX:IN SLICE_X8Y78/CLKINV:CLK SLICE_X8Y78/BFFMUX:O6 SLICE_X8Y78/AFFMUX:O6} [get_sites {SLICE_X8Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y78}]
set_property SITE_PIPS {SLICE_X9Y78/DUSED:0 SLICE_X9Y78/CUSED:0 SLICE_X9Y78/SRUSEDMUX:0 SLICE_X9Y78/CEUSEDMUX:IN SLICE_X9Y78/CLKINV:CLK SLICE_X9Y78/COUTMUX:O5 SLICE_X9Y78/BFFMUX:O6 SLICE_X9Y78/AFFMUX:O6} [get_sites {SLICE_X9Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y78}]
set_property SITE_PIPS {SLICE_X11Y78/DUSED:0 SLICE_X11Y78/SRUSEDMUX:0 SLICE_X11Y78/CEUSEDMUX:IN SLICE_X11Y78/CLKINV:CLK SLICE_X11Y78/CFFMUX:O6 SLICE_X11Y78/BFFMUX:O6 SLICE_X11Y78/AFFMUX:O6} [get_sites {SLICE_X11Y78}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y78}]
set_property SITE_PIPS {SLICE_X10Y78/DUSED:0 SLICE_X10Y78/CUSED:0 SLICE_X10Y78/AUSED:0 SLICE_X10Y78/SRUSEDMUX:0 SLICE_X10Y78/CEUSEDMUX:IN SLICE_X10Y78/CLKINV:CLK SLICE_X10Y78/BFFMUX:O6 SLICE_X10Y78/AOUTMUX:O5} [get_sites {SLICE_X10Y78}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y77}]
set_property SITE_PIPS {SLICE_X1Y77/DUSED:0 SLICE_X1Y77/CUSED:0 SLICE_X1Y77/BUSED:0 SLICE_X1Y77/AUSED:0 SLICE_X1Y77/SRUSEDMUX:0 SLICE_X1Y77/CEUSEDMUX:IN SLICE_X1Y77/CLKINV:CLK SLICE_X1Y77/AFFMUX:AX} [get_sites {SLICE_X1Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y77}]
set_property SITE_PIPS {SLICE_X0Y77/SRUSEDMUX:0 SLICE_X0Y77/CEUSEDMUX:IN SLICE_X0Y77/CLKINV:CLK SLICE_X0Y77/BFFMUX:O6 SLICE_X0Y77/AFFMUX:O6} [get_sites {SLICE_X0Y77}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y77}]
set_property SITE_PIPS {SLICE_X2Y77/DUSED:0 SLICE_X2Y77/CUSED:0 SLICE_X2Y77/BUSED:0 SLICE_X2Y77/AUSED:0 SLICE_X2Y77/SRUSEDMUX:0 SLICE_X2Y77/CEUSEDMUX:IN SLICE_X2Y77/CLKINV:CLK SLICE_X2Y77/DFFMUX:DX SLICE_X2Y77/CFFMUX:CX SLICE_X2Y77/BFFMUX:BX SLICE_X2Y77/AFFMUX:AX} [get_sites {SLICE_X2Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y77}]
set_property SITE_PIPS {SLICE_X3Y77/DUSED:0 SLICE_X3Y77/CUSED:0 SLICE_X3Y77/SRUSEDMUX:0 SLICE_X3Y77/CEUSEDMUX:IN SLICE_X3Y77/CLKINV:CLK SLICE_X3Y77/BFFMUX:O6 SLICE_X3Y77/AFFMUX:O6} [get_sites {SLICE_X3Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y77}]
set_property SITE_PIPS {SLICE_X5Y77/DUSED:0 SLICE_X5Y77/CUSED:0 SLICE_X5Y77/SRUSEDMUX:0 SLICE_X5Y77/CEUSEDMUX:IN SLICE_X5Y77/CLKINV:CLK SLICE_X5Y77/COUTMUX:O6 SLICE_X5Y77/AFFMUX:F7} [get_sites {SLICE_X5Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y77}]
set_property SITE_PIPS {SLICE_X4Y77/DUSED:0 SLICE_X4Y77/CUSED:0 SLICE_X4Y77/SRUSEDMUX:0 SLICE_X4Y77/CEUSEDMUX:IN SLICE_X4Y77/CLKINV:CLK SLICE_X4Y77/DOUTMUX:O6 SLICE_X4Y77/COUTMUX:O6 SLICE_X4Y77/BFFMUX:O6 SLICE_X4Y77/AFFMUX:O6} [get_sites {SLICE_X4Y77}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y77}]
set_property SITE_PIPS {SLICE_X6Y77/SRUSEDMUX:0 SLICE_X6Y77/CEUSEDMUX:IN SLICE_X6Y77/DCY0:DX SLICE_X6Y77/COUTUSED:0 SLICE_X6Y77/CLKINV:CLK SLICE_X6Y77/CCY0:CX SLICE_X6Y77/BCY0:BX SLICE_X6Y77/ACY0:AX SLICE_X6Y77/DOUTMUX:XOR SLICE_X6Y77/COUTMUX:XOR SLICE_X6Y77/CFFMUX:O5 SLICE_X6Y77/BOUTMUX:XOR SLICE_X6Y77/BFFMUX:O5 SLICE_X6Y77/AOUTMUX:XOR SLICE_X6Y77/AFFMUX:O5} [get_sites {SLICE_X6Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y77}]
set_property SITE_PIPS {SLICE_X7Y77/SRUSEDMUX:0 SLICE_X7Y77/CEUSEDMUX:IN SLICE_X7Y77/CLKINV:CLK SLICE_X7Y77/DCY0:DX SLICE_X7Y77/CCY0:CX SLICE_X7Y77/BCY0:BX SLICE_X7Y77/ACY0:AX SLICE_X7Y77/DFFMUX:O5 SLICE_X7Y77/COUTMUX:CY} [get_sites {SLICE_X7Y77}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y77}]
set_property SITE_PIPS {SLICE_X8Y77/SRUSEDMUX:0 SLICE_X8Y77/CEUSEDMUX:IN SLICE_X8Y77/DCY0:DX SLICE_X8Y77/CLKINV:CLK SLICE_X8Y77/CCY0:CX SLICE_X8Y77/BCY0:BX SLICE_X8Y77/ACY0:AX SLICE_X8Y77/BFFMUX:O5 SLICE_X8Y77/AOUTMUX:CY SLICE_X8Y77/AFFMUX:O5} [get_sites {SLICE_X8Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y77}]
set_property SITE_PIPS {SLICE_X9Y77/DUSED:0 SLICE_X9Y77/CUSED:0 SLICE_X9Y77/BUSED:0 SLICE_X9Y77/SRUSEDMUX:0 SLICE_X9Y77/CEUSEDMUX:IN SLICE_X9Y77/CLKINV:CLK SLICE_X9Y77/AFFMUX:O6} [get_sites {SLICE_X9Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X11Y77}]
set_property SITE_PIPS {SLICE_X11Y77/DUSED:0 SLICE_X11Y77/CUSED:0 SLICE_X11Y77/BUSED:0 SLICE_X11Y77/SRUSEDMUX:0 SLICE_X11Y77/CEUSEDMUX:IN SLICE_X11Y77/CLKINV:CLK SLICE_X11Y77/BOUTMUX:O5 SLICE_X11Y77/AFFMUX:O6} [get_sites {SLICE_X11Y77}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X10Y77}]
set_property SITE_PIPS {SLICE_X10Y77/CUSED:0 SLICE_X10Y77/BUSED:0 SLICE_X10Y77/AUSED:0} [get_sites {SLICE_X10Y77}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y76}]
set_property SITE_PIPS {SLICE_X1Y76/AUSED:0} [get_sites {SLICE_X1Y76}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y76}]
set_property SITE_PIPS {SLICE_X3Y76/AUSED:0} [get_sites {SLICE_X3Y76}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y76}]
set_property SITE_PIPS {SLICE_X5Y76/DUSED:0 SLICE_X5Y76/CUSED:0 SLICE_X5Y76/SRUSEDMUX:0 SLICE_X5Y76/CEUSEDMUX:IN SLICE_X5Y76/CLKINV:CLK SLICE_X5Y76/DOUTMUX:O6 SLICE_X5Y76/COUTMUX:O6 SLICE_X5Y76/AFFMUX:F7} [get_sites {SLICE_X5Y76}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y76}]
set_property SITE_PIPS {SLICE_X4Y76/DUSED:0 SLICE_X4Y76/CUSED:0 SLICE_X4Y76/BUSED:0 SLICE_X4Y76/AUSED:0} [get_sites {SLICE_X4Y76}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y76}]
set_property SITE_PIPS {SLICE_X6Y76/SRUSEDMUX:0 SLICE_X6Y76/CEUSEDMUX:IN SLICE_X6Y76/DCY0:DX SLICE_X6Y76/COUTUSED:0 SLICE_X6Y76/CLKINV:CLK SLICE_X6Y76/CCY0:CX SLICE_X6Y76/BCY0:BX SLICE_X6Y76/ACY0:AX SLICE_X6Y76/DOUTMUX:XOR SLICE_X6Y76/DFFMUX:O5 SLICE_X6Y76/COUTMUX:XOR SLICE_X6Y76/CFFMUX:O5 SLICE_X6Y76/BOUTMUX:XOR SLICE_X6Y76/BFFMUX:O5 SLICE_X6Y76/AOUTMUX:XOR SLICE_X6Y76/AFFMUX:O5} [get_sites {SLICE_X6Y76}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y76}]
set_property SITE_PIPS {SLICE_X7Y76/PRECYINIT:1 SLICE_X7Y76/COUTUSED:0 SLICE_X7Y76/DCY0:DX SLICE_X7Y76/CCY0:CX SLICE_X7Y76/BCY0:BX SLICE_X7Y76/ACY0:AX} [get_sites {SLICE_X7Y76}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y76}]
set_property SITE_PIPS {SLICE_X8Y76/PRECYINIT:1 SLICE_X8Y76/DCY0:DX SLICE_X8Y76/COUTUSED:0 SLICE_X8Y76/CCY0:CX SLICE_X8Y76/BCY0:BX SLICE_X8Y76/ACY0:AX} [get_sites {SLICE_X8Y76}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y75}]
set_property SITE_PIPS {SLICE_X1Y75/SRUSEDMUX:0 SLICE_X1Y75/CEUSEDMUX:IN SLICE_X1Y75/CLKINV:CLK SLICE_X1Y75/DFFMUX:DX SLICE_X1Y75/CFFMUX:CX SLICE_X1Y75/BFFMUX:BX SLICE_X1Y75/AFFMUX:AX} [get_sites {SLICE_X1Y75}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y75}]
set_property SITE_PIPS {SLICE_X0Y75/SRUSEDMUX:0 SLICE_X0Y75/CEUSEDMUX:IN SLICE_X0Y75/CLKINV:CLK SLICE_X0Y75/DFFMUX:DX SLICE_X0Y75/CFFMUX:CX SLICE_X0Y75/BFFMUX:BX SLICE_X0Y75/AFFMUX:AX} [get_sites {SLICE_X0Y75}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y75}]
set_property SITE_PIPS {SLICE_X5Y75/DUSED:0 SLICE_X5Y75/CUSED:0 SLICE_X5Y75/BUSED:0 SLICE_X5Y75/AUSED:0} [get_sites {SLICE_X5Y75}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y75}]
set_property SITE_PIPS {SLICE_X4Y75/CUSED:0 SLICE_X4Y75/SRUSEDMUX:0 SLICE_X4Y75/CEUSEDMUX:IN SLICE_X4Y75/CLKINV:CLK SLICE_X4Y75/AFFMUX:F7} [get_sites {SLICE_X4Y75}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y75}]
set_property SITE_PIPS {SLICE_X6Y75/PRECYINIT:AX SLICE_X6Y75/SRUSEDMUX:0 SLICE_X6Y75/CEUSEDMUX:IN SLICE_X6Y75/DCY0:DX SLICE_X6Y75/COUTUSED:0 SLICE_X6Y75/CLKINV:CLK SLICE_X6Y75/CCY0:CX SLICE_X6Y75/BCY0:BX SLICE_X6Y75/ACY0:O5 SLICE_X6Y75/DOUTMUX:XOR SLICE_X6Y75/DFFMUX:O5 SLICE_X6Y75/COUTMUX:XOR SLICE_X6Y75/CFFMUX:O5 SLICE_X6Y75/BOUTMUX:XOR SLICE_X6Y75/BFFMUX:O5 SLICE_X6Y75/AOUTMUX:XOR} [get_sites {SLICE_X6Y75}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y75}]
set_property SITE_PIPS {SLICE_X7Y75/DUSED:0 SLICE_X7Y75/CUSED:0 SLICE_X7Y75/SRUSEDMUX:0 SLICE_X7Y75/CEUSEDMUX:IN SLICE_X7Y75/CLKINV:CLK SLICE_X7Y75/COUTMUX:O6 SLICE_X7Y75/AFFMUX:F7} [get_sites {SLICE_X7Y75}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y75}]
set_property SITE_PIPS {SLICE_X8Y75/DUSED:0 SLICE_X8Y75/CUSED:0 SLICE_X8Y75/BUSED:0 SLICE_X8Y75/SRUSEDMUX:0 SLICE_X8Y75/CEUSEDMUX:IN SLICE_X8Y75/CLKINV:CLK SLICE_X8Y75/AFFMUX:O6} [get_sites {SLICE_X8Y75}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y74}]
set_property SITE_PIPS {SLICE_X0Y74/SRUSEDMUX:0 SLICE_X0Y74/CEUSEDMUX:IN SLICE_X0Y74/CLKINV:CLK SLICE_X0Y74/BFFMUX:BX SLICE_X0Y74/AFFMUX:AX} [get_sites {SLICE_X0Y74}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y74}]
set_property SITE_PIPS {SLICE_X2Y74/SRUSEDMUX:0 SLICE_X2Y74/CEUSEDMUX:IN SLICE_X2Y74/CLKINV:CLK SLICE_X2Y74/DFFMUX:DX SLICE_X2Y74/CFFMUX:CX SLICE_X2Y74/BFFMUX:BX SLICE_X2Y74/AFFMUX:AX} [get_sites {SLICE_X2Y74}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y74}]
set_property SITE_PIPS {SLICE_X3Y74/SRUSEDMUX:0 SLICE_X3Y74/CEUSEDMUX:IN SLICE_X3Y74/CLKINV:CLK SLICE_X3Y74/AFFMUX:AX} [get_sites {SLICE_X3Y74}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y72}]
set_property SITE_PIPS {SLICE_X0Y72/SRUSEDMUX:0 SLICE_X0Y72/CEUSEDMUX:IN SLICE_X0Y72/CLKINV:CLK SLICE_X0Y72/CFFMUX:CX SLICE_X0Y72/BFFMUX:BX SLICE_X0Y72/AFFMUX:AX} [get_sites {SLICE_X0Y72}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y72}]
set_property SITE_PIPS {SLICE_X2Y72/SRUSEDMUX:0 SLICE_X2Y72/CEUSEDMUX:IN SLICE_X2Y72/CLKINV:CLK SLICE_X2Y72/DFFMUX:DX SLICE_X2Y72/CFFMUX:CX SLICE_X2Y72/BFFMUX:BX SLICE_X2Y72/AFFMUX:AX} [get_sites {SLICE_X2Y72}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y72}]
set_property SITE_PIPS {SLICE_X3Y72/SRUSEDMUX:0 SLICE_X3Y72/CEUSEDMUX:IN SLICE_X3Y72/CLKINV:CLK SLICE_X3Y72/AFFMUX:AX} [get_sites {SLICE_X3Y72}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y71}]
set_property SITE_PIPS {SLICE_X2Y71/SRUSEDMUX:0 SLICE_X2Y71/CEUSEDMUX:IN SLICE_X2Y71/CLKINV:CLK SLICE_X2Y71/BFFMUX:BX SLICE_X2Y71/AFFMUX:AX} [get_sites {SLICE_X2Y71}]
set_property ROUTE { (  { INT_L_X8Y88/GND_WIRE GFAN0 BYP_ALT1 BYP_L1 CLBLM_M_AX }  )   (  { INT_R_X5Y79/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X5Y78/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X5Y77/GND_WIRE  { GFAN1  { BYP_ALT7 BYP7 CLBLM_L_DX }   { BYP_ALT2 BYP2 CLBLM_L_CX }   { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT5 BYP5 CLBLM_L_BX }   { BYP_ALT0 BYP0 CLBLM_L_AX }   { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X7Y77/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X5Y76/GND_WIRE  { GFAN1  { BYP_ALT7 BYP7 CLBLM_L_DX }   { BYP_ALT2 BYP2 CLBLM_L_CX }   { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT5 BYP5 CLBLM_L_BX }   { BYP_ALT0 BYP0 CLBLM_L_AX }   { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X7Y76/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0  { BYP_ALT4 BYP4 CLBLM_M_BX }  BYP_ALT1 BYP1 CLBLM_M_AX }  )   (  { INT_R_X5Y75/GND_WIRE  { GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  GFAN0 BYP_ALT4 BYP4 CLBLM_M_BX }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_L_X2Y94/VCC_WIRE IMUX_L34 CLBLL_L_C6 }  )   (  { INT_L_X2Y93/VCC_WIRE IMUX_L35 CLBLL_LL_C6 }  )   (  { INT_R_X3Y93/VCC_WIRE IMUX12 CLBLM_M_B6 }  )   (  { INT_R_X3Y92/VCC_WIRE  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X4Y92/VCC_WIRE  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y92/VCC_WIRE  { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y91/VCC_WIRE IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y91/VCC_WIRE  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_R_X3Y90/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX13 CLBLM_L_B6 }  IMUX12 CLBLM_M_B6 }  )   (  { INT_L_X2Y89/VCC_WIRE IMUX_L35 CLBLL_LL_C6 }  )   (  { INT_R_X3Y89/VCC_WIRE  { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y89/VCC_WIRE IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y89/VCC_WIRE  { IMUX34 CLBLM_L_C6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_R_X3Y88/VCC_WIRE  { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y88/VCC_WIRE IMUX34 CLBLM_L_C6 }  )   (  { INT_R_X7Y88/VCC_WIRE IMUX43 CLBLM_M_D6 }  )   (  { INT_R_X5Y87/VCC_WIRE  { IMUX35 CLBLM_M_C6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X2Y86/VCC_WIRE IMUX_L13 CLBLL_L_B6 }  )   (  { INT_R_X3Y86/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X4Y86/VCC_WIRE IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_L_X2Y85/VCC_WIRE  { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_L_X4Y85/VCC_WIRE IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_R_X5Y85/VCC_WIRE IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X4Y84/VCC_WIRE IMUX_L34 CLBLL_L_C6 }  )   (  { INT_R_X7Y84/VCC_WIRE  { IMUX5 CLBLM_L_A6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y83/VCC_WIRE IMUX35 CLBLM_M_C6 }  )   (  { INT_L_X4Y83/VCC_WIRE IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y83/VCC_WIRE  { IMUX42 CLBLM_L_D6 }   { IMUX34 CLBLM_L_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X8Y83/VCC_WIRE IMUX_L35 CLBLM_M_C6 }  )   (  { INT_L_X4Y82/VCC_WIRE  { IMUX_L35 CLBLL_LL_C6 }  IMUX_L34 CLBLL_L_C6 }  )   (  { INT_R_X7Y82/VCC_WIRE  { IMUX42 CLBLM_L_D6 }  IMUX34 CLBLM_L_C6 }  )   (  { INT_L_X8Y82/VCC_WIRE IMUX_L5 CLBLM_L_A6 }  )   (  { INT_L_X2Y81/VCC_WIRE IMUX_L35 CLBLL_LL_C6 }  )   (  { INT_L_X4Y81/VCC_WIRE IMUX_L34 CLBLL_L_C6 }  )   (  { INT_R_X7Y81/VCC_WIRE  { IMUX13 CLBLM_L_B6 }  IMUX12 CLBLM_M_B6 }  )   (  { INT_L_X8Y81/VCC_WIRE IMUX_L12 CLBLM_M_B6 }  )   (  { INT_R_X3Y80/VCC_WIRE IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X4Y80/VCC_WIRE  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L13 CLBLL_L_B6 }  )   (  { INT_R_X7Y80/VCC_WIRE  { IMUX35 CLBLM_M_C6 }  IMUX12 CLBLM_M_B6 }  )   (  { INT_L_X8Y80/VCC_WIRE IMUX_L13 CLBLM_L_B6 }  )   (  { INT_R_X3Y79/VCC_WIRE IMUX12 CLBLM_M_B6 }  )   (  { INT_L_X4Y79/VCC_WIRE IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y79/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y79/VCC_WIRE IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X8Y79/VCC_WIRE  { IMUX_L35 CLBLM_M_C6 }  IMUX_L13 CLBLM_L_B6 }  )   (  { INT_L_X4Y78/VCC_WIRE  { IMUX_L35 CLBLL_LL_C6 }  IMUX_L34 CLBLL_L_C6 }  )   (  { INT_R_X5Y78/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y78/VCC_WIRE IMUX34 CLBLM_L_C6 }  )   (  { INT_L_X8Y78/VCC_WIRE IMUX_L4 CLBLM_M_A6 }  )   (  { INT_R_X5Y77/VCC_WIRE  { IMUX42 CLBLM_L_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y77/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X8Y77/VCC_WIRE IMUX_L13 CLBLM_L_B6 }  )   (  { INT_R_X5Y76/VCC_WIRE  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y75/VCC_WIRE  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )  } [get_nets {<const1>}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { NW2BEG3 NL1BEG2  { IMUX27 CLBLM_M_B4 }  IMUX4 CLBLM_M_A6 }   { IMUX_L7 CLBLM_M_A1 }   { IMUX_L31 CLBLM_M_C5 }  IMUX_L15 CLBLM_M_B1 }   [get_nets {FSM_onehot_state[4]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8  { SS2BEG0  { NR1BEG0 IMUX_L24 CLBLM_M_B5 }   { IMUX_L32 CLBLM_M_C1 }   { IMUX_L17 CLBLM_M_B3 }  IMUX_L1 CLBLM_M_A3 }  WR1BEG1  { IMUX18 CLBLM_M_B2 }   { SR1BEG1  { IMUX36 CLBLM_L_D2 }   { IMUX20 CLBLM_L_C2 }  IMUX4 CLBLM_M_A6 }  WW2BEG0  { IMUX10 CLBLM_L_A4 }  SR1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {FSM_onehot_state[4]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { EE2BEG0 IMUX17 CLBLM_M_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {FSM_onehot_state[4]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_L_DMUX CLBLM_LOGIC_OUTS19  { ER1BEG2 SL1BEG2 FAN_ALT7  { FAN_L7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLM_L_CE }  BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {FSM_onehot_state[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX37 CLBLM_L_D4 }   [get_nets {FSM_onehot_state[6]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {FSM_onehot_state[6]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SS6BEG1 WL1BEG0  { IMUX_L17 CLBLL_LL_B3 }  IMUX_L2 CLBLL_LL_A2 }  NW6BEG1  { SS6BEG0 NR1BEG0 EL1BEG_N3 IMUX_L23 CLBLL_L_C3 }  EL1BEG0  { IMUX_L16 CLBLL_L_B3 }   { IMUX_L8 CLBLL_LL_A5 }  BYP_ALT0 BYP_BOUNCE0 IMUX_L36 CLBLL_L_D2 }   [get_nets {data0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX32 CLBLM_M_C1 }   { IMUX8 CLBLM_M_A5 }  IMUX0 CLBLM_L_A3 }   [get_nets {dirty_sector}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NN2BEG1 NN6BEG1 NN2BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {dirty_sector_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 IMUX9 CLBLM_L_A5 }   [get_nets {dirty_sector_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX19 CLBLM_L_B2 }   [get_nets {dirty_sector_i_4_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }   [get_nets {dirty_sector_i_5_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SR1BEG_S0 SR1BEG1  { FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {erased_sector[5]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NN6BEG0 NN6BEG0 NW2BEG0 NL1BEG_N3  { BYP_ALT3 BYP_BOUNCE3 IMUX_L7 CLBLL_LL_A1 }  IMUX_L46 CLBLL_L_D5 }  IMUX8 CLBLM_M_A5 }   [get_nets {erased_sector_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { WW2BEG1 NN6BEG2 NN6BEG2 NE2BEG2  { IMUX_L27 CLBLL_LL_B4 }  BYP_ALT2 BYP_BOUNCE2 IMUX_L38 CLBLL_LL_D3 }  IMUX11 CLBLM_M_A4 }   [get_nets {erased_sector_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NN2BEG0 NN6BEG0 NN6BEG0 SR1BEG_S0  { BYP_ALT1 BYP_BOUNCE1 GFAN1 IMUX31 CLBLM_M_C5 }  IMUX2 CLBLM_M_A2 }  IMUX1 CLBLM_M_A3 }   [get_nets {erased_sector_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NN6BEG1 NN6BEG1 WW2BEG0 ER1BEG1  { BYP_ALT4 BYP_BOUNCE4 IMUX_L6 CLBLL_L_A1 }  IMUX_L34 CLBLL_L_C6 }  IMUX18 CLBLM_M_B2 }   [get_nets {erased_sector_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }  NN6BEG2 NN6BEG2 NL1BEG1 NW2BEG1 BYP_ALT4 BYP_BOUNCE4  { IMUX_L38 CLBLL_LL_D3 }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {erased_sector_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { SR1BEG_S0 IMUX26 CLBLM_L_B4 }  NN6BEG3 NW2BEG3 NN6BEG3 NR1BEG3 FAN_ALT1 FAN_BOUNCE1  { IMUX_L42 CLBLL_L_D6 }  IMUX_L26 CLBLL_L_B4 }   [get_nets {erased_sector_reg_n_0_[5]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {i_clk_100mhz_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <9>HCLK_LEAF_CLK_B_TOPL5  { <16>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <15>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <14>GCLK_L_B11_WEST  { CLK_L0 CLBLM_L_CLK }  CLK_L1 CLBLM_M_CLK }   { <13>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <12>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <10>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <9>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <8>GCLK_L_B11_WEST CLK_L1 CLBLM_M_CLK }   { <7>GCLK_L_B11_WEST  { CLK_L0 CLBLM_L_CLK }  CLK_L1 CLBLM_M_CLK }   { <6>GCLK_L_B11_WEST  { CLK_L0 CLBLM_L_CLK }  CLK_L1 CLBLM_M_CLK }   { <5>GCLK_L_B11_WEST  { CLK_L0 CLBLM_L_CLK }  CLK_L1 CLBLM_M_CLK }   { <4>GCLK_L_B11_WEST  { CLK_L0 CLBLM_L_CLK }  CLK_L1 CLBLM_M_CLK }  <3>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <10>HCLK_LEAF_CLK_B_TOPL5  { <16>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <15>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <14>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <13>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <12>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <8>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <7>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <6>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <5>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <4>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <3>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <11>HCLK_LEAF_CLK_B_TOPL5  { <19>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <18>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <18>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <17>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <17>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <16>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <14>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <13>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <12>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <10>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <9>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <8>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <8>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <7>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <7>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <6>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <6>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <5>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <5>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <4>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <4>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <3>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <3>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <2>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <2>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <12>HCLK_LEAF_CLK_B_BOTL5  { <4>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <3>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <3>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <12>HCLK_LEAF_CLK_B_TOPL5  { <21>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <20>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <20>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <19>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <19>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <18>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <18>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <17>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <16>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <16>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <15>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <15>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <14>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <14>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <13>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <13>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <12>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <12>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <11>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <10>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <9>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <9>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <8>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <8>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <7>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <7>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <6>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <5>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <4>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <3>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <3>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }  GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   [get_nets {i_clk_100mhz_IBUF_BUFG}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NE2BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {i_qspi_dat_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 EL1BEG_N3 NR1BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {i_qspi_dat_IBUF[1]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NE2BEG0 SL1BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {i_qspi_dat_IBUF[2]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 EE2BEG0 NR1BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {i_qspi_dat_IBUF[3]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0  { NN2BEG0  { NR1BEG0  { IMUX0 CLBLM_L_A3 }   { WR1BEG1  { SR1BEG1 ER1BEG2 IMUX44 CLBLM_M_D4 }  WR1BEG2  { SW2BEG1  { BYP_ALT4 BYP_BOUNCE4 IMUX_L14 CLBLL_L_B1 }  SW2BEG1  { SE2BEG1  { IMUX_L18 CLBLL_LL_B2 }   { SE6BEG1 WL1BEG0 IMUX9 CLBLM_L_A5 }   { BYP_ALT4 BYP_BOUNCE4 IMUX_L46 CLBLL_L_D5 }   { SS6BEG1 NR1BEG1 IMUX_L10 CLBLL_L_A4 }  EL1BEG0 SS2BEG0 IMUX1 CLBLM_M_A3 }  NL1BEG1  { IMUX34 CLBLM_L_C6 }  NN2BEG1  { IMUX42 CLBLM_L_D6 }  NE2BEG1 IMUX_L18 CLBLL_LL_B2 }   { IMUX21 CLBLM_L_C4 }   { IMUX36 CLBLM_L_D2 }  IMUX28 CLBLM_M_C4 }   { NN2BEG0  { IMUX8 CLBLM_M_A5 }   { NL1BEG_N3 IMUX30 CLBLM_L_C5 }   { IMUX17 CLBLM_M_B3 }  SR1BEG_S0 IMUX9 CLBLM_L_A5 }  NL1BEG_N3  { IMUX37 CLBLM_L_D4 }  IMUX21 CLBLM_L_C4 }  WR1BEG1 NW2BEG1 IMUX25 CLBLM_L_B5 }  NL1BEG_N3 IMUX29 CLBLM_M_C2 }   [get_nets {i_wb_addr_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW2BEG3 WL1BEG2 WR1BEG_S0  { WL1BEG2  { WL1BEG1  { IMUX27 CLBLM_M_B4 }   { IMUX34 CLBLM_L_C6 }  NL1BEG1 WR1BEG2 NN2BEG2 IMUX_L44 CLBLL_LL_D4 }  NW2BEG3 IMUX37 CLBLM_L_D4 }  IMUX17 CLBLM_M_B3 }   [get_nets {i_wb_addr_IBUF[10]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 WW2BEG3 WL1BEG2  { WL1BEG1  { WR1BEG3 WL1BEG1  { NL1BEG1  { WR1BEG2 IMUX_L20 CLBLL_L_C2 }  IMUX1 CLBLM_M_A3 }  IMUX42 CLBLM_L_D6 }  IMUX27 CLBLM_M_B4 }  NL1BEG2 IMUX_L28 CLBLM_M_C4 }   [get_nets {i_wb_addr_IBUF[11]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 WW4BEG0  { SR1BEG_S0 WW2BEG0 NN2BEG1 IMUX10 CLBLM_L_A4 }  NL1BEG_N3  { IMUX29 CLBLM_M_C2 }  NW2BEG3 WR1BEG_S0  { SW2BEG3 IMUX_L30 CLBLL_L_C5 }   { WR1BEG1 IMUX_L33 CLBLL_L_C1 }  IMUX17 CLBLM_M_B3 }   [get_nets {i_wb_addr_IBUF[12]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW2BEG0 NW6BEG0 NW2BEG0  { IMUX8 CLBLM_M_A5 }   { IMUX31 CLBLM_M_C5 }  WL1BEG2  { NL1BEG2 NW2BEG2  { IMUX20 CLBLM_L_C2 }  IMUX36 CLBLM_L_D2 }  WR1BEG_S0 IMUX0 CLBLM_L_A3 }   [get_nets {i_wb_addr_IBUF[13]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 WR1BEG1 WW2BEG0 WW4BEG1 WW4BEG1 WW4BEG1 WW4BEG1 WR1BEG2 WW2BEG1  { WL1BEG0  { NW2BEG1  { IMUX9 CLBLM_L_A5 }  NL1BEG0 IMUX32 CLBLM_M_C1 }  WW2BEG0  { NN6BEG1 SR1BEG1 IMUX_L36 CLBLL_L_D2 }  IMUX_L17 CLBLL_LL_B3 }  IMUX28 CLBLM_M_C4 }   [get_nets {i_wb_addr_IBUF[14]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0  { WR1BEG1 WR1BEG2  { IMUX28 CLBLM_M_C4 }   { WW2BEG1 NN2BEG2 NL1BEG1 NL1BEG0 IMUX8 CLBLM_M_A5 }  BYP_ALT2 BYP_BOUNCE2 IMUX40 CLBLM_M_D1 }  WW4BEG0 NN2BEG0  { NE6BEG0 NN2BEG0 IMUX39 CLBLM_L_D3 }  IMUX16 CLBLM_L_B3 }   [get_nets {i_wb_addr_IBUF[15]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WR1BEG1 WR1BEG2  { NW2BEG2  { NL1BEG1  { NW2BEG1 IMUX17 CLBLM_M_B3 }  NL1BEG0 NW2BEG0 IMUX32 CLBLM_M_C1 }  WL1BEG0  { SW2BEG0 SR1BEG1 IMUX_L20 CLBLL_L_C2 }  IMUX25 CLBLM_L_B5 }  IMUX43 CLBLM_M_D6 }   [get_nets {i_wb_addr_IBUF[16]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0  { NW2BEG0 NW2BEG0  { SW2BEG3 WL1BEG2  { IMUX36 CLBLM_L_D2 }  FAN_ALT1 FAN_BOUNCE1 IMUX26 CLBLM_L_B4 }  IMUX32 CLBLM_M_C1 }  WR1BEG1  { WL1BEG_N3 IMUX47 CLBLM_M_D5 }  IMUX_L18 CLBLM_M_B2 }   [get_nets {i_wb_addr_IBUF[17]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW2BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 WW4BEG0  { WR1BEG1  { NW2BEG1 FAN_ALT2 FAN_BOUNCE2  { IMUX_L32 CLBLL_LL_C1 }  IMUX_L40 CLBLL_LL_D1 }   { IMUX18 CLBLM_M_B2 }  IMUX34 CLBLM_L_C6 }  ER1BEG_S0 IMUX1 CLBLM_M_A3 }   [get_nets {i_wb_addr_IBUF[18]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 NW6BEG0 EL1BEG_N3 NR1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L29 CLBLM_M_C2 }  NW2BEG3  { NW6BEG3 SR1BEG3 SR1BEG_S0 IMUX42 CLBLM_L_D6 }   { SR1BEG3  { WW2BEG3 IMUX23 CLBLM_L_C3 }  IMUX7 CLBLM_M_A1 }  WL1BEG1 NW2BEG2 IMUX28 CLBLM_M_C4 }   [get_nets {i_wb_addr_IBUF[19]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW2BEG0 WL1BEG2  { WW2BEG2  { IMUX37 CLBLM_L_D4 }   { WW2BEG2 IMUX29 CLBLM_M_C2 }  SR1BEG3 IMUX47 CLBLM_M_D5 }  NL1BEG2  { NE2BEG2 NW2BEG2  { NL1BEG1  { IMUX33 CLBLM_L_C1 }   { IMUX41 CLBLM_L_D1 }   { NN2BEG1  { IMUX34 CLBLM_L_C6 }   { IMUX2 CLBLM_M_A2 }   { IMUX18 CLBLM_M_B2 }  SR1BEG1 IMUX3 CLBLM_L_A2 }  WR1BEG2 WL1BEG0  { IMUX1 CLBLM_M_A3 }   { IMUX33 CLBLM_L_C1 }   { IMUX41 CLBLM_L_D1 }   { WR1BEG2 NW2BEG2  { NE2BEG2 IMUX_L12 CLBLL_LL_B6 }  IMUX36 CLBLM_L_D2 }  SW2BEG0  { IMUX_L33 CLBLL_L_C1 }  SS6BEG0 ER1BEG1 IMUX3 CLBLM_L_A2 }  IMUX43 CLBLM_M_D6 }  IMUX28 CLBLM_M_C4 }   [get_nets {i_wb_addr_IBUF[1]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NN6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW2BEG3 WW2BEG3 WR1BEG1 WL1BEG_N3  { SW2BEG3  { SR1BEG_S0 SW2BEG0 IMUX33 CLBLM_L_C1 }  SW2BEG3  { IMUX0 CLBLM_L_A3 }  IMUX31 CLBLM_M_C5 }  IMUX23 CLBLM_L_C3 }   [get_nets {i_wb_addr_IBUF[2]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0  { WW2BEG3  { WR1BEG1 IMUX_L33 CLBLL_L_C1 }   { FAN_ALT3 FAN_BOUNCE3 IMUX13 CLBLM_L_B6 }  IMUX7 CLBLM_M_A1 }  NL1BEG_N3 IMUX46 CLBLM_L_D5 }   [get_nets {i_wb_addr_IBUF[3]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW2BEG3 NL1BEG_N3  { NR1BEG3 IMUX47 CLBLM_M_D5 }  NL1BEG2  { NW2BEG2 WW2BEG1 IMUX_L20 CLBLL_L_C2 }  WR1BEG3  { WR1BEG_S0 IMUX47 CLBLM_M_D5 }  NL1BEG2 WR1BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {i_wb_addr_IBUF[4]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WR1BEG1 WR1BEG2 WW2BEG1  { WL1BEG0 SW2BEG0  { IMUX41 CLBLM_L_D1 }  SE2BEG0 WL1BEG_N3  { IMUX15 CLBLM_M_B1 }  SR1BEG_S0 IMUX26 CLBLM_L_B4 }  IMUX44 CLBLM_M_D4 }   [get_nets {i_wb_addr_IBUF[5]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 NW6BEG0 WW4BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 NN2BEG0 WW4BEG0  { NW2BEG0 NW2BEG0 IMUX32 CLBLM_M_C1 }  NN2BEG0  { IMUX1 CLBLM_M_A3 }  WR1BEG1 WR1BEG2  { NN2BEG2 WR1BEG3 IMUX_L22 CLBLL_LL_C3 }   { IMUX21 CLBLM_L_C4 }  WL1BEG0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {i_wb_addr_IBUF[6]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 WW4BEG0 LV0 LH0 LH0 LH0 WW4BEG0  { NW2BEG0 WR1BEG1  { IMUX34 CLBLM_L_C6 }   { NN2BEG1 IMUX33 CLBLM_L_C1 }  FAN_ALT2 FAN_BOUNCE2 IMUX40 CLBLM_M_D1 }  NL1BEG_N3  { IMUX22 CLBLM_M_C3 }  NL1BEG2 IMUX11 CLBLM_M_A4 }   [get_nets {i_wb_addr_IBUF[7]}]
set_property ROUTE  { IOB_IBUF0 RIOI_I0 RIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS18 NN6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW6BEG0 WW4BEG0 NW6BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 NW2BEG0 NW6BEG0  { SW2BEG3 IMUX8 CLBLM_M_A5 }  WR1BEG1  { IMUX18 CLBLM_M_B2 }  WR1BEG2 SW2BEG1  { SS2BEG1 WL1BEG0 NL1BEG0  { IMUX_L0 CLBLL_L_A3 }  NW2BEG0 EL1BEG_N3 IMUX_L30 CLBLL_L_C5 }  IMUX20 CLBLM_L_C2 }   [get_nets {i_wb_addr_IBUF[8]}]
set_property ROUTE  { IOB_IBUF1 RIOI_I1 RIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS18 NW6BEG0 NW6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WW4BEG0 NW2BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WW4BEG0 WR1BEG1  { WW2BEG0  { IMUX18 CLBLM_M_B2 }  WW2BEG0  { NL1BEG0  { NE2BEG0 NR1BEG0 WR1BEG1 IMUX42 CLBLM_L_D6 }  IMUX32 CLBLM_M_C1 }  IMUX41 CLBLM_L_D1 }  NW2BEG1 IMUX_L17 CLBLM_M_B3 }   [get_nets {i_wb_addr_IBUF[9]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0  { ER1BEG1  { ER1BEG2 IMUX_L22 CLBLL_LL_C3 }  SS2BEG1 SR1BEG2  { IMUX37 CLBLM_L_D4 }  IMUX14 CLBLM_L_B1 }  EE2BEG0 EL1BEG_N3  { SE2BEG3  { EL1BEG2  { IMUX12 CLBLM_M_B6 }   { IMUX4 CLBLM_M_A6 }  IMUX21 CLBLM_L_C4 }   { WL1BEG2  { IMUX14 CLBLM_L_B1 }  WL1BEG1  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L34 CLBLL_L_C6 }  SE2BEG3  { SS2BEG3  { IMUX47 CLBLM_M_D5 }  SR1BEG_S0 SS2BEG0 IMUX32 CLBLM_M_C1 }   { IMUX6 CLBLM_L_A1 }  SL1BEG3  { WW2BEG3  { IMUX23 CLBLM_L_C3 }   { IMUX39 CLBLM_L_D3 }   { IMUX7 CLBLM_M_A1 }   { SW2BEG3 IMUX_L30 CLBLL_L_C5 }  SS2BEG3 WL1BEG2  { SR1BEG3 IMUX_L7 CLBLL_LL_A1 }  IMUX_L37 CLBLL_L_D4 }   { IMUX39 CLBLM_L_D3 }  IMUX23 CLBLM_L_C3 }   { IMUX29 CLBLM_M_C2 }  ER1BEG_S0 ER1BEG1  { IMUX12 CLBLM_M_B6 }  SL1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {i_wb_ctrl_stb_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EE2BEG3  { SE2BEG3  { SE2BEG3  { FAN_ALT3 FAN_BOUNCE3  { IMUX13 CLBLM_L_B6 }  IMUX3 CLBLM_L_A2 }   { IMUX23 CLBLM_L_C3 }   { IMUX47 CLBLM_M_D5 }   { EL1BEG2  { NE2BEG2  { NL1BEG1 IMUX18 CLBLM_M_B2 }   { IMUX36 CLBLM_L_D2 }  NR1BEG2 IMUX45 CLBLM_M_D2 }   { EL1BEG1  { IMUX3 CLBLM_L_A2 }   { SL1BEG1  { SL1BEG1  { WW2BEG1 IMUX43 CLBLM_M_D6 }   { SR1BEG2  { IMUX38 CLBLM_M_D3 }  IMUX46 CLBLM_L_D5 }   { IMUX34 CLBLM_L_C6 }   { IMUX26 CLBLM_L_B4 }  IMUX42 CLBLM_L_D6 }   { IMUX10 CLBLM_L_A4 }  IMUX2 CLBLM_M_A2 }  IMUX19 CLBLM_L_B2 }  ER1BEG3  { IMUX16 CLBLM_L_B3 }   { IMUX0 CLBLM_L_A3 }   { IMUX7 CLBLM_M_A1 }   { IMUX31 CLBLM_M_C5 }   { IMUX23 CLBLM_L_C3 }  FAN_ALT3 FAN_BOUNCE3 IMUX27 CLBLM_M_B4 }   { NR1BEG3 IMUX22 CLBLM_M_C3 }  SS2BEG3  { IMUX8 CLBLM_M_A5 }   { IMUX30 CLBLM_L_C5 }   { WW2BEG3 IMUX16 CLBLM_L_B3 }  IMUX46 CLBLM_L_D5 }  SL1BEG3  { IMUX_L30 CLBLL_L_C5 }   { IMUX_L6 CLBLL_L_A1 }   { SL1BEG3  { IMUX_L30 CLBLL_L_C5 }  SL1BEG3  { SL1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L5 CLBLL_L_A6 }   { IMUX_L23 CLBLL_L_C3 }   { SL1BEG3  { IMUX_L23 CLBLL_L_C3 }   { SS2BEG3 WL1BEG2 IMUX28 CLBLM_M_C4 }   { IMUX_L39 CLBLL_L_D3 }   { SE2BEG3  { EL1BEG2  { SE2BEG2  { IMUX29 CLBLM_M_C2 }  SS2BEG2  { ER1BEG3  { IMUX_L15 CLBLM_M_B1 }  IMUX_L31 CLBLM_M_C5 }   { IMUX37 CLBLM_L_D4 }  IMUX21 CLBLM_L_C4 }  ER1BEG3 IMUX31 CLBLM_M_C5 }   { FAN_ALT1 FAN_BOUNCE1 IMUX28 CLBLM_M_C4 }   { SL1BEG3  { SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }   { SW2BEG3 IMUX_L23 CLBLL_L_C3 }  IMUX23 CLBLM_L_C3 }   { IMUX46 CLBLM_L_D5 }  SW2BEG3  { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L23 CLBLL_L_C3 }  IMUX_L31 CLBLL_LL_C5 }  SS6BEG3  { WW2BEG3 ER1BEG_S0  { IMUX_L9 CLBLL_L_A5 }   { NE2BEG0 WR1BEG1 IMUX_L18 CLBLL_LL_B2 }  IMUX_L33 CLBLL_L_C1 }  NR1BEG3  { NW2BEG3 IMUX_L21 CLBLL_L_C4 }   { IMUX23 CLBLM_L_C3 }  EE2BEG3  { IMUX31 CLBLM_M_C5 }  IMUX38 CLBLM_M_D3 }  SR1BEG_S0 SL1BEG0  { IMUX_L41 CLBLL_L_D1 }  IMUX_L1 CLBLL_LL_A3 }   { WL1BEG2 IMUX21 CLBLM_L_C4 }  ER1BEG_S0  { IMUX9 CLBLM_L_A5 }  IMUX2 CLBLM_M_A2 }  IMUX_L6 CLBLL_L_A1 }  SW2BEG3  { IMUX39 CLBLM_L_D3 }  ER1BEG_S0 IMUX_L24 CLBLL_LL_B5 }   { EL1BEG2 FAN_ALT5 FAN_BOUNCE5  { IMUX_L19 CLBLL_L_B2 }  BYP_ALT5 BYP_BOUNCE5 IMUX_L31 CLBLL_LL_C5 }  IMUX31 CLBLM_M_C5 }   [get_nets {i_wb_cyc_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NR1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {i_wb_data_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN2BEG0 NN6BEG0 EE2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {i_wb_data_IBUF[10]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NE6BEG0 SE2BEG0 NR1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {i_wb_data_IBUF[11]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NE6BEG0 NR1BEG0 NW2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {i_wb_data_IBUF[12]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NE6BEG0 WR1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {i_wb_data_IBUF[13]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NE6BEG0 WR1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {i_wb_data_IBUF[14]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NE6BEG0 NW2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {i_wb_data_IBUF[15]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 EE2BEG0 ER1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {i_wb_data_IBUF[16]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NE2BEG0 NE2BEG0 SE2BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {i_wb_data_IBUF[17]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 NN6BEG0 WR1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {i_wb_data_IBUF[18]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 EL1BEG_N3 NR1BEG3 EL1BEG2 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {i_wb_data_IBUF[19]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 SR1BEG_S0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {i_wb_data_IBUF[1]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NW6BEG0 EL1BEG_N3 NE2BEG3 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {i_wb_data_IBUF[20]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 EL1BEG_N3 NE2BEG3 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {i_wb_data_IBUF[21]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 EL1BEG_N3 SL1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {i_wb_data_IBUF[22]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 SL1BEG0 SR1BEG1 BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {i_wb_data_IBUF[23]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NR1BEG0 NL1BEG_N3 EE2BEG3 BYP_ALT7 BYP_L7 CLBLL_L_DX }   [get_nets {i_wb_data_IBUF[24]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {i_wb_data_IBUF[25]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 EE2BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {i_wb_data_IBUF[26]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 ER1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {i_wb_data_IBUF[27]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 ER1BEG_S0 SS2BEG0  { IMUX_L33 CLBLL_L_C1 }  BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {i_wb_data_IBUF[28]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 SL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {i_wb_data_IBUF[29]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NW6BEG0 NE6BEG0 WR1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {i_wb_data_IBUF[2]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SW6BEG0 EL1BEG_N3 NE2BEG3 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {i_wb_data_IBUF[30]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1 EE2BEG1  { EE2BEG1  { WR1BEG2  { IMUX_L13 CLBLL_L_B6 }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  EL1BEG0 NE2BEG0  { BYP_ALT0 BYP_BOUNCE0  { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }  IMUX9 CLBLM_L_A5 }  ER1BEG2 NE2BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX19 CLBLM_L_B2 }  IMUX44 CLBLM_M_D4 }   [get_nets {i_wb_data_IBUF[31]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NE2BEG0 NL1BEG_N3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {i_wb_data_IBUF[3]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 SR1BEG_S0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {i_wb_data_IBUF[4]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NE6BEG0 NE6BEG0 NW6BEG0 NE2BEG0 WR1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {i_wb_data_IBUF[5]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NL1BEG_N3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {i_wb_data_IBUF[6]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NE6BEG0 NL1BEG_N3 NN2BEG3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {i_wb_data_IBUF[7]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NW2BEG0 NN6BEG0 NN6BEG0 EL1BEG_N3 NR1BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {i_wb_data_IBUF[8]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NE6BEG0 NE2BEG0 NR1BEG0 NL1BEG_N3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {i_wb_data_IBUF[9]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 SS2BEG0  { SE2BEG0 IMUX32 CLBLM_M_C1 }   { SL1BEG0 SS2BEG0  { IMUX_L33 CLBLL_L_C1 }   { SS2BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  SS2BEG0 IMUX_L17 CLBLL_LL_B3 }   { SR1BEG1  { IMUX_L3 CLBLL_L_A2 }   { SS2BEG1  { IMUX_L42 CLBLL_L_D6 }  IMUX_L20 CLBLL_L_C2 }  WL1BEG0 SR1BEG1 IMUX20 CLBLM_L_C2 }  SE2BEG0  { EE2BEG0  { SL1BEG0  { IMUX40 CLBLM_M_D1 }   { IMUX41 CLBLM_L_D1 }  WW2BEG0  { IMUX17 CLBLM_M_B3 }  SR1BEG1  { SR1BEG2  { SS2BEG2  { NR1BEG2 IMUX36 CLBLM_L_D2 }   { IMUX37 CLBLM_L_D4 }   { WL1BEG1  { BYP_ALT5 BYP_BOUNCE5 IMUX_L29 CLBLL_LL_C2 }   { SR1BEG2  { IMUX_L21 CLBLL_L_C4 }   { SR1BEG3  { IMUX_L23 CLBLL_L_C3 }   { SL1BEG3  { IMUX_L6 CLBLL_L_A1 }   { IMUX_L23 CLBLL_L_C3 }  SR1BEG_S0 ER1BEG1  { IMUX20 CLBLM_L_C2 }  EE2BEG1  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }  NN2BEG1  { IMUX34 CLBLM_L_C6 }   { IMUX42 CLBLM_L_D6 }   { EL1BEG0  { IMUX_L24 CLBLM_M_B5 }  IMUX_L32 CLBLM_M_C1 }  NR1BEG1 NR1BEG1  { IMUX35 CLBLM_M_C6 }  GFAN1 IMUX47 CLBLM_M_D5 }  FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLL_LL_B4 }  WL1BEG1 NN2BEG2 IMUX35 CLBLM_M_C6 }   { IMUX_L43 CLBLL_LL_D6 }  IMUX_L20 CLBLL_L_C2 }  IMUX21 CLBLM_L_C4 }   { WL1BEG1  { IMUX_L11 CLBLL_LL_A4 }  IMUX_L42 CLBLL_L_D6 }  IMUX29 CLBLM_M_C2 }  IMUX36 CLBLM_L_D2 }   { IMUX16 CLBLM_L_B3 }  NR1BEG0  { NR1BEG0  { WR1BEG1 WR1BEG2  { IMUX44 CLBLM_M_D4 }  FAN_ALT7 FAN_BOUNCE7  { IMUX34 CLBLM_L_C6 }   { IMUX0 CLBLM_L_A3 }  IMUX16 CLBLM_L_B3 }   { BYP_ALT1 BYP_BOUNCE1  { IMUX11 CLBLM_M_A4 }  IMUX29 CLBLM_M_C2 }   { IMUX33 CLBLM_L_C1 }  NR1BEG0  { NR1BEG0 IMUX17 CLBLM_M_B3 }  NL1BEG_N3 IMUX13 CLBLM_L_B6 }   { BYP_ALT1 BYP_BOUNCE1 IMUX43 CLBLM_M_D6 }   { IMUX16 CLBLM_L_B3 }  WR1BEG1 WR1BEG2  { SR1BEG2 IMUX22 CLBLM_M_C3 }   { IMUX4 CLBLM_M_A6 }  WW2BEG1  { NL1BEG1 IMUX42 CLBLM_L_D6 }  IMUX19 CLBLM_L_B2 }   { IMUX40 CLBLM_M_D1 }  BYP_ALT0 BYP0 CLBLM_L_AX }   { IMUX_L32 CLBLL_LL_C1 }   { SS2BEG0  { WL1BEG_N3 IMUX46 CLBLM_L_D5 }   { IMUX_L9 CLBLL_L_A5 }  IMUX_L33 CLBLL_L_C1 }  IMUX_L25 CLBLL_L_B5 }   [get_nets {i_wb_data_stb_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 SE6BEG0 EE2BEG0  { SW6BEG0 SE2BEG0 IMUX16 CLBLM_L_B3 }  SL1BEG0  { SR1BEG1  { WL1BEG0  { IMUX25 CLBLM_L_B5 }  IMUX41 CLBLM_L_D1 }  IMUX_L20 CLBLL_L_C2 }   { SS2BEG0  { IMUX_L10 CLBLL_L_A4 }   { ER1BEG1  { BYP_ALT5 BYP_BOUNCE5 IMUX37 CLBLM_L_D4 }   { IMUX35 CLBLM_M_C6 }   { NR1BEG1  { EL1BEG0 NE2BEG0  { IMUX1 CLBLM_M_A3 }  IMUX24 CLBLM_M_B5 }   { IMUX2 CLBLM_M_A2 }  NR1BEG1  { GFAN1 IMUX21 CLBLM_L_C4 }   { IMUX43 CLBLM_M_D6 }   { IMUX19 CLBLM_L_B2 }  IMUX10 CLBLM_L_A4 }   { IMUX3 CLBLM_L_A2 }   { IMUX11 CLBLM_M_A4 }   { IMUX20 CLBLM_L_C2 }  ER1BEG2  { SE2BEG2  { IMUX45 CLBLM_M_D2 }  IMUX36 CLBLM_L_D2 }   { ER1BEG3  { IMUX0 CLBLM_L_A3 }   { IMUX8 CLBLM_M_A5 }   { IMUX46 CLBLM_L_D5 }  IMUX30 CLBLM_L_C5 }  NR1BEG2 NE2BEG2 IMUX20 CLBLM_L_C2 }   { SR1BEG1  { FAN_ALT7 FAN_BOUNCE7 IMUX_L0 CLBLL_L_A3 }   { SR1BEG2  { IMUX_L21 CLBLL_L_C4 }   { SL1BEG2  { ER1BEG3  { EE2BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3  { IMUX30 CLBLM_L_C5 }  IMUX39 CLBLM_L_D3 }  SE2BEG3  { SS2BEG3 WL1BEG2  { IMUX45 CLBLM_M_D2 }   { IMUX29 CLBLM_M_C2 }  WW2BEG2  { IMUX21 CLBLM_L_C4 }  WL1BEG1  { NL1BEG1  { IMUX_L33 CLBLL_L_C1 }   { BYP_ALT4 BYP_BOUNCE4 IMUX_L12 CLBLL_LL_B6 }  NR1BEG1 IMUX_L34 CLBLL_L_C6 }   { IMUX_L3 CLBLL_L_A2 }  IMUX_L34 CLBLL_L_C6 }   { IMUX_L22 CLBLM_M_C3 }  FAN_ALT1 FAN_BOUNCE1 IMUX_L12 CLBLM_M_B6 }   { IMUX31 CLBLM_M_C5 }  WW2BEG3 IMUX39 CLBLM_L_D3 }   { IMUX22 CLBLM_M_C3 }  NN6BEG3  { NR1BEG3 IMUX15 CLBLM_M_B1 }  WW2BEG2 NW2BEG3 IMUX_L14 CLBLL_L_B1 }  IMUX31 CLBLM_M_C5 }   { SW2BEG2 IMUX22 CLBLM_M_C3 }   { IMUX_L36 CLBLL_L_D2 }   { BYP_ALT3 BYP_BOUNCE3 IMUX_L15 CLBLL_LL_B1 }  SS2BEG2  { IMUX_L45 CLBLL_LL_D2 }   { IMUX_L21 CLBLL_L_C4 }   { IMUX_L28 CLBLL_LL_C4 }  ER1BEG3  { IMUX46 CLBLM_L_D5 }  IMUX30 CLBLM_L_C5 }  IMUX_L46 CLBLL_L_D5 }  IMUX_L19 CLBLL_L_B2 }  SW2BEG0 IMUX33 CLBLM_L_C1 }   { IMUX_L17 CLBLL_LL_B3 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {i_wb_we_IBUF}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { NN2BEG3  { WR1BEG_S0 SR1BEG_S0 ER1BEG1 ER1BEG2 CTRL_L0 CLBLL_L_SR }  FAN_ALT1 FAN_BOUNCE1 CTRL1 CLBLM_M_SR }  SR1BEG_S0  { SR1BEG1  { SL1BEG1 SR1BEG2 CTRL1 CLBLM_M_SR }   { WW2BEG1 ER1BEG2  { SS2BEG2  { NR1BEG2  { CTRL_L0 CLBLL_L_SR }  CTRL_L1 CLBLL_LL_SR }  FAN_ALT1 FAN_BOUNCE1  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  CTRL_L0 CLBLL_L_SR }  SR1BEG2 CTRL1 CLBLM_M_SR }  BYP_ALT4 BYP_BOUNCE4 CTRL1 CLBLM_M_SR }   [get_nets {last_status}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 WW2BEG2 ER1BEG3 ER1BEG_S0 IMUX_L18 CLBLL_LL_B2 }   [get_nets {last_status[1]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NR1BEG0 IMUX_L16 CLBLL_L_B3 }   [get_nets {last_status[2]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX24 CLBLM_M_B5 }   [get_nets {last_status[3]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {last_status[4]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX7 CLBLM_M_A1 }   [get_nets {last_status[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 FAN_ALT7 FAN_BOUNCE7 IMUX2 CLBLM_M_A2 }   [get_nets {last_status[5]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NN2BEG3 IMUX22 CLBLM_M_C3 }   [get_nets {last_status[5]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10  { SE2BEG2 IMUX4 CLBLM_M_A6 }  SL1BEG2 SR1BEG3 SR1BEG_S0 IMUX_L9 CLBLL_L_A5 }   [get_nets {last_status[6]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 IMUX_L10 CLBLL_L_A4 }   [get_nets {last_status[6]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L5 CLBLL_L_A6 }   [get_nets {last_status[6]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SW2BEG2  { ER1BEG3 SS2BEG3  { IMUX46 CLBLM_L_D5 }   { IMUX7 CLBLM_M_A1 }  SW2BEG3 WL1BEG2  { WL1BEG1  { IMUX_L20 CLBLL_L_C2 }  NN2BEG2 BYP_ALT2 BYP_BOUNCE2 IMUX_L46 CLBLL_L_D5 }  IMUX5 CLBLM_L_A6 }  IMUX_L6 CLBLL_L_A1 }   [get_nets {last_status[6]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8  { ER1BEG1 NE2BEG1  { EE2BEG1 WR1BEG2 IMUX12 CLBLM_M_B6 }  IMUX_L26 CLBLL_L_B4 }  NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }   [get_nets {last_status[6]_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 NN2BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {last_status[6]_i_7_n_0}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L40 CLBLL_LL_D1 }   [get_nets {last_status[6]_i_8_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 SS2BEG1  { SW2BEG1  { NW2BEG2 EL1BEG1  { ER1BEG2 SL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {last_status[7]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WL1BEG1 IMUX12 CLBLM_M_B6 }   [get_nets {last_status[7]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 ER1BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {last_status[7]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8  { SR1BEG1 IMUX_L3 CLBLL_L_A2 }  ER1BEG1  { IMUX11 CLBLM_M_A4 }  NR1BEG1 IMUX18 CLBLM_M_B2 }   [get_nets {last_status[7]_i_6_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 SR1BEG3 IMUX_L16 CLBLL_L_B3 }   [get_nets {last_status[7]_i_9_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NW2BEG0 EL1BEG_N3  { IMUX_L23 CLBLL_L_C3 }  IMUX_L22 CLBLL_LL_C3 }   { NR1BEG0 IMUX_L32 CLBLL_LL_C1 }   { NE2BEG0  { IMUX40 CLBLM_M_D1 }  BYP_ALT0 BYP_BOUNCE0 IMUX28 CLBLM_M_C4 }   { SR1BEG1  { IMUX_L3 CLBLL_L_A2 }  ER1BEG2 SE2BEG2  { NR1BEG2  { IMUX_L28 CLBLL_LL_C4 }  NW2BEG2 IMUX35 CLBLM_M_C6 }  SL1BEG2 IMUX_L37 CLBLL_L_D4 }  IMUX_L17 CLBLL_LL_B3 }   [get_nets {last_status_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { ER1BEG1  { IMUX35 CLBLM_M_C6 }  IMUX43 CLBLM_M_D6 }   { FAN_ALT4 FAN_BOUNCE4  { IMUX_L29 CLBLL_LL_C2 }  BYP_ALT7 BYP_BOUNCE7 IMUX_L35 CLBLL_LL_C6 }   { EL1BEG_N3  { IMUX29 CLBLM_M_C2 }  SS2BEG3 SL1BEG3 IMUX31 CLBLM_M_C5 }   { SS2BEG0 IMUX_L9 CLBLL_L_A5 }  SR1BEG1 IMUX_L20 CLBLL_L_C2 }   [get_nets {last_status_reg_n_0_[1]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { FAN_ALT0 FAN_BOUNCE0 IMUX_L6 CLBLL_L_A1 }   { SE6BEG0 SW2BEG0 IMUX9 CLBLM_L_A5 }  NL1BEG_N3  { NE2BEG3  { SL1BEG3 IMUX31 CLBLM_M_C5 }   { IMUX22 CLBLM_M_C3 }  IMUX38 CLBLM_M_D3 }   { NL1BEG2 IMUX_L28 CLBLL_LL_C4 }   { IMUX_L45 CLBLL_LL_D2 }  IMUX_L21 CLBLL_L_C4 }   [get_nets {last_status_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW2BEG0  { SS6BEG3 ER1BEG_S0 IMUX33 CLBLM_L_C1 }  IMUX_L31 CLBLL_LL_C5 }   { SR1BEG1  { IMUX28 CLBLM_M_C4 }   { WW2BEG1 ER1BEG2 IMUX_L44 CLBLL_LL_D4 }  IMUX19 CLBLM_L_B2 }   { SW2BEG0 IMUX_L33 CLBLL_L_C1 }  NL1BEG_N3  { IMUX29 CLBLM_M_C2 }  IMUX45 CLBLM_M_D2 }   [get_nets {last_status_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WW2BEG0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   { SL1BEG0 SE2BEG0 IMUX_L17 CLBLL_LL_B3 }   { WR1BEG1 IMUX_L34 CLBLL_L_C6 }  NL1BEG_N3  { IMUX22 CLBLM_M_C3 }   { NL1BEG2 WR1BEG3 IMUX_L22 CLBLL_LL_C3 }  NR1BEG3 IMUX47 CLBLM_M_D5 }   [get_nets {last_status_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX1 CLBLM_M_A3 }   { SS2BEG0  { IMUX41 CLBLM_L_D1 }   { WL1BEG_N3  { IMUX_L30 CLBLL_L_C5 }   { NL1BEG_N3  { IMUX_L29 CLBLL_LL_C2 }  EL1BEG2 IMUX44 CLBLM_M_D4 }  IMUX_L47 CLBLL_LL_D5 }  SS2BEG0 SR1BEG1 SR1BEG2 IMUX37 CLBLM_L_D4 }  SL1BEG0 WL1BEG_N3 IMUX_L8 CLBLL_LL_A5 }   [get_nets {last_status_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { IMUX_L0 CLBLL_L_A3 }   { EL1BEG_N3  { EL1BEG2  { SL1BEG2  { WW2BEG2  { IMUX_L46 CLBLL_L_D5 }  IMUX_L38 CLBLL_LL_D3 }  IMUX_L12 CLBLL_LL_B6 }  IMUX_L28 CLBLL_LL_C4 }  IMUX37 CLBLM_L_D4 }   { BYP_ALT0 BYP_BOUNCE0 IMUX_L4 CLBLL_LL_A6 }  SL1BEG0  { IMUX_L33 CLBLL_L_C1 }  IMUX_L41 CLBLL_L_D1 }   [get_nets {last_status_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NW2BEG0 EL1BEG_N3  { IMUX_L30 CLBLL_L_C5 }   { EE2BEG3  { SS2BEG3 WL1BEG2 IMUX6 CLBLM_L_A1 }  IMUX_L22 CLBLL_LL_C3 }  IMUX_L37 CLBLL_L_D4 }  FAN_ALT0 FAN_BOUNCE0 IMUX_L36 CLBLL_L_D2 }   [get_nets {last_status_reg_n_0_[7]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { SL1BEG2  { SR1BEG3  { IMUX_L7 CLBLM_M_A1 }  SS2BEG3  { SL1BEG3  { IMUX_L47 CLBLM_M_D5 }   { SL1BEG3  { SL1BEG3  { WL1BEG2  { IMUX37 CLBLM_L_D4 }   { IMUX45 CLBLM_M_D2 }   { IMUX28 CLBLM_M_C4 }   { IMUX21 CLBLM_L_C4 }  SR1BEG3  { FAN_ALT0 FAN_BOUNCE0 IMUX36 CLBLM_L_D2 }  IMUX47 CLBLM_M_D5 }   { SL1BEG3  { SL1BEG3  { IMUX_L47 CLBLM_M_D5 }   { SR1BEG_S0  { SR1BEG1  { IMUX_L43 CLBLM_M_D6 }   { IMUX_L36 CLBLM_L_D2 }   { SR1BEG2 FAN_ALT5 FAN_BOUNCE5  { IMUX_L11 CLBLM_M_A4 }   { IMUX_L33 CLBLM_L_C1 }  IMUX_L41 CLBLM_L_D1 }  IMUX_L35 CLBLM_M_C6 }   { IMUX_L41 CLBLM_L_D1 }  IMUX_L34 CLBLM_L_C6 }  SW2BEG3  { IMUX16 CLBLM_L_B3 }   { IMUX31 CLBLM_M_C5 }  IMUX39 CLBLM_L_D3 }   { IMUX_L47 CLBLM_M_D5 }   { IMUX_L15 CLBLM_M_B1 }   { IMUX_L39 CLBLM_L_D3 }  IMUX_L22 CLBLM_M_C3 }  IMUX_L22 CLBLM_M_C3 }   { IMUX_L23 CLBLM_L_C3 }   { IMUX_L22 CLBLM_M_C3 }  IMUX_L38 CLBLM_M_D3 }  SR1BEG_S0  { SS2BEG0 IMUX_L40 CLBLM_M_D1 }   { SL1BEG0 IMUX_L16 CLBLM_L_B3 }  WL1BEG_N3 IMUX15 CLBLM_M_B1 }  IMUX_L31 CLBLM_M_C5 }  IMUX_L44 CLBLM_M_D4 }   { WL1BEG1  { IMUX42 CLBLM_L_D6 }   { IMUX35 CLBLM_M_C6 }   { WW2BEG1  { NL1BEG1  { IMUX18 CLBLM_M_B2 }   { EL1BEG0  { ER1BEG1  { SL1BEG1 IMUX2 CLBLM_M_A2 }  IMUX43 CLBLM_M_D6 }   { EL1BEG_N3 IMUX30 CLBLM_L_C5 }  NE2BEG0  { BYP_ALT0 BYP_BOUNCE0  { IMUX34 CLBLM_L_C6 }   { IMUX26 CLBLM_L_B4 }  IMUX2 CLBLM_M_A2 }  IMUX31 CLBLM_M_C5 }  IMUX9 CLBLM_L_A5 }   { IMUX36 CLBLM_L_D2 }  BYP_ALT2 BYP_BOUNCE2  { IMUX14 CLBLM_L_B1 }  FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }   { NL1BEG1  { IMUX26 CLBLM_L_B4 }  IMUX42 CLBLM_L_D6 }  IMUX12 CLBLM_M_B6 }   { BYP_ALT2 BYP_BOUNCE2  { IMUX_L32 CLBLM_M_C1 }   { BYP_ALT3 BYP_BOUNCE3 IMUX_L15 CLBLM_M_B1 }   { IMUX_L8 CLBLM_M_A5 }   { IMUX_L24 CLBLM_M_B5 }  IMUX_L6 CLBLM_L_A1 }   { IMUX_L4 CLBLM_M_A6 }  IMUX_L28 CLBLM_M_C4 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SL1BEG0  { SR1BEG1 IMUX_L4 CLBLM_M_A6 }   { SL1BEG0 SS2BEG0  { SS2BEG0  { IMUX_L32 CLBLM_M_C1 }   { IMUX_L40 CLBLM_M_D1 }   { SR1BEG1  { IMUX_L35 CLBLM_M_C6 }   { SL1BEG1  { IMUX_L35 CLBLM_M_C6 }   { IMUX_L27 CLBLM_M_B4 }  SR1BEG2  { IMUX_L46 CLBLM_L_D5 }   { IMUX_L45 CLBLM_M_D2 }  IMUX_L21 CLBLM_L_C4 }   { WL1BEG0  { SR1BEG1 IMUX44 CLBLM_M_D4 }  IMUX32 CLBLM_M_C1 }   { SR1BEG2  { IMUX_L46 CLBLM_L_D5 }   { IMUX_L38 CLBLM_M_D3 }  WL1BEG1  { SR1BEG2  { SL1BEG2  { IMUX36 CLBLM_L_D2 }   { ER1BEG3  { IMUX_L39 CLBLM_L_D3 }   { IMUX_L47 CLBLM_M_D5 }   { SL1BEG3  { IMUX_L46 CLBLM_L_D5 }   { IMUX_L23 CLBLM_L_C3 }  IMUX_L7 CLBLM_M_A1 }  IMUX_L31 CLBLM_M_C5 }  IMUX29 CLBLM_M_C2 }  IMUX14 CLBLM_L_B1 }  IMUX42 CLBLM_L_D6 }  IMUX_L44 CLBLM_M_D4 }  WL1BEG_N3  { IMUX23 CLBLM_L_C3 }   { IMUX39 CLBLM_L_D3 }  IMUX38 CLBLM_M_D3 }   { IMUX_L32 CLBLM_M_C1 }  SR1BEG1  { SW2BEG1  { IMUX12 CLBLM_M_B6 }  ER1BEG2  { IMUX_L21 CLBLM_L_C4 }  IMUX_L14 CLBLM_L_B1 }  IMUX_L43 CLBLM_M_D6 }  IMUX_L40 CLBLM_M_D1 }   { NL1BEG_N3  { NL1BEG2  { WR1BEG3  { IMUX38 CLBLM_M_D3 }   { NL1BEG2  { IMUX19 CLBLM_L_B2 }   { IMUX12 CLBLM_M_B6 }  IMUX20 CLBLM_L_C2 }   { IMUX46 CLBLM_L_D5 }   { IMUX14 CLBLM_L_B1 }   { SR1BEG3  { IMUX39 CLBLM_L_D3 }  IMUX15 CLBLM_M_B1 }   { WL1BEG1  { SW2BEG1  { IMUX19 CLBLM_L_B2 }   { IMUX4 CLBLM_M_A6 }  IMUX42 CLBLM_L_D6 }  WR1BEG3  { IMUX15 CLBLM_M_B1 }  IMUX6 CLBLM_L_A1 }  IMUX29 CLBLM_M_C2 }   { IMUX_L4 CLBLM_M_A6 }   { IMUX_L28 CLBLM_M_C4 }  IMUX_L12 CLBLM_M_B6 }  IMUX_L45 CLBLM_M_D2 }   { IMUX_L1 CLBLM_M_A3 }  IMUX_L9 CLBLM_L_A5 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SS2BEG0 IMUX_L18 CLBLM_M_B2 }   { IMUX_L8 CLBLM_M_A5 }   { NR1BEG0 IMUX_L0 CLBLM_L_A3 }   { NW2BEG0  { WR1BEG1 WR1BEG2  { IMUX27 CLBLM_M_B4 }  SR1BEG2  { IMUX37 CLBLM_L_D4 }  IMUX13 CLBLM_L_B6 }   { IMUX8 CLBLM_M_A5 }  BYP_ALT0 BYP_BOUNCE0  { IMUX28 CLBLM_M_C4 }  IMUX44 CLBLM_M_D4 }   { WR1BEG1  { NN2BEG1 BYP_ALT1 BYP_BOUNCE1  { IMUX27 CLBLM_M_B4 }  GFAN0 IMUX8 CLBLM_M_A5 }   { BYP_ALT1 BYP_BOUNCE1 IMUX29 CLBLM_M_C2 }  IMUX18 CLBLM_M_B2 }  IMUX_L40 CLBLM_M_D1 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { BYP_ALT1 BYP_BOUNCE1  { IMUX45 CLBLM_M_D2 }  IMUX35 CLBLM_M_C6 }   { ER1BEG1  { IMUX_L3 CLBLM_L_A2 }  SL1BEG1  { IMUX_L11 CLBLM_M_A4 }  IMUX_L43 CLBLM_M_D6 }   { SL1BEG0  { IMUX32 CLBLM_M_C1 }   { IMUX24 CLBLM_M_B5 }  SR1BEG1 SE2BEG1 IMUX_L27 CLBLM_M_B4 }   { NN2BEG0 SR1BEG_S0 IMUX18 CLBLM_M_B2 }  IMUX1 CLBLM_M_A3 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2  { IMUX40 CLBLM_M_D1 }   { FAN_ALT3 FAN_BOUNCE3  { IMUX27 CLBLM_M_B4 }  IMUX45 CLBLM_M_D2 }   { IMUX24 CLBLM_M_B5 }  IMUX32 CLBLM_M_C1 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { IMUX22 CLBLM_M_C3 }   { SL1BEG3 IMUX47 CLBLM_M_D5 }  FAN_ALT1 FAN_BOUNCE1 IMUX12 CLBLM_M_B6 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { FAN_ALT5 FAN_BOUNCE5  { IMUX19 CLBLM_L_B2 }  IMUX41 CLBLM_L_D1 }   { SE2BEG2  { IMUX_L13 CLBLM_L_B6 }   { IMUX_L29 CLBLM_M_C2 }   { SS2BEG2 SL1BEG2  { SL1BEG2 SL1BEG2  { IMUX_L4 CLBLM_M_A6 }   { IMUX_L12 CLBLM_M_B6 }   { SS2BEG2  { FAN_ALT1 FAN_BOUNCE1 IMUX_L4 CLBLM_M_A6 }   { IMUX_L5 CLBLM_L_A6 }   { SR1BEG3  { IMUX_L23 CLBLM_L_C3 }  IMUX_L7 CLBLM_M_A1 }  SW2BEG2  { IMUX6 CLBLM_L_A1 }   { IMUX13 CLBLM_L_B6 }   { IMUX21 CLBLM_L_C4 }  FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }  SR1BEG3  { WL1BEG2  { FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }   { IMUX5 CLBLM_L_A6 }  IMUX13 CLBLM_L_B6 }   { SR1BEG_S0  { SS2BEG0  { IMUX_L9 CLBLM_L_A5 }   { SR1BEG1  { IMUX_L12 CLBLM_M_B6 }   { IMUX_L4 CLBLM_M_A6 }   { SW2BEG1  { ER1BEG2  { SS2BEG2 NR1BEG2 IMUX_L5 CLBLM_L_A6 }   { IMUX_L21 CLBLM_L_C4 }   { IMUX_L13 CLBLM_L_B6 }  IMUX_L6 CLBLM_L_A1 }   { IMUX19 CLBLM_L_B2 }   { IMUX27 CLBLM_M_B4 }   { IMUX3 CLBLM_L_A2 }  IMUX11 CLBLM_M_A4 }  BYP_ALT2 BYP_BOUNCE2 IMUX_L6 CLBLM_L_A1 }  SS2BEG0 IMUX_L18 CLBLM_M_B2 }  IMUX_L18 CLBLM_M_B2 }   { IMUX_L7 CLBLM_M_A1 }  SW2BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX5 CLBLM_L_A6 }  IMUX7 CLBLM_M_A1 }  SR1BEG3  { IMUX_L7 CLBLM_M_A1 }  IMUX_L15 CLBLM_M_B1 }  IMUX_L12 CLBLM_M_B6 }   { WW2BEG2 SR1BEG3  { IMUX24 CLBLM_M_B5 }   { IMUX39 CLBLM_L_D3 }   { SR1BEG_S0  { IMUX26 CLBLM_L_B4 }  IMUX10 CLBLM_L_A4 }  IMUX7 CLBLM_M_A1 }   { EL1BEG1  { NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L18 CLBLM_M_B2 }   { SL1BEG2  { IMUX44 CLBLM_M_D4 }   { FAN_ALT5 FAN_BOUNCE5 IMUX3 CLBLM_L_A2 }  IMUX13 CLBLM_L_B6 }  NL1BEG1  { IMUX9 CLBLM_L_A5 }   { IMUX1 CLBLM_M_A3 }  WR1BEG2 WL1BEG0  { SR1BEG1 IMUX3 CLBLM_L_A2 }  IMUX10 CLBLM_L_A4 }   [get_nets {lldriver/FSM_onehot_state_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { WR1BEG2  { WL1BEG0 WR1BEG2 CTRL1 CLBLM_M_SR }   { NN2BEG2 SR1BEG2 CTRL1 CLBLM_M_SR }  FAN_ALT7 FAN_BOUNCE7 IMUX8 CLBLM_M_A5 }  BYP_ALT4 BYP_BOUNCE4  { CTRL_L0 CLBLM_L_SR }  CTRL_L1 CLBLM_M_SR }   [get_nets {lldriver/o_cs_n3_out}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 WR1BEG1  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L33 CLBLL_L_C1 }   [get_nets {lldriver/o_word_reg_n_0_[10]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NN2BEG1 WR1BEG2  { IMUX_L21 CLBLL_L_C4 }  IMUX_L5 CLBLL_L_A6 }   [get_nets {lldriver/o_word_reg_n_0_[11]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NN2BEG2  { IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }   [get_nets {lldriver/o_word_reg_n_0_[12]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WR1BEG_S0 NN2BEG0  { BYP_ALT0 BYP_BOUNCE0 IMUX_L12 CLBLL_LL_B6 }  IMUX_L8 CLBLL_LL_A5 }   [get_nets {lldriver/o_word_reg_n_0_[13]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 WR1BEG1 NW2BEG1  { IMUX_L41 CLBLL_L_D1 }  IMUX_L9 CLBLL_L_A5 }   [get_nets {lldriver/o_word_reg_n_0_[14]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 WW2BEG0 NW2BEG1 NL1BEG0 EL1BEG_N3  { SL1BEG3 IMUX_L47 CLBLL_LL_D5 }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {lldriver/o_word_reg_n_0_[15]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 WR1BEG2  { WL1BEG0 IMUX_L25 CLBLL_L_B5 }  IMUX28 CLBLM_M_C4 }   [get_nets {lldriver/o_word_reg_n_0_[16]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WW2BEG1 NN2BEG2 SR1BEG2  { SR1BEG3 IMUX_L23 CLBLL_L_C3 }  IMUX_L30 CLBLL_L_C5 }   [get_nets {lldriver/o_word_reg_n_0_[17]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN2BEG2 WW2BEG1  { IMUX_L44 CLBLL_LL_D4 }  IMUX_L11 CLBLL_LL_A4 }   [get_nets {lldriver/o_word_reg_n_0_[18]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WR1BEG3 NN2BEG3  { IMUX_L6 CLBLL_L_A1 }  IMUX_L46 CLBLL_L_D5 }   [get_nets {lldriver/o_word_reg_n_0_[19]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NW2BEG0  { IMUX8 CLBLM_M_A5 }  IMUX24 CLBLM_M_B5 }   [get_nets {lldriver/o_word_reg_n_0_[20]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WW2BEG1 NN2BEG2  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L4 CLBLL_LL_A6 }   [get_nets {lldriver/o_word_reg_n_0_[21]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 WW2BEG2  { IMUX_L5 CLBLL_L_A6 }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {lldriver/o_word_reg_n_0_[22]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WW2BEG3  { IMUX_L32 CLBLL_LL_C1 }  IMUX_L31 CLBLL_LL_C5 }   [get_nets {lldriver/o_word_reg_n_0_[23]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 WL1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX_L27 CLBLL_LL_B4 }  IMUX_L44 CLBLL_LL_D4 }   [get_nets {lldriver/o_word_reg_n_0_[24]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 WW2BEG3  { SR1BEG_S0 IMUX_L26 CLBLL_L_B4 }  IMUX_L39 CLBLL_L_D3 }   [get_nets {lldriver/o_word_reg_n_0_[25]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW4BEG0 ER1BEG_S0  { IMUX_L40 CLBLL_LL_D1 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {lldriver/o_word_reg_n_0_[26]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW4BEG0  { NL1BEG_N3 EL1BEG2 IMUX_L43 CLBLL_LL_D6 }  ER1BEG_S0 SL1BEG0 IMUX_L40 CLBLL_LL_D1 }   [get_nets {lldriver/o_word_reg_n_0_[27]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 WW2BEG0  { SR1BEG1 SS2BEG1 IMUX_L43 CLBLL_LL_D6 }  IMUX_L34 CLBLL_L_C6 }   [get_nets {lldriver/o_word_reg_n_0_[28]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WR1BEG3 WW2BEG2  { SR1BEG3 SR1BEG_S0 IMUX_L26 CLBLL_L_B4 }  IMUX_L46 CLBLL_L_D5 }   [get_nets {lldriver/o_word_reg_n_0_[29]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { SS6BEG2 SW2BEG2  { IMUX_L14 CLBLL_L_B1 }  IMUX_L6 CLBLL_L_A1 }  NL1BEG1 NW2BEG1 NL1BEG0  { BYP_ALT0 BYP_BOUNCE0  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L44 CLBLL_LL_D4 }  IMUX_L24 CLBLL_LL_B5 }   [get_nets {lldriver/o_word_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WL1BEG2 SW2BEG2  { IMUX44 CLBLM_M_D4 }  IMUX28 CLBLM_M_C4 }   [get_nets {lldriver/o_word_reg_n_0_[30]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WW2BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }  IMUX22 CLBLM_M_C3 }   [get_nets {lldriver/o_word_reg_n_0_[31]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { NR1BEG3  { NW2BEG3  { IMUX_L45 CLBLL_LL_D2 }  IMUX_L22 CLBLL_LL_C3 }  IMUX7 CLBLM_M_A1 }  SS6BEG3 SW2BEG3 ER1BEG_S0  { IMUX18 CLBLM_M_B2 }  IMUX2 CLBLM_M_A2 }   [get_nets {lldriver/o_word_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NW2BEG0  { NN2BEG0 NL1BEG_N3  { IMUX_L30 CLBLL_L_C5 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   { SS6BEG3 SE2BEG3 FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }  IMUX_L32 CLBLL_LL_C1 }   [get_nets {lldriver/o_word_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SS6BEG0 NR1BEG0  { IMUX32 CLBLM_M_C1 }  IMUX17 CLBLM_M_B3 }  WL1BEG_N3 NL1BEG_N3  { NN2BEG3 FAN_ALT3 FAN_BOUNCE3  { FAN_ALT1 FAN_BOUNCE1 IMUX_L42 CLBLL_L_D6 }  IMUX_L3 CLBLL_L_A2 }  IMUX_L29 CLBLL_LL_C2 }   [get_nets {lldriver/o_word_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23  { SW6BEG1 SE2BEG1  { IMUX_L34 CLBLL_L_C6 }  IMUX_L26 CLBLL_L_B4 }  NE2BEG1 NW2BEG1  { BYP_ALT1 BYP_BOUNCE1 IMUX45 CLBLM_M_D2 }   { SR1BEG1 IMUX11 CLBLM_M_A4 }  WL1BEG_N3 IMUX_L0 CLBLL_L_A3 }   [get_nets {lldriver/o_word_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SS6BEG1 SW2BEG1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L26 CLBLL_L_B4 }  ER1BEG2 NR1BEG2  { NW2BEG2  { IMUX28 CLBLM_M_C4 }  WL1BEG0 IMUX_L25 CLBLL_L_B5 }  WR1BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {lldriver/o_word_reg_n_0_[7]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NL1BEG2  { IMUX27 CLBLM_M_B4 }  WR1BEG3 IMUX_L14 CLBLL_L_B1 }   [get_nets {lldriver/o_word_reg_n_0_[8]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22  { WL1BEG_N3 NL1BEG_N3 NR1BEG3 IMUX_L23 CLBLL_L_C3 }  NR1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {lldriver/o_word_reg_n_0_[9]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX0 CLBLM_L_A3 }  BYP_ALT0 BYP_BOUNCE0 IMUX34 CLBLM_L_C6 }   [get_nets {lldriver/r_dir_reg_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_L_DMUX CLBLM_LOGIC_OUTS19  { IMUX26 CLBLM_L_B4 }  IMUX10 CLBLM_L_A4 }   [get_nets {lldriver/r_spd}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX19 CLBLM_L_B2 }   { SE2BEG1  { IMUX_L18 CLBLM_M_B2 }   { SL1BEG1  { SL1BEG1 SL1BEG1  { IMUX_L35 CLBLM_M_C6 }   { SR1BEG2  { IMUX_L38 CLBLM_M_D3 }  SL1BEG2  { SL1BEG2  { IMUX_L28 CLBLM_M_C4 }   { WL1BEG1  { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { SR1BEG2  { BYP_ALT3 BYP_BOUNCE3 IMUX41 CLBLM_L_D1 }   { IMUX38 CLBLM_M_D3 }  IMUX37 CLBLM_L_D4 }  IMUX34 CLBLM_L_C6 }   { SS2BEG2  { IMUX_L44 CLBLM_M_D4 }   { IMUX_L37 CLBLM_L_D4 }   { SL1BEG2  { IMUX_L37 CLBLM_L_D4 }   { IMUX_L29 CLBLM_M_C2 }   { IMUX_L45 CLBLM_M_D2 }   { WL1BEG1 IMUX42 CLBLM_L_D6 }  SL1BEG2  { FAN_ALT7 FAN_BOUNCE7 IMUX_L8 CLBLM_M_A5 }   { IMUX_L20 CLBLM_L_C2 }  IMUX_L36 CLBLM_L_D2 }   { WL1BEG1  { SR1BEG2 IMUX22 CLBLM_M_C3 }  IMUX26 CLBLM_L_B4 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L33 CLBLM_L_C1 }  SL1BEG2  { IMUX_L37 CLBLM_L_D4 }   { IMUX_L44 CLBLM_M_D4 }   { IMUX_L28 CLBLM_M_C4 }  IMUX_L12 CLBLM_M_B6 }   { IMUX_L44 CLBLM_M_D4 }   { IMUX_L29 CLBLM_M_C2 }   { IMUX_L20 CLBLM_L_C2 }   { SR1BEG3 IMUX_L47 CLBLM_M_D5 }  WL1BEG1 IMUX27 CLBLM_M_B4 }  SS2BEG1 IMUX_L26 CLBLM_L_B4 }  IMUX_L2 CLBLM_M_A2 }  IMUX_L2 CLBLM_M_A2 }  NL1BEG0  { IMUX31 CLBLM_M_C5 }   { IMUX23 CLBLM_L_C3 }  NL1BEG_N3  { IMUX6 CLBLM_L_A1 }   { EL1BEG2  { BYP_ALT5 BYP_BOUNCE5 IMUX_L7 CLBLM_M_A1 }   { IMUX_L35 CLBLM_M_C6 }  SS2BEG2 IMUX_L29 CLBLM_M_C2 }  IMUX30 CLBLM_L_C5 }   [get_nets {lldriver/r_spd_reg_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW2BEG0 EL1BEG_N3  { FAN_ALT1 FAN_BOUNCE1 IMUX28 CLBLM_M_C4 }  EL1BEG2 SE2BEG2 WL1BEG1 IMUX_L4 CLBLM_M_A6 }   [get_nets {lldriver/r_word_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 IMUX_L29 CLBLM_M_C2 }  IMUX_L17 CLBLM_M_B3 }   [get_nets {lldriver/r_word_reg_n_0_[10]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3  { NL1BEG2 IMUX_L43 CLBLM_M_D6 }  IMUX_L38 CLBLM_M_D3 }   [get_nets {lldriver/r_word_reg_n_0_[11]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SR1BEG2 IMUX_L38 CLBLM_M_D3 }  WL1BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {lldriver/r_word_reg_n_0_[12]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0  { NR1BEG0 IMUX_L32 CLBLM_M_C1 }  IMUX_L32 CLBLM_M_C1 }   [get_nets {lldriver/r_word_reg_n_0_[13]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WR1BEG1 IMUX41 CLBLM_L_D1 }  IMUX_L40 CLBLM_M_D1 }   [get_nets {lldriver/r_word_reg_n_0_[14]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX40 CLBLM_M_D1 }  SW2BEG0 ER1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {lldriver/r_word_reg_n_0_[15]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3  { IMUX_L45 CLBLM_M_D2 }  IMUX_L29 CLBLM_M_C2 }   [get_nets {lldriver/r_word_reg_n_0_[16]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 WL1BEG_N3  { NL1BEG_N3 IMUX22 CLBLM_M_C3 }  IMUX46 CLBLM_L_D5 }   [get_nets {lldriver/r_word_reg_n_0_[17]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX43 CLBLM_M_D6 }  NR1BEG1 GFAN0 IMUX33 CLBLM_L_C1 }   [get_nets {lldriver/r_word_reg_n_0_[18]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NR1BEG0 EL1BEG_N3 NR1BEG3  { WR1BEG_S0 IMUX47 CLBLM_M_D5 }  IMUX_L38 CLBLM_M_D3 }   [get_nets {lldriver/r_word_reg_n_0_[19]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SE2BEG1  { NR1BEG1 IMUX_L42 CLBLM_L_D6 }  IMUX_L34 CLBLM_L_C6 }   [get_nets {lldriver/r_word_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NR1BEG0 IMUX24 CLBLM_M_B5 }  BYP_ALT1 BYP_BOUNCE1 IMUX29 CLBLM_M_C2 }   [get_nets {lldriver/r_word_reg_n_0_[20]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 BYP_ALT0 BYP_BOUNCE0  { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }   [get_nets {lldriver/r_word_reg_n_0_[21]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NR1BEG2  { NE2BEG2 IMUX_L28 CLBLM_M_C4 }  IMUX44 CLBLM_M_D4 }   [get_nets {lldriver/r_word_reg_n_0_[22]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { ER1BEG1 IMUX_L19 CLBLM_L_B2 }  IMUX17 CLBLM_M_B3 }   [get_nets {lldriver/r_word_reg_n_0_[23]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { FAN_ALT0 FAN_BOUNCE0 IMUX46 CLBLM_L_D5 }  NE2BEG0 BYP_ALT0 BYP_BOUNCE0 IMUX_L44 CLBLM_M_D4 }   [get_nets {lldriver/r_word_reg_n_0_[24]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NE2BEG1 SL1BEG1  { IMUX_L35 CLBLM_M_C6 }  IMUX_L43 CLBLM_M_D6 }   [get_nets {lldriver/r_word_reg_n_0_[25]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX_L25 CLBLM_L_B5 }  IMUX_L33 CLBLM_L_C1 }   [get_nets {lldriver/r_word_reg_n_0_[26]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3  { NR1BEG3 IMUX_L22 CLBLM_M_C3 }  IMUX_L45 CLBLM_M_D2 }   [get_nets {lldriver/r_word_reg_n_0_[27]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SR1BEG2 IMUX_L45 CLBLM_M_D2 }  NN2BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }   [get_nets {lldriver/r_word_reg_n_0_[28]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NN6BEG1 SR1BEG1 IMUX_L4 CLBLM_M_A6 }  IMUX_L34 CLBLM_L_C6 }   [get_nets {lldriver/r_word_reg_n_0_[29]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { IMUX_L36 CLBLM_L_D2 }  SR1BEG3 IMUX_L23 CLBLM_L_C3 }   [get_nets {lldriver/r_word_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3  { NL1BEG2 NN2BEG2 IMUX_L12 CLBLM_M_B6 }  IMUX_L29 CLBLM_M_C2 }   [get_nets {lldriver/r_word_reg_n_0_[30]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NL1BEG0 NR1BEG0  { IMUX_L8 CLBLM_M_A5 }  NL1BEG_N3 NL1BEG2 IMUX_L28 CLBLM_M_C4 }   [get_nets {lldriver/r_word_reg_n_0_[31]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SE2BEG1 WL1BEG0  { NW2BEG1 IMUX41 CLBLM_L_D1 }  IMUX_L2 CLBLM_M_A2 }   [get_nets {lldriver/r_word_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { IMUX_L37 CLBLM_L_D4 }  IMUX_L21 CLBLM_L_C4 }   [get_nets {lldriver/r_word_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 BYP_ALT0 BYP_BOUNCE0  { IMUX_L36 CLBLM_L_D2 }  IMUX_L20 CLBLM_L_C2 }   [get_nets {lldriver/r_word_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { EL1BEG_N3 BYP_ALT6 BYP_BOUNCE6 IMUX_L32 CLBLM_M_C1 }  NL1BEG_N3 IMUX46 CLBLM_L_D5 }   [get_nets {lldriver/r_word_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { EL1BEG0 IMUX_L39 CLBLM_L_D3 }  NE2BEG1 NL1BEG0 IMUX_L24 CLBLM_M_B5 }   [get_nets {lldriver/r_word_reg_n_0_[7]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NR1BEG1  { IMUX_L43 CLBLM_M_D6 }  GFAN1 IMUX_L39 CLBLM_L_D3 }   [get_nets {lldriver/r_word_reg_n_0_[8]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { IMUX_L44 CLBLM_M_D4 }  BYP_ALT2 BYP_BOUNCE2 IMUX_L22 CLBLM_M_C3 }   [get_nets {lldriver/r_word_reg_n_0_[9]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3  { IMUX_L45 CLBLM_M_D2 }  NW2BEG3 SR1BEG3 IMUX23 CLBLM_L_C3 }   { WL1BEG_N3 IMUX0 CLBLM_L_A3 }  IMUX_L1 CLBLM_M_A3 }   [get_nets {lldriver/spi_len_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { WL1BEG0  { IMUX33 CLBLM_L_C1 }  IMUX9 CLBLM_L_A5 }  BYP_ALT4 BYP_BOUNCE4 IMUX_L38 CLBLM_M_D3 }   [get_nets {lldriver/spi_len_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { WL1BEG1  { IMUX3 CLBLM_L_A2 }  IMUX20 CLBLM_L_C2 }  IMUX_L29 CLBLM_M_C2 }   [get_nets {lldriver/spi_len_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NR1BEG1 IMUX42 CLBLM_L_D6 }  BYP_ALT5 BYP_BOUNCE5 IMUX21 CLBLM_L_C4 }   [get_nets {lldriver/spi_len_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { IMUX21 CLBLM_L_C4 }   { IMUX46 CLBLM_L_D5 }  IMUX14 CLBLM_L_B1 }   [get_nets {lldriver/spi_len_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW2BEG0  { IMUX23 CLBLM_L_C3 }  IMUX39 CLBLM_L_D3 }   [get_nets {lldriver/spi_len_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {o_busy_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {o_cs_n_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 FAN_ALT6 FAN_BOUNCE6 IMUX_L1 CLBLM_M_A3 }   [get_nets {o_dat[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 ER1BEG2 SL1BEG2  { SL1BEG2 WL1BEG1 FAN_ALT7 FAN_L7 CLBLM_M_CE }  WL1BEG1 FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {o_dat[3]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SL1BEG3 ER1BEG_S0 IMUX_L17 CLBLM_M_B3 }   [get_nets {o_dat[3]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NN6BEG0 NW2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L17 CLBLL_LL_B3 }   [get_nets {o_interrupt_OBUF}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 IMUX_L7 CLBLL_LL_A1 }   [get_nets {o_interrupt_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NN2BEG0 SR1BEG_S0 IMUX_L18 CLBLL_LL_B2 }   [get_nets {o_interrupt_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 IMUX_L12 CLBLL_LL_B6 }   [get_nets {o_interrupt_i_4_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NW2BEG2 NW2BEG2 IMUX3 CLBLM_L_A2 }   [get_nets {o_mod[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WW2BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {o_mod[1]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8  { SL1BEG0 IMUX0 CLBLM_L_A3 }  NR1BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {o_mod[1]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NW6BEG2 NN2BEG2 NL1BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_qspi_cs_n_OBUF}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NW2BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_qspi_dat_OBUF[0]}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NW2BEG2 WL1BEG0 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_qspi_dat_OBUF[1]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 WW2BEG0 NN2BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_qspi_dat_OBUF[2]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 WW2BEG0 NN2BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_qspi_dat_OBUF[3]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 NW6BEG3 LVB0 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 WW2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_qspi_mod_OBUF[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NW6BEG2 NW6BEG2 NE6BEG2 NW6BEG2 NE6BEG2 NW6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NL1BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_qspi_mod_OBUF[1]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NW6BEG0 NW6BEG0 NE2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_qspi_sck_OBUF}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NE2BEG0 NN2BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {o_sck_i_2_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SR1BEG1 SR1BEG2 IMUX_L21 CLBLL_L_C4 }   { NN6BEG0 NW6BEG0 NW2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  NL1BEG_N3  { FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_BOUNCE6 IMUX_L9 CLBLL_L_A5 }  IMUX_L29 CLBLL_LL_C2 }   [get_nets {o_wb_ack_OBUF}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 IMUX_L42 CLBLL_L_D6 }   [get_nets {o_wb_ack_i_11_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NL1BEG0 IMUX_L40 CLBLL_LL_D1 }   [get_nets {o_wb_ack_i_14_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }   [get_nets {o_wb_ack_i_15_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX35 CLBLM_M_C6 }   [get_nets {o_wb_ack_i_16_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SR1BEG1 IMUX_L27 CLBLL_LL_B4 }   [get_nets {o_wb_ack_i_17_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }   [get_nets {o_wb_ack_i_18_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 WL1BEG_N3 IMUX_L0 CLBLL_L_A3 }   [get_nets {o_wb_ack_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 SL1BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {o_wb_ack_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L6 CLBLL_L_A1 }   [get_nets {o_wb_ack_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 NR1BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {o_wb_ack_i_7_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NW6BEG2 SW2BEG1 IMUX_L34 CLBLL_L_C6 }   [get_nets {o_wb_ack_i_8_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 FAN_ALT7 FAN_BOUNCE7 IMUX_L10 CLBLL_L_A4 }   [get_nets {o_wb_ack_reg_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 IMUX_L21 CLBLL_L_C4 }   [get_nets {o_wb_ack_reg_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L31 CLBLL_LL_C5 }   [get_nets {o_wb_data[0]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 FAN_ALT1 FAN_BOUNCE1 IMUX_L4 CLBLL_LL_A6 }   [get_nets {o_wb_data[14]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L8 CLBLL_LL_A5 }   [get_nets {o_wb_data[14]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L15 CLBLL_LL_B1 }   [get_nets {o_wb_data[15]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 IMUX_L12 CLBLL_LL_B6 }   [get_nets {o_wb_data[15]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {o_wb_data[16]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX7 CLBLM_M_A1 }   [get_nets {o_wb_data[16]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L5 CLBLL_L_A6 }   [get_nets {o_wb_data[17]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SW2BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {o_wb_data[17]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L15 CLBLL_LL_B1 }   [get_nets {o_wb_data[18]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 BYP_ALT1 BYP_BOUNCE1 IMUX_L27 CLBLL_LL_B4 }   [get_nets {o_wb_data[18]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L14 CLBLL_L_B1 }   [get_nets {o_wb_data[19]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L13 CLBLL_L_B6 }   [get_nets {o_wb_data[19]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 IMUX_L2 CLBLL_LL_A2 }   [get_nets {o_wb_data[1]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L7 CLBLL_LL_A1 }   [get_nets {o_wb_data[27]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WL1BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {o_wb_data[27]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 NR1BEG3 IMUX_L15 CLBLL_LL_B1 }   [get_nets {o_wb_data[28]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L24 CLBLL_LL_B5 }   [get_nets {o_wb_data[28]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 IMUX_L2 CLBLL_LL_A2 }   [get_nets {o_wb_data[29]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NL1BEG1 IMUX_L1 CLBLL_LL_A3 }   [get_nets {o_wb_data[29]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 IMUX_L27 CLBLL_LL_B4 }   [get_nets {o_wb_data[2]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {o_wb_data[30]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 NL1BEG2 IMUX11 CLBLM_M_A4 }   [get_nets {o_wb_data[30]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WR1BEG2 IMUX_L27 CLBLL_LL_B4 }   [get_nets {o_wb_data[31]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SE2BEG1 WL1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {o_wb_data[31]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L31 CLBLL_LL_C5 }   [get_nets {o_wb_data[3]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L29 CLBLL_LL_C2 }   [get_nets {o_wb_data[4]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 SR1BEG_S0 IMUX_L9 CLBLL_L_A5 }   [get_nets {o_wb_data[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 WL1BEG2 IMUX_L6 CLBLL_L_A1 }   [get_nets {o_wb_data[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { NN2BEG2 NW2BEG2  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { FAN_ALT6 FAN_L6 CLBLL_L_CE }  NN2BEG2  { NR1BEG2 FAN_ALT7  { FAN_L7 CLBLL_LL_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT7  { FAN_L7 CLBLL_LL_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLL_L_CE }  NE2BEG2  { NW2BEG2  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { NR1BEG2  { NW2BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  WL1BEG1 NN2BEG2  { NE2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   { NN2BEG2 FAN_ALT7  { FAN_L7 CLBLL_LL_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   [get_nets {o_wb_data[7]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN2BEG2 NN2BEG2 WW2BEG1 IMUX4 CLBLM_M_A6 }   [get_nets {o_wb_data[7]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {o_wb_data[7]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WL1BEG1 IMUX_L26 CLBLL_L_B4 }   [get_nets {o_wb_data[7]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }   [get_nets {o_wb_data[7]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { WR1BEG1  { IMUX_L3 CLBLL_L_A2 }  SW2BEG0  { IMUX24 CLBLM_M_B5 }  SL1BEG0 IMUX8 CLBLM_M_A5 }  SR1BEG1 IMUX36 CLBLM_L_D2 }   [get_nets {o_wb_data[7]_i_7_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NN6BEG3 NN6BEG3  { NW2BEG3  { IMUX_L46 CLBLL_L_D5 }  SR1BEG3  { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L39 CLBLL_L_D3 }   { IMUX_L23 CLBLL_L_C3 }   { SE2BEG3 NR1BEG3 IMUX31 CLBLM_M_C5 }  SL1BEG3 IMUX_L47 CLBLL_LL_D5 }  SR1BEG3 IMUX47 CLBLM_M_D5 }   [get_nets {o_wb_data[7]_i_8_n_0}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 NN2BEG2 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NN6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[10]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NW6BEG0 NN6BEG0 NN6BEG0 NE2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[11]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN6BEG0 NN6BEG0 NN6BEG0 WR1BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[12]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NN6BEG0 NN6BEG0 WW4BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[13]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NN6BEG0 NN6BEG0 NW6BEG0 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[14]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NW6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 WW2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[15]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN6BEG0 NW6BEG0 NN6BEG0 NN6BEG0 NR1BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[16]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NW2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[17]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[18]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 WW2BEG1 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[19]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NW6BEG0 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NW6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN2BEG1 NR1BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[20]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN2BEG1 NW6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[21]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NW6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NE2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[22]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NW6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NN6BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[23]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN2BEG1 NW6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NE2BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[24]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NR1BEG1 NW2BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[25]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NW6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NE2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[26]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 LV_L0 NN6BEG3 NN6BEG3 NW2BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[27]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 WW2BEG0 NN2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[28]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NW6BEG0 LV_L0 NN6BEG3 NN6BEG3 NN6BEG3 SR1BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[29]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NW6BEG1 NN6BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN6BEG0 LV0 NN6BEG3 NN6BEG3 NW6BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[30]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NN6BEG1 NW6BEG1 NN6BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[31]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 NN6BEG2 WW2BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[3]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 NN6BEG2 WW2BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[4]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NN6BEG0 NW6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[5]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NN6BEG0 NN6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[6]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NN6BEG1 NN6BEG1 NW6BEG1 WW2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[7]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NN6BEG1 NN6BEG1 WW2BEG0 NN2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_data_OBUF[8]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NN6BEG2 NN6BEG2 NW6BEG2 SW2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {o_wb_data_OBUF[9]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NW6BEG2  { NL1BEG1  { NN2BEG1 WR1BEG2 IMUX_L21 CLBLL_L_C4 }  NW2BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX_L0 CLBLL_L_A3 }  WR1BEG3  { IMUX_L30 CLBLL_L_C5 }  NN2BEG3 NE2BEG3  { NW2BEG3 IMUX_L5 CLBLL_L_A6 }  IMUX7 CLBLM_M_A1 }   [get_nets {o_wb_stall2}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NN2BEG0 NN6BEG0  { NL1BEG_N3 IMUX30 CLBLM_L_C5 }   { SR1BEG_S0  { IMUX1 CLBLM_M_A3 }   { SW2BEG0 IMUX_L9 CLBLL_L_A5 }  SR1BEG1 SS2BEG1 WL1BEG0 IMUX_L33 CLBLL_L_C1 }  WR1BEG1  { FAN_ALT6 FAN_BOUNCE6 IMUX_L23 CLBLL_L_C3 }  IMUX_L10 CLBLL_L_A4 }   [get_nets {o_wb_stall3}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SL1BEG3 IMUX46 CLBLM_L_D5 }   [get_nets {o_wb_stall4[10]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1 IMUX36 CLBLM_L_D2 }   [get_nets {o_wb_stall4[11]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX3 CLBLM_L_A2 }   [get_nets {o_wb_stall4[12]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {o_wb_stall4[13]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SL1BEG3 IMUX6 CLBLM_L_A1 }   [get_nets {o_wb_stall4[14]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {o_wb_stall4[15]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 SR1BEG2 IMUX14 CLBLM_L_B1 }   [get_nets {o_wb_stall4[16]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SS2BEG2 IMUX13 CLBLM_L_B6 }   [get_nets {o_wb_stall4[17]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SS2BEG3 IMUX30 CLBLM_L_C5 }   [get_nets {o_wb_stall4[18]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SS2BEG0 IMUX33 CLBLM_L_C1 }   [get_nets {o_wb_stall4[19]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NR1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {o_wb_stall4[1]}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 SS2BEG1 IMUX20 CLBLM_L_C2 }   [get_nets {o_wb_stall4[20]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NR1BEG3 IMUX6 CLBLM_L_A1 }   [get_nets {o_wb_stall4[2]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NR1BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {o_wb_stall4[3]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 NR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {o_wb_stall4[4]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3 IMUX16 CLBLM_L_B3 }   [get_nets {o_wb_stall4[5]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX23 CLBLM_L_C3 }   [get_nets {o_wb_stall4[6]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NL1BEG_N3 IMUX30 CLBLM_L_C5 }   [get_nets {o_wb_stall4[7]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 FAN_ALT6 FAN_BOUNCE6 IMUX33 CLBLM_L_C1 }   [get_nets {o_wb_stall4[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {o_wb_stall4[9]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX0 CLBLM_L_A3 }  NN6BEG0 NW6BEG0 NN2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {o_wb_stall_OBUF}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 WL1BEG0 IMUX41 CLBLM_L_D1 }   [get_nets {o_wb_stall_i_13_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SL1BEG2 IMUX21 CLBLM_L_C4 }   [get_nets {o_wb_stall_i_14_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {o_wb_stall_i_15_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 FAN_ALT0 FAN_BOUNCE0 IMUX6 CLBLM_L_A1 }   [get_nets {o_wb_stall_i_16_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX41 CLBLM_L_D1 }   [get_nets {o_wb_stall_i_17_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX42 CLBLM_L_D6 }   [get_nets {o_wb_stall_i_18_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX10 CLBLM_L_A4 }   [get_nets {o_wb_stall_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {o_wb_stall_i_4_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { NR1BEG0 IMUX16 CLBLM_L_B3 }  SL1BEG0  { IMUX25 CLBLM_L_B5 }  IMUX0 CLBLM_L_A3 }   [get_nets {o_wb_stall_i_5_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 NW2BEG3 NL1BEG2 IMUX19 CLBLM_L_B2 }   [get_nets {o_wb_stall_i_6_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 NE2BEG3 WR1BEG_S0 IMUX9 CLBLM_L_A5 }   [get_nets {o_wb_stall_reg_i_3_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SW2BEG3 ER1BEG_S0  { BYP_ALT1 BYP1 CLBLM_M_AX }  BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {o_word0_in[0]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 NN2BEG2  { NL1BEG1 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP0 CLBLM_L_AX }  NR1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {o_word0_in[10]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP5 CLBLM_L_BX }  FAN_ALT1 FAN_BOUNCE1 IMUX12 CLBLM_M_B6 }   [get_nets {o_word0_in[11]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX35 CLBLM_M_C6 }  IMUX34 CLBLM_L_C6 }   [get_nets {o_word0_in[12]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NE2BEG0  { NR1BEG0 NL1BEG_N3 NW2BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }  NN2BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {o_word0_in[13]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { SR1BEG3 ER1BEG_S0 BYP_ALT0 BYP0 CLBLM_L_AX }  FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {o_word0_in[14]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 EL1BEG1 NR1BEG1 WR1BEG2 WL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {o_word0_in[15]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 NL1BEG2 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {o_word0_in[16]}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1  { BYP_ALT2 BYP_L2 CLBLL_L_CX }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {o_word0_in[17]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { WL1BEG_N3 NW2BEG0 EL1BEG_N3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {o_word0_in[18]}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 WL1BEG0 BYP_ALT1  { BYP1 CLBLM_M_AX }  BYP_BOUNCE1 GFAN0 IMUX42 CLBLM_L_D6 }   [get_nets {o_word0_in[19]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {o_word0_in[1]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { NW2BEG2 EL1BEG1 SL1BEG1 IMUX_L42 CLBLL_L_D6 }  NL1BEG1 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {o_word0_in[20]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NN2BEG0  { EL1BEG_N3 SE2BEG3 WL1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }  SR1BEG_S0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {o_word0_in[21]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NW2BEG3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  WR1BEG_S0 BYP_ALT7 BYP_L7 CLBLL_L_DX }   [get_nets {o_word0_in[22]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12  { SL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }  NR1BEG0 NL1BEG_N3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {o_word0_in[23]}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10  { SW2BEG2 ER1BEG3 NR1BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  ER1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {o_word0_in[24]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { SW2BEG1 NL1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {o_word0_in[25]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SL1BEG2  { SR1BEG3 BYP_ALT0 BYP0 CLBLM_L_AX }  IMUX4 CLBLM_M_A6 }   [get_nets {o_word0_in[26]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SL1BEG3 SR1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {o_word0_in[27]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SS2BEG2 NR1BEG2 NL1BEG1  { BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX34 CLBLM_L_C6 }   [get_nets {o_word0_in[28]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 FAN_ALT4 FAN_BOUNCE4  { BYP_ALT7 BYP7 CLBLM_L_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {o_word0_in[29]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 SR1BEG1  { BYP_ALT5 BYP5 CLBLM_L_BX }  IMUX35 CLBLM_M_C6 }   [get_nets {o_word0_in[2]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 WW2BEG1 ER1BEG2  { SE2BEG2 NR1BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }  ER1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {o_word0_in[30]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {o_word0_in[31]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { SS2BEG2 NR1BEG2 NL1BEG1 IMUX34 CLBLM_L_C6 }  FAN_ALT5 FAN_BOUNCE5 IMUX43 CLBLM_M_D6 }   [get_nets {o_word0_in[3]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 NN2BEG3 SR1BEG3 SL1BEG3  { FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP3 CLBLM_M_CX }  BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {o_word0_in[4]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 WW2BEG1 ER1BEG2 EL1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {o_word0_in[5]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3  { FAN_ALT1 FAN_BOUNCE1 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {o_word0_in[6]}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NR1BEG1  { NN2BEG1 NR1BEG1 GFAN1 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {o_word0_in[7]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SW2BEG2  { NL1BEG2 EL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }  ER1BEG3 NR1BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {o_word0_in[8]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 NW2BEG3 EL1BEG2 SL1BEG2  { SL1BEG2 SS2BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {o_word0_in[9]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13  { SL1BEG1 WW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   { WW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  NR1BEG1  { NR1BEG1  { NR1BEG1  { NR1BEG1 WR1BEG2  { SW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { NL1BEG0 WR1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  WR1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  GFAN1 FAN_ALT7 FAN7 CLBLM_M_CE }  GFAN1 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {o_word[31]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { SS2BEG1  { SR1BEG2 IMUX_L46 CLBLL_L_D5 }  IMUX_L20 CLBLL_L_C2 }   { NN2BEG1 IMUX_L18 CLBLL_LL_B2 }  NR1BEG1  { NN2BEG1 NL1BEG0  { IMUX_L40 CLBLL_LL_D1 }  NW2BEG0 IMUX39 CLBLM_L_D3 }  GFAN1 IMUX_L36 CLBLL_L_D2 }   [get_nets {p_1_in}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L5 CLBLL_L_A6 }   [get_nets {quad_mode_enabled_i_2_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L6 CLBLL_L_A1 }   [get_nets {quad_mode_enabled_i_3_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 IMUX_L10 CLBLL_L_A4 }   [get_nets {quad_mode_enabled_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { EL1BEG_N3  { SS2BEG3  { IMUX47 CLBLM_M_D5 }   { EE2BEG3 IMUX15 CLBLM_M_B1 }   { SE2BEG3  { SE2BEG3 IMUX46 CLBLM_L_D5 }  IMUX_L6 CLBLL_L_A1 }  IMUX39 CLBLM_L_D3 }  SL1BEG3 SS2BEG3 IMUX30 CLBLM_L_C5 }   { NN2BEG0  { NE2BEG0  { NW2BEG0 IMUX_L47 CLBLL_LL_D5 }  WR1BEG1 IMUX_L2 CLBLL_LL_A2 }  EE2BEG0 EL1BEG_N3  { SS2BEG3  { SR1BEG_S0  { IMUX9 CLBLM_L_A5 }   { SL1BEG0 SL1BEG0 IMUX0 CLBLM_L_A3 }  IMUX26 CLBLM_L_B4 }  IMUX0 CLBLM_L_A3 }  IMUX22 CLBLM_M_C3 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {quad_mode_enabled_reg_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX16 CLBLM_L_B3 }  IMUX24 CLBLM_M_B5 }   [get_nets {r_input[0]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { EE2BEG0 WR1BEG1 IMUX_L10 CLBLL_L_A4 }  IMUX0 CLBLM_L_A3 }   [get_nets {r_input[10]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { EE2BEG1 IMUX2 CLBLM_M_A2 }  IMUX19 CLBLM_L_B2 }   [get_nets {r_input[11]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 EL1BEG1  { SS2BEG1 SW2BEG1 IMUX3 CLBLM_L_A2 }  IMUX_L19 CLBLL_L_B2 }   [get_nets {r_input[12]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 IMUX_L0 CLBLL_L_A3 }   [get_nets {r_input[13]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX8 CLBLM_M_A5 }   [get_nets {r_input[14]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 SW2BEG0 NL1BEG0 IMUX_L16 CLBLL_L_B3 }   [get_nets {r_input[15]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L11 CLBLL_LL_A4 }   [get_nets {r_input[16]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { EL1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L20 CLBLL_L_C2 }   [get_nets {r_input[17]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { IMUX18 CLBLM_M_B2 }  WL1BEG0 IMUX_L25 CLBLL_L_B5 }   [get_nets {r_input[18]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 ER1BEG_S0 SL1BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {r_input[19]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX16 CLBLM_L_B3 }   [get_nets {r_input[1]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 IMUX_L23 CLBLL_L_C3 }   [get_nets {r_input[20]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX27 CLBLM_M_B4 }   [get_nets {r_input[21]}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19  { EL1BEG0 IMUX9 CLBLM_L_A5 }  IMUX_L2 CLBLL_LL_A2 }   [get_nets {r_input[22]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NR1BEG0 IMUX_L33 CLBLL_L_C1 }  ER1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {r_input[23]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { SL1BEG3 IMUX6 CLBLM_L_A1 }  SR1BEG_S0 IMUX17 CLBLM_M_B3 }   [get_nets {r_input[24]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX3 CLBLM_L_A2 }   [get_nets {r_input[25]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX16 CLBLM_L_B3 }   [get_nets {r_input[26]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX3 CLBLM_L_A2 }   [get_nets {r_input[27]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {r_input[28]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0 IMUX26 CLBLM_L_B4 }   [get_nets {r_input[29]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 IMUX3 CLBLM_L_A2 }   [get_nets {r_input[2]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX9 CLBLM_L_A5 }   [get_nets {r_input[30]}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { WR1BEG_S0 WR1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   { NN2BEG3 NL1BEG2  { NW2BEG2 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { NR1BEG2 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  WL1BEG2  { NN2BEG3 NL1BEG2  { NW2BEG2 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  WL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {r_input[30]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 SW2BEG2 NL1BEG2 EL1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {r_input[3]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NL1BEG2  { NL1BEG1 NN2BEG1 IMUX10 CLBLM_L_A4 }  IMUX19 CLBLM_L_B2 }   [get_nets {r_input[4]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SR1BEG2 IMUX6 CLBLM_L_A1 }  NL1BEG0 NN2BEG0 IMUX16 CLBLM_L_B3 }   [get_nets {r_input[5]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { NR1BEG0 IMUX9 CLBLM_L_A5 }  IMUX25 CLBLM_L_B5 }   [get_nets {r_input[6]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX9 CLBLM_L_A5 }   [get_nets {r_input[7]}]
set_property ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 IMUX26 CLBLM_L_B4 }   [get_nets {r_input[8]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 SR1BEG3 IMUX0 CLBLM_L_A3 }   [get_nets {r_input[9]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NN2BEG2 IMUX_L4 CLBLM_M_A6 }   [get_nets {r_word[10]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX_L28 CLBLM_M_C4 }   [get_nets {r_word[10]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SE2BEG1 WL1BEG0 IMUX_L2 CLBLM_M_A2 }   [get_nets {r_word[11]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 SR1BEG_S0 IMUX_L18 CLBLM_M_B2 }   [get_nets {r_word[11]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX_L15 CLBLM_M_B1 }   [get_nets {r_word[12]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX_L40 CLBLM_M_D1 }   [get_nets {r_word[12]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 FAN_ALT3 FAN_BOUNCE3 IMUX_L5 CLBLM_L_A6 }   [get_nets {r_word[13]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L40 CLBLM_M_D1 }   [get_nets {r_word[13]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX_L0 CLBLM_L_A3 }   [get_nets {r_word[14]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NL1BEG0 IMUX_L31 CLBLM_M_C5 }   [get_nets {r_word[14]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 WL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {r_word[15]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NR1BEG2 IMUX_L45 CLBLM_M_D2 }   [get_nets {r_word[15]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NL1BEG0 NE2BEG0 IMUX_L1 CLBLM_M_A3 }   [get_nets {r_word[16]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX13 CLBLM_L_B6 }   [get_nets {r_word[16]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 BYP_ALT2 BYP_BOUNCE2 IMUX_L6 CLBLM_L_A1 }   [get_nets {r_word[17]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX_L31 CLBLM_M_C5 }   [get_nets {r_word[17]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX14 CLBLM_L_B1 }   [get_nets {r_word[18]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX39 CLBLM_L_D3 }   [get_nets {r_word[18]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX7 CLBLM_M_A1 }   [get_nets {r_word[19]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NR1BEG0 BYP_ALT1 BYP_BOUNCE1 IMUX45 CLBLM_M_D2 }   [get_nets {r_word[19]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {r_word[1]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 WR1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {r_word[20]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX_L43 CLBLM_M_D6 }   [get_nets {r_word[20]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX0 CLBLM_L_A3 }   [get_nets {r_word[21]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX31 CLBLM_M_C5 }   [get_nets {r_word[21]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 SL1BEG2 IMUX20 CLBLM_L_C2 }   [get_nets {r_word[22]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX30 CLBLM_L_C5 }   [get_nets {r_word[22]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NN2BEG3 SR1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {r_word[23]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NL1BEG0 IMUX40 CLBLM_M_D1 }   [get_nets {r_word[23]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX3 CLBLM_L_A2 }   [get_nets {r_word[24]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NR1BEG1 IMUX18 CLBLM_M_B2 }   [get_nets {r_word[24]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NR1BEG3 IMUX14 CLBLM_L_B1 }   [get_nets {r_word[25]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX42 CLBLM_L_D6 }   [get_nets {r_word[25]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX_L4 CLBLM_M_A6 }   [get_nets {r_word[26]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 EL1BEG_N3 NR1BEG3 IMUX_L31 CLBLM_M_C5 }   [get_nets {r_word[26]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NR1BEG1 IMUX_L2 CLBLM_M_A2 }   [get_nets {r_word[27]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX_L13 CLBLM_L_B6 }   [get_nets {r_word[27]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX_L15 CLBLM_M_B1 }   [get_nets {r_word[28]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX_L40 CLBLM_M_D1 }   [get_nets {r_word[28]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX_L15 CLBLM_M_B1 }   [get_nets {r_word[29]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 ER1BEG3 IMUX_L47 CLBLM_M_D5 }   [get_nets {r_word[29]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NN2BEG3 IMUX_L30 CLBLM_L_C5 }   [get_nets {r_word[2]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NN2BEG2 IMUX_L4 CLBLM_M_A6 }   [get_nets {r_word[30]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NL1BEG_N3 IMUX_L30 CLBLM_L_C5 }   [get_nets {r_word[30]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX_L12 CLBLM_M_B6 }   [get_nets {r_word[31]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NR1BEG2 IMUX_L28 CLBLM_M_C4 }   [get_nets {r_word[31]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SS2BEG3 IMUX_L15 CLBLM_M_B1 }   [get_nets {r_word[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L0 CLBLM_L_A3 }   [get_nets {r_word[4]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 SE2BEG0 IMUX_L1 CLBLM_M_A3 }   [get_nets {r_word[4]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NN2BEG2 IMUX_L5 CLBLM_L_A6 }   [get_nets {r_word[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX_L30 CLBLM_L_C5 }   [get_nets {r_word[5]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 SW2BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {r_word[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 IMUX_L30 CLBLM_L_C5 }   [get_nets {r_word[6]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX14 CLBLM_L_B1 }   [get_nets {r_word[7]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX37 CLBLM_L_D4 }   [get_nets {r_word[7]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NL1BEG2 IMUX_L19 CLBLM_L_B2 }   [get_nets {r_word[8]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX_L42 CLBLM_L_D6 }   [get_nets {r_word[8]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3 IMUX_L23 CLBLM_L_C3 }   [get_nets {r_word[9]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX_L42 CLBLM_L_D6 }   [get_nets {r_word[9]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX17 CLBLM_M_B3 }  SR1BEG1  { IMUX11 CLBLM_M_A4 }   { WW2BEG1 IMUX11 CLBLM_M_A4 }   { SE2BEG1 IMUX_L2 CLBLM_M_A2 }  SR1BEG2  { IMUX46 CLBLM_L_D5 }  SL1BEG2  { ER1BEG3 NR1BEG3 IMUX_L38 CLBLM_M_D3 }   { IMUX37 CLBLM_L_D4 }   { WW2BEG2  { IMUX30 CLBLM_L_C5 }   { IMUX45 CLBLM_M_D2 }   { WL1BEG1 SR1BEG2  { IMUX_L14 CLBLL_L_B1 }   { WL1BEG1  { WR1BEG3  { NL1BEG2  { NL1BEG1  { EE2BEG1  { IMUX_L2 CLBLL_LL_A2 }  SL1BEG1  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L18 CLBLL_LL_B2 }  NN2BEG1  { IMUX_L11 CLBLL_LL_A4 }  IMUX_L25 CLBLL_L_B5 }  IMUX_L3 CLBLL_L_A2 }  IMUX_L46 CLBLL_L_D5 }   { SR1BEG2  { IMUX45 CLBLM_M_D2 }   { IMUX29 CLBLM_M_C2 }  ER1BEG3  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L39 CLBLL_L_D3 }   { IMUX_L7 CLBLL_LL_A1 }  SE2BEG3  { IMUX47 CLBLM_M_D5 }  IMUX22 CLBLM_M_C3 }   { IMUX3 CLBLM_L_A2 }   { IMUX20 CLBLM_L_C2 }   { IMUX11 CLBLM_M_A4 }  IMUX19 CLBLM_L_B2 }  IMUX_L30 CLBLL_L_C5 }   { SR1BEG3  { IMUX0 CLBLM_L_A3 }   { IMUX47 CLBLM_M_D5 }  SR1BEG_S0  { IMUX18 CLBLM_M_B2 }  IMUX26 CLBLM_L_B4 }   { IMUX46 CLBLM_L_D5 }  IMUX29 CLBLM_M_C2 }  SR1BEG3  { IMUX47 CLBLM_M_D5 }   { IMUX31 CLBLM_M_C5 }  IMUX15 CLBLM_M_B1 }   [get_nets {spi_busy}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {spi_dir_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {spi_dir_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 NE6BEG0 NR1BEG0 EL1BEG_N3 IMUX7 CLBLM_M_A1 }   [get_nets {spi_dir_i_4_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NN2BEG0 NL1BEG_N3  { IMUX5 CLBLM_L_A6 }  IMUX21 CLBLM_L_C4 }  IMUX1 CLBLM_M_A3 }   [get_nets {spi_dir_reg_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX15 CLBLM_M_B1 }   [get_nets {spi_hold_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 ER1BEG_S0 SE2BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {spi_hold_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX12 CLBLM_M_B6 }   [get_nets {spi_hold_i_4_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX38 CLBLM_M_D3 }   [get_nets {spi_hold_i_5_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX44 CLBLM_M_D4 }   [get_nets {spi_hold_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NW2BEG2 SR1BEG2 IMUX46 CLBLM_L_D5 }   [get_nets {spi_hold_i_7_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NE6BEG0 WR1BEG1 WR1BEG2 IMUX_L35 CLBLL_LL_C6 }   [get_nets {spi_hold_i_8_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NE2BEG1 NE2BEG1  { IMUX2 CLBLM_M_A2 }  NL1BEG0  { IMUX24 CLBLM_M_B5 }  IMUX15 CLBLM_M_B1 }  IMUX18 CLBLM_M_B2 }   [get_nets {spi_hold_reg_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 IMUX_L17 CLBLL_LL_B3 }   [get_nets {spi_in[10]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 IMUX_L4 CLBLL_LL_A6 }   [get_nets {spi_in[10]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX14 CLBLM_L_B1 }   [get_nets {spi_in[11]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 ER1BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {spi_in[11]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 IMUX25 CLBLM_L_B5 }   [get_nets {spi_in[12]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 SR1BEG_S0 IMUX9 CLBLM_L_A5 }   [get_nets {spi_in[12]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }   [get_nets {spi_in[13]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L0 CLBLL_L_A3 }   [get_nets {spi_in[13]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L25 CLBLL_L_B5 }   [get_nets {spi_in[14]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 IMUX_L10 CLBLL_L_A4 }   [get_nets {spi_in[14]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 WL1BEG2 WL1BEG1 IMUX27 CLBLM_M_B4 }   [get_nets {spi_in[15]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NE2BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {spi_in[15]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 SL1BEG3 SR1BEG_S0 IMUX_L18 CLBLL_LL_B2 }   [get_nets {spi_in[16]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 IMUX_L27 CLBLL_LL_B4 }   [get_nets {spi_in[16]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NR1BEG0 IMUX_L24 CLBLL_LL_B5 }   [get_nets {spi_in[16]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SS2BEG2 IMUX_L45 CLBLL_LL_D2 }   [get_nets {spi_in[16]_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 NL1BEG0 IMUX_L7 CLBLL_LL_A1 }   [get_nets {spi_in[16]_i_6_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {spi_in[17]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX0 CLBLM_L_A3 }   [get_nets {spi_in[17]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WW4BEG1 NN2BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {spi_in[17]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {spi_in[17]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {spi_in[17]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NE2BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {spi_in[18]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 ER1BEG1 NE2BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {spi_in[18]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 NN2BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {spi_in[18]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 SL1BEG3 IMUX_L6 CLBLL_L_A1 }   [get_nets {spi_in[18]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L13 CLBLL_L_B6 }   [get_nets {spi_in[18]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {spi_in[19]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX19 CLBLM_L_B2 }   [get_nets {spi_in[19]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 EL1BEG0 IMUX16 CLBLM_L_B3 }   [get_nets {spi_in[19]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX15 CLBLM_M_B1 }   [get_nets {spi_in[19]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WW4BEG1 WW2BEG0 IMUX_L26 CLBLL_L_B4 }   [get_nets {spi_in[19]_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 IMUX_L11 CLBLL_LL_A4 }   [get_nets {spi_in[20]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 IMUX_L4 CLBLL_LL_A6 }   [get_nets {spi_in[20]_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L7 CLBLL_LL_A1 }   [get_nets {spi_in[20]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 NR1BEG3 IMUX_L38 CLBLL_LL_D3 }   [get_nets {spi_in[20]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX30 CLBLM_L_C5 }   [get_nets {spi_in[21]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NR1BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {spi_in[21]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NW2BEG1 WW4BEG1 ER1BEG1 IMUX34 CLBLM_L_C6 }   [get_nets {spi_in[21]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { SW2BEG0  { NL1BEG0 IMUX_L16 CLBLL_L_B3 }   { SR1BEG1  { ER1BEG2 SS2BEG2 IMUX37 CLBLM_L_D4 }   { IMUX_L28 CLBLL_LL_C4 }   { SS2BEG1 IMUX_L42 CLBLL_L_D6 }   { SR1BEG2  { SR1BEG3 IMUX_L31 CLBLL_LL_C5 }   { IMUX_L38 CLBLL_LL_D3 }   { IMUX_L37 CLBLL_L_D4 }  IMUX_L22 CLBLL_LL_C3 }  IMUX_L36 CLBLL_L_D2 }  SW2BEG0  { IMUX41 CLBLM_L_D1 }  WL1BEG_N3 IMUX_L0 CLBLL_L_A3 }  WR1BEG1  { IMUX_L41 CLBLL_L_D1 }   { BYP_ALT4 BYP_BOUNCE4 IMUX_L22 CLBLL_LL_C3 }  IMUX_L33 CLBLL_L_C1 }   [get_nets {spi_in[21]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NW2BEG2 SR1BEG2 IMUX13 CLBLM_L_B6 }   [get_nets {spi_in[21]_i_6_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NL1BEG_N3 IMUX_L14 CLBLL_L_B1 }   [get_nets {spi_in[22]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 SS2BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {spi_in[22]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 WW2BEG0 IMUX25 CLBLM_L_B5 }   [get_nets {spi_in[23]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 SS2BEG0 IMUX10 CLBLM_L_A4 }   [get_nets {spi_in[23]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8 NN2BEG0 IMUX_L16 CLBLL_L_B3 }   [get_nets {spi_in[24]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L14 CLBLL_L_B1 }   [get_nets {spi_in[24]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX10 CLBLM_L_A4 }   [get_nets {spi_in[25]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX6 CLBLM_L_A1 }   [get_nets {spi_in[25]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WW2BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {spi_in[25]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 EE2BEG2 NN2BEG2 IMUX35 CLBLM_M_C6 }   [get_nets {spi_in[25]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX31 CLBLM_M_C5 }   [get_nets {spi_in[25]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 FAN_ALT2 FAN_BOUNCE2 IMUX32 CLBLM_M_C1 }   [get_nets {spi_in[25]_i_7_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX24 CLBLM_M_B5 }   [get_nets {spi_in[26]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 SL1BEG3 ER1BEG_S0 IMUX1 CLBLM_M_A3 }   [get_nets {spi_in[26]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX14 CLBLM_L_B1 }   [get_nets {spi_in[27]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WR1BEG3 NW2BEG3 IMUX13 CLBLM_L_B6 }   [get_nets {spi_in[27]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NL1BEG1 IMUX9 CLBLM_L_A5 }   [get_nets {spi_in[27]_i_6_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { IMUX39 CLBLM_L_D3 }  IMUX23 CLBLM_L_C3 }   [get_nets {spi_in[27]_i_7_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1 IMUX28 CLBLM_M_C4 }   [get_nets {spi_in[27]_i_8_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 IMUX7 CLBLM_M_A1 }   [get_nets {spi_in[28]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {spi_in[28]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX31 CLBLM_M_C5 }   [get_nets {spi_in[28]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 NE2BEG3 IMUX29 CLBLM_M_C2 }   [get_nets {spi_in[28]_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NN2BEG2 IMUX_L27 CLBLL_LL_B4 }   [get_nets {spi_in[28]_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { IMUX_L12 CLBLL_LL_B6 }  NR1BEG2 NL1BEG1 IMUX_L25 CLBLL_L_B5 }   [get_nets {spi_in[28]_i_7_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {spi_in[29]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX14 CLBLM_L_B1 }   [get_nets {spi_in[29]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NW2BEG2 WL1BEG0 IMUX41 CLBLM_L_D1 }   [get_nets {spi_in[29]_i_6_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 IMUX_L10 CLBLL_L_A4 }   [get_nets {spi_in[2]_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L5 CLBLL_L_A6 }   [get_nets {spi_in[2]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L6 CLBLL_L_A1 }   [get_nets {spi_in[2]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 SS2BEG0 SL1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {spi_in[30]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SL1BEG3  { SL1BEG3 IMUX6 CLBLM_L_A1 }  IMUX7 CLBLM_M_A1 }   [get_nets {spi_in[30]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { SL1BEG2  { IMUX29 CLBLM_M_C2 }   { FAN_ALT5 FAN_BOUNCE5 IMUX19 CLBLM_L_B2 }  IMUX45 CLBLM_M_D2 }  WW2BEG2 WW2BEG2 IMUX37 CLBLM_L_D4 }   [get_nets {spi_in[31]_i_10_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {spi_in[31]_i_11_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NR1BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {spi_in[31]_i_12_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX11 CLBLM_M_A4 }   [get_nets {spi_in[31]_i_13_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L44 CLBLL_LL_D4 }   { WR1BEG3 IMUX15 CLBLM_M_B1 }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {spi_in[31]_i_14_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NL1BEG2 IMUX19 CLBLM_L_B2 }   [get_nets {spi_in[31]_i_15_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { SL1BEG2 IMUX13 CLBLM_L_B6 }  IMUX21 CLBLM_L_C4 }   [get_nets {spi_in[31]_i_16_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }   [get_nets {spi_in[31]_i_17_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NW2BEG0 IMUX23 CLBLM_L_C3 }   [get_nets {spi_in[31]_i_18_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SS2BEG1 WW2BEG1  { SS2BEG1  { NR1BEG1  { GFAN1 FAN_ALT7 FAN7 CLBLM_M_CE }   { FAN_ALT6 FAN6 CLBLM_L_CE }  EE2BEG1 SS2BEG1  { SE2BEG1 SW2BEG1  { SE2BEG1 SW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   { SL1BEG1  { SW2BEG1  { NL1BEG1 NR1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { NW2BEG2  { FAN_ALT7 FAN7 CLBLM_M_CE }  NN2BEG2 NN2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  SW2BEG1  { FAN_ALT6 FAN6 CLBLM_L_CE }  SE2BEG1  { FAN_ALT6 FAN_L6 CLBLL_L_CE }  SE2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { SW2BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SS2BEG1  { WW2BEG1  { FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { SW2BEG1  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SE2BEG1 SW2BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  WW2BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { SW2BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {spi_in[31]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SS2BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {spi_in[31]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 EE4BEG2  { SL1BEG2 IMUX4 CLBLM_M_A6 }  NN6BEG2 EL1BEG1 SS2BEG1 WL1BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {spi_in[31]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {spi_in[31]_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 ER1BEG3  { EE2BEG3 IMUX38 CLBLM_M_D3 }  IMUX15 CLBLM_M_B1 }   [get_nets {spi_in[31]_i_8_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NL1BEG0 IMUX32 CLBLM_M_C1 }   [get_nets {spi_in[31]_i_9_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX7 CLBLM_M_A1 }   [get_nets {spi_in[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {spi_in[3]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX8 CLBLM_M_A5 }   [get_nets {spi_in[3]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 EE2BEG3 ER1BEG_S0 SL1BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {spi_in[4]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {spi_in[4]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 EE2BEG2 EL1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {spi_in[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NN2BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {spi_in[5]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 EE2BEG3 EL1BEG2 IMUX4 CLBLM_M_A6 }   [get_nets {spi_in[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX7 CLBLM_M_A1 }   [get_nets {spi_in[6]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 EL1BEG2 EE2BEG2 IMUX12 CLBLM_M_B6 }   [get_nets {spi_in[7]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX15 CLBLM_M_B1 }   [get_nets {spi_in[7]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NE2BEG0  { EL1BEG_N3 EL1BEG2 SS2BEG2 IMUX45 CLBLM_M_D2 }  IMUX39 CLBLM_L_D3 }   [get_nets {spi_in[7]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L24 CLBLL_LL_B5 }   [get_nets {spi_in[8]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NR1BEG2 NL1BEG1 IMUX_L1 CLBLL_LL_A3 }   [get_nets {spi_in[8]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {spi_in[9]_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 NN2BEG3 EL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {spi_in[9]_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 EE4BEG1 NE2BEG1  { BYP_ALT1 BYP_BOUNCE1  { IMUX21 CLBLM_L_C4 }  GFAN0 IMUX32 CLBLM_M_C1 }  IMUX2 CLBLM_M_A2 }   [get_nets {spi_in_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 EE4BEG0 SL1BEG0  { IMUX_L25 CLBLM_L_B5 }  IMUX_L1 CLBLM_M_A3 }   [get_nets {spi_in_reg_n_0_[10]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EE4BEG0 WR1BEG1  { IMUX_L11 CLBLM_M_A4 }  BYP_ALT1 BYP_BOUNCE1 IMUX_L29 CLBLM_M_C2 }   [get_nets {spi_in_reg_n_0_[11]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NE6BEG0  { NL1BEG_N3  { EL1BEG2 IMUX_L27 CLBLM_M_B4 }  IMUX6 CLBLM_L_A1 }  EL1BEG_N3 IMUX_L7 CLBLM_M_A1 }   [get_nets {spi_in_reg_n_0_[12]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 EE4BEG0 NN2BEG0  { NN2BEG0 IMUX_L17 CLBLM_M_B3 }   { NR1BEG0 IMUX_L16 CLBLM_L_B3 }  SR1BEG_S0 IMUX_L9 CLBLM_L_A5 }   [get_nets {spi_in_reg_n_0_[13]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NE6BEG0 NL1BEG_N3 EL1BEG2  { EL1BEG1 IMUX_L10 CLBLM_L_A4 }   { SE2BEG2 IMUX_L28 CLBLM_M_C4 }  IMUX27 CLBLM_M_B4 }   [get_nets {spi_in_reg_n_0_[14]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 EE4BEG0  { NN2BEG0 IMUX0 CLBLM_L_A3 }  NE2BEG0 WR1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {spi_in_reg_n_0_[15]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NE6BEG1 EE2BEG1  { IMUX_L18 CLBLM_M_B2 }  IMUX_L2 CLBLM_M_A2 }   [get_nets {spi_in_reg_n_0_[16]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NE6BEG0 EE2BEG0  { NE2BEG0 SL1BEG0  { SW2BEG0 IMUX17 CLBLM_M_B3 }  IMUX_L0 CLBLM_L_A3 }  IMUX17 CLBLM_M_B3 }   [get_nets {spi_in_reg_n_0_[17]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 EE2BEG0 NR1BEG0 NE2BEG0  { NN2BEG0  { SR1BEG_S0 IMUX26 CLBLM_L_B4 }  IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {spi_in_reg_n_0_[18]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NE6BEG1 EL1BEG0  { SE2BEG0 IMUX1 CLBLM_M_A3 }  EL1BEG_N3  { ER1BEG_S0 IMUX_L24 CLBLM_M_B5 }  IMUX15 CLBLM_M_B1 }   [get_nets {spi_in_reg_n_0_[19]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 EE4BEG0 EE2BEG0  { NR1BEG0  { WR1BEG1 IMUX18 CLBLM_M_B2 }  NL1BEG_N3 IMUX_L46 CLBLM_L_D5 }  IMUX_L16 CLBLM_L_B3 }   [get_nets {spi_in_reg_n_0_[1]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NE6BEG0 SL1BEG0 SE2BEG0  { IMUX8 CLBLM_M_A5 }  IMUX24 CLBLM_M_B5 }   [get_nets {spi_in_reg_n_0_[20]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NE6BEG2 EL1BEG1 SE2BEG1  { IMUX26 CLBLM_L_B4 }  IMUX3 CLBLM_L_A2 }   [get_nets {spi_in_reg_n_0_[21]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 ER1BEG1 EE2BEG1 NN2BEG1  { NN2BEG1 IMUX33 CLBLM_L_C1 }   { IMUX34 CLBLM_L_C6 }  IMUX18 CLBLM_M_B2 }   [get_nets {spi_in_reg_n_0_[22]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NE6BEG0 EE4BEG0 WR1BEG1  { SW2BEG0 IMUX18 CLBLM_M_B2 }   { WR1BEG2 IMUX4 CLBLM_M_A6 }  IMUX_L3 CLBLM_L_A2 }   [get_nets {spi_in_reg_n_0_[23]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 EE2BEG0  { NE2BEG0  { NL1BEG_N3 NE2BEG3 IMUX_L29 CLBLM_M_C2 }  IMUX0 CLBLM_L_A3 }  ER1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {spi_in_reg_n_0_[24]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EE2BEG0  { IMUX16 CLBLM_L_B3 }  BYP_ALT0 BYP_BOUNCE0 IMUX20 CLBLM_L_C2 }   [get_nets {spi_in_reg_n_0_[25]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NE2BEG0 NR1BEG0 EE2BEG0  { IMUX_L1 CLBLM_M_A3 }  IMUX_L0 CLBLM_L_A3 }   [get_nets {spi_in_reg_n_0_[26]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NE6BEG0 EL1BEG_N3  { IMUX_L7 CLBLM_M_A1 }  IMUX_L22 CLBLM_M_C3 }   [get_nets {spi_in_reg_n_0_[27]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3  { NL1BEG2 NN2BEG2  { NE2BEG2 EE2BEG2 NR1BEG2 IMUX_L12 CLBLM_M_B6 }  IMUX44 CLBLM_M_D4 }  NR1BEG3 EE2BEG3  { ER1BEG_S0 IMUX_L18 CLBLM_M_B2 }  IMUX23 CLBLM_L_C3 }   [get_nets {spi_in_reg_n_0_[28]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0  { EL1BEG_N3  { EE2BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L27 CLBLM_M_B4 }  IMUX_L6 CLBLM_L_A1 }  NR1BEG3 NW2BEG3 IMUX38 CLBLM_M_D3 }  NE6BEG0 SE2BEG0 NR1BEG0 IMUX_L8 CLBLM_M_A5 }   [get_nets {spi_in_reg_n_0_[29]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 EE2BEG0 EE2BEG0  { SL1BEG0 IMUX_L16 CLBLM_L_B3 }   { IMUX_L41 CLBLM_L_D1 }  IMUX_L33 CLBLM_L_C1 }   [get_nets {spi_in_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NE2BEG0 EE2BEG0  { IMUX_L32 CLBLM_M_C1 }  NR1BEG0  { IMUX_L8 CLBLM_M_A5 }  NR1BEG0 NN2BEG0 IMUX_L24 CLBLM_M_B5 }  NN2BEG0 IMUX40 CLBLM_M_D1 }   [get_nets {spi_in_reg_n_0_[30]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { EL1BEG_N3 EL1BEG2  { IMUX44 CLBLM_M_D4 }  NR1BEG2 NR1BEG2  { IMUX12 CLBLM_M_B6 }   { IMUX45 CLBLM_M_D2 }   { NW2BEG2 WR1BEG3  { IMUX14 CLBLM_L_B1 }  NW2BEG3 NE2BEG3  { IMUX22 CLBLM_M_C3 }   { NE2BEG3 IMUX_L14 CLBLL_L_B1 }  IMUX15 CLBLM_M_B1 }  EL1BEG1  { NR1BEG1 NE2BEG1  { NR1BEG1  { GFAN1 IMUX47 CLBLM_M_D5 }  NE2BEG1 SL1BEG1 IMUX_L35 CLBLM_M_C6 }   { EL1BEG0 IMUX_L24 CLBLM_M_B5 }  IMUX41 CLBLM_L_D1 }  EE2BEG1 IMUX_L18 CLBLM_M_B2 }   { SE2BEG0 IMUX_L8 CLBLL_LL_A5 }  IMUX33 CLBLM_L_C1 }   [get_nets {spi_in_reg_n_0_[31]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 EE4BEG0 SL1BEG0  { ER1BEG1 IMUX_L12 CLBLM_M_B6 }  IMUX33 CLBLM_L_C1 }   [get_nets {spi_in_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 ER1BEG1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L19 CLBLM_L_B2 }   [get_nets {spi_in_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 ER1BEG1  { IMUX_L3 CLBLM_L_A2 }  IMUX_L26 CLBLM_L_B4 }   [get_nets {spi_in_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NR1BEG0  { NR1BEG0 NE2BEG0 IMUX_L1 CLBLM_M_A3 }  NN2BEG0  { IMUX0 CLBLM_L_A3 }  BYP_ALT7 BYP_BOUNCE7 BYP_ALT4 BYP_BOUNCE4 IMUX30 CLBLM_L_C5 }   [get_nets {spi_in_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NE2BEG1 IMUX_L19 CLBLM_L_B2 }  SL1BEG1  { SL1BEG1 ER1BEG2 IMUX_L14 CLBLM_L_B1 }  IMUX26 CLBLM_L_B4 }   [get_nets {spi_in_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 EE2BEG0 EE2BEG0  { NR1BEG0  { IMUX_L32 CLBLM_M_C1 }  IMUX_L25 CLBLM_L_B5 }  IMUX_L25 CLBLM_L_B5 }   [get_nets {spi_in_reg_n_0_[8]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 ER1BEG1 EE2BEG1  { IMUX_L34 CLBLM_L_C6 }  IMUX_L11 CLBLM_M_A4 }   [get_nets {spi_in_reg_n_0_[9]}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {spi_len[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX0 CLBLM_L_A3 }   [get_nets {spi_len[0]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 ER1BEG1 NE2BEG1 IMUX33 CLBLM_L_C1 }   [get_nets {spi_len[0]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 EE2BEG2 ER1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {spi_len[0]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {spi_len[0]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { EE2BEG3 IMUX6 CLBLM_L_A1 }  EL1BEG2  { IMUX_L35 CLBLL_LL_C6 }  IMUX_L43 CLBLL_LL_D6 }   [get_nets {spi_len[0]_i_7_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 EE2BEG2 NN2BEG2 IMUX27 CLBLM_M_B4 }   [get_nets {spi_len[0]_i_8_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX34 CLBLM_L_C6 }   [get_nets {spi_len[1]_i_10_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 EL1BEG2 IMUX21 CLBLM_L_C4 }   [get_nets {spi_len[1]_i_11_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {spi_len[1]_i_12_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 FAN_ALT7 FAN_BOUNCE7 IMUX26 CLBLM_L_B4 }   [get_nets {spi_len[1]_i_13_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 EL1BEG_N3 NR1BEG3 IMUX_L15 CLBLM_M_B1 }   [get_nets {spi_len[1]_i_2__0_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 BYP_ALT2 BYP_BOUNCE2 IMUX14 CLBLM_L_B1 }   [get_nets {spi_len[1]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NN2BEG1 IMUX25 CLBLM_L_B5 }   [get_nets {spi_len[1]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 IMUX26 CLBLM_L_B4 }  CLBLM_LOGIC_OUTS11 IMUX6 CLBLM_L_A1 }   [get_nets {spi_len[1]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NE2BEG3  { NW2BEG3 IMUX13 CLBLM_L_B6 }  WR1BEG_S0 IMUX9 CLBLM_L_A5 }   [get_nets {spi_len[1]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 EE2BEG2 IMUX28 CLBLM_M_C4 }   [get_nets {spi_len[1]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 EE2BEG3 IMUX46 CLBLM_L_D5 }   [get_nets {spi_len[1]_i_7_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 SR1BEG3  { IMUX39 CLBLM_L_D3 }  ER1BEG_S0 EL1BEG_N3  { SL1BEG3 IMUX31 CLBLM_M_C5 }  IMUX45 CLBLM_M_D2 }   [get_nets {spi_len[1]_i_8_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 NR1BEG1  { WR1BEG2 WR1BEG3 IMUX46 CLBLM_L_D5 }  IMUX43 CLBLM_M_D6 }   [get_nets {spi_len[1]_i_9_n_0}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23  { NE2BEG1  { IMUX_L2 CLBLM_M_A2 }  BYP_ALT1 BYP_BOUNCE1 GFAN1 IMUX_L22 CLBLM_M_C3 }  BYP_ALT5 BYP_BOUNCE5 IMUX7 CLBLM_M_A1 }   [get_nets {spi_len[2]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX_L31 CLBLM_M_C5 }   [get_nets {spi_len[2]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {spi_len[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX10 CLBLM_L_A4 }   [get_nets {spi_len[4]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NW2BEG2  { SS6BEG1  { EE2BEG1  { NR1BEG1 WR1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }  WR1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }  SL1BEG1  { SE2BEG1  { NE2BEG1 WR1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { FAN_ALT6 FAN_L6 CLBLM_L_CE }  BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { SL1BEG1  { SL1BEG1  { SS2BEG1  { EE2BEG1 WR1BEG2 FAN_ALT7  { FAN_L7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLM_L_CE }   { FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { SE2BEG1  { SS2BEG1 FAN_ALT6 FAN_L6 CLBLM_L_CE }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN_L7 CLBLM_M_CE }   { NR1BEG1  { GFAN1 FAN_ALT7 FAN_L7 CLBLM_M_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLM_L_CE }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  NR1BEG2  { NW2BEG2 FAN_ALT6 FAN6 CLBLM_L_CE }   { NR1BEG2 FAN_ALT7 FAN_L7 CLBLM_M_CE }  FAN_ALT7 FAN_L7 CLBLM_M_CE }   [get_nets {spi_len[5]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15  { SR1BEG_S0 IMUX_L18 CLBLM_M_B2 }  IMUX_L31 CLBLM_M_C5 }   [get_nets {spi_len[5]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 ER1BEG3 IMUX_L7 CLBLM_M_A1 }   [get_nets {spi_len[5]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NR1BEG0  { IMUX33 CLBLM_L_C1 }  IMUX25 CLBLM_L_B5 }   [get_nets {spi_len[5]_i_5_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX40 CLBLM_M_D1 }   { NN2BEG0  { NE2BEG0  { IMUX_L1 CLBLM_M_A3 }  WR1BEG1 IMUX3 CLBLM_L_A2 }   { IMUX16 CLBLM_L_B3 }  WW2BEG3 IMUX23 CLBLM_L_C3 }  WW2BEG0  { ER1BEG1 NE2BEG1 SL1BEG1 IMUX3 CLBLM_L_A2 }  IMUX34 CLBLM_L_C6 }   [get_nets {spi_len_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX43 CLBLM_M_D6 }   { WW2BEG1  { BYP_ALT5 BYP_BOUNCE5 IMUX23 CLBLM_L_C3 }  NL1BEG1 IMUX33 CLBLM_L_C1 }   { NL1BEG0 NN2BEG0  { IMUX0 CLBLM_L_A3 }   { EE2BEG0 WR1BEG1 IMUX_L2 CLBLM_M_A2 }  IMUX16 CLBLM_L_B3 }  IMUX19 CLBLM_L_B2 }   [get_nets {spi_len_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WW2BEG0  { ER1BEG1 IMUX_L35 CLBLL_LL_C6 }  NE6BEG1  { SL1BEG1 IMUX27 CLBLM_M_B4 }  WR1BEG2  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L28 CLBLL_LL_C4 }  IMUX_L12 CLBLL_LL_B6 }   { SL1BEG0 IMUX41 CLBLM_L_D1 }  WL1BEG_N3  { IMUX_L39 CLBLL_L_D3 }   { SR1BEG_S0  { SS2BEG0  { IMUX_L10 CLBLL_L_A4 }  SS2BEG0 SS2BEG0  { IMUX_L18 CLBLL_LL_B2 }  IMUX_L2 CLBLL_LL_A2 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L25 CLBLL_L_B5 }  IMUX_L7 CLBLL_LL_A1 }   [get_nets {spi_out[0]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 EL1BEG2 FAN_ALT5 FAN_BOUNCE5 IMUX11 CLBLM_M_A4 }   [get_nets {spi_spd}]
set_property ROUTE  { CLBLM_M_C CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX8 CLBLM_M_A5 }   [get_nets {spi_spd_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX7 CLBLM_M_A1 }   [get_nets {spi_spd_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { EL1BEG_N3 EL1BEG2  { SL1BEG2 WW2BEG2 IMUX30 CLBLM_L_C5 }   { IMUX27 CLBLM_M_B4 }   { EE2BEG2  { NE2BEG2 NL1BEG1  { IMUX_L17 CLBLM_M_B3 }  NR1BEG1  { NW2BEG1  { BYP_ALT4 BYP_BOUNCE4 IMUX28 CLBLM_M_C4 }   { IMUX25 CLBLM_L_B5 }  IMUX33 CLBLM_L_C1 }   { IMUX_L27 CLBLM_M_B4 }   { NN2BEG1  { IMUX_L11 CLBLM_M_A4 }  FAN_ALT6 FAN_BOUNCE6 IMUX_L17 CLBLM_M_B3 }   { IMUX_L11 CLBLM_M_A4 }  GFAN1 IMUX_L22 CLBLM_M_C3 }   { SS2BEG2  { SR1BEG3  { ER1BEG_S0 IMUX_L10 CLBLM_L_A4 }   { SR1BEG_S0  { IMUX25 CLBLM_L_B5 }   { SS2BEG0  { SR1BEG1  { IMUX20 CLBLM_L_C2 }  IMUX35 CLBLM_M_C6 }  IMUX9 CLBLM_L_A5 }  ER1BEG1  { IMUX_L27 CLBLM_M_B4 }  SS2BEG1  { SE2BEG1  { SW2BEG1 IMUX_L26 CLBLM_L_B4 }  WL1BEG0  { IMUX_L41 CLBLM_L_D1 }   { IMUX_L2 CLBLM_M_A2 }   { NN2BEG1  { IMUX_L42 CLBLM_L_D6 }  IMUX_L26 CLBLM_L_B4 }  NL1BEG0 NW2BEG0  { IMUX24 CLBLM_M_B5 }  EL1BEG_N3 IMUX_L22 CLBLM_M_C3 }  IMUX_L19 CLBLM_L_B2 }  IMUX15 CLBLM_M_B1 }  IMUX21 CLBLM_L_C4 }  SE2BEG2 IMUX_L28 CLBLM_M_C4 }  IMUX28 CLBLM_M_C4 }  IMUX1 CLBLM_M_A3 }   [get_nets {spi_spd_reg_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { EL1BEG0 EL1BEG_N3  { IMUX38 CLBLM_M_D3 }  SL1BEG3 IMUX46 CLBLM_L_D5 }   { WL1BEG0  { WW2BEG0  { SR1BEG1  { FAN_ALT7 FAN_BOUNCE7 IMUX_L10 CLBLL_L_A4 }   { SL1BEG1  { SL1BEG1  { ER1BEG2  { SS2BEG2  { SE2BEG2  { ER1BEG3  { IMUX38 CLBLM_M_D3 }  NR1BEG3 NR1BEG3 IMUX15 CLBLM_M_B1 }  IMUX_L4 CLBLL_LL_A6 }  IMUX21 CLBLM_L_C4 }   { NR1BEG2 IMUX4 CLBLM_M_A6 }   { IMUX13 CLBLM_L_B6 }  FAN_ALT1 FAN_BOUNCE1 IMUX10 CLBLM_L_A4 }   { IMUX_L3 CLBLL_L_A2 }  SR1BEG2 IMUX_L5 CLBLL_L_A6 }  IMUX_L26 CLBLL_L_B4 }   { ER1BEG2  { IMUX28 CLBLM_M_C4 }   { IMUX37 CLBLM_L_D4 }   { IMUX21 CLBLM_L_C4 }   { NE2BEG2 IMUX_L5 CLBLL_L_A6 }  FAN_ALT5 FAN_BOUNCE5 IMUX27 CLBLM_M_B4 }  IMUX_L19 CLBLL_L_B2 }  BYP_ALT1 BYP_BOUNCE1  { IMUX_L27 CLBLL_LL_B4 }  GFAN1 IMUX_L31 CLBLL_LL_C5 }  IMUX_L25 CLBLL_L_B5 }  FAN_ALT6 FAN_BOUNCE6  { BYP_ALT1 BYP_BOUNCE1 IMUX21 CLBLM_L_C4 }  IMUX39 CLBLM_L_D3 }   [get_nets {spi_valid}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NW2BEG3 IMUX_L5 CLBLL_L_A6 }   [get_nets {spi_wr_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX37 CLBLM_L_D4 }   [get_nets {spi_wr_i_7_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {spi_wr_i_8_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WL1BEG1 IMUX_L3 CLBLL_L_A2 }   [get_nets {spi_wr_reg_i_2_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { WL1BEG_N3  { WR1BEG1  { NL1BEG0 IMUX_L0 CLBLL_L_A3 }  IMUX_L42 CLBLL_L_D6 }  SR1BEG_S0  { SR1BEG1 SL1BEG1 IMUX34 CLBLM_L_C6 }   { IMUX26 CLBLM_L_B4 }  IMUX34 CLBLM_L_C6 }   { ER1BEG1  { IMUX43 CLBLM_M_D6 }   { NR1BEG1 IMUX10 CLBLM_L_A4 }  IMUX20 CLBLM_L_C2 }   { SR1BEG1  { SE2BEG1  { IMUX18 CLBLM_M_B2 }   { IMUX11 CLBLM_M_A4 }  SS2BEG1  { WL1BEG0 IMUX_L1 CLBLL_LL_A3 }  IMUX43 CLBLM_M_D6 }   { IMUX_L20 CLBLL_L_C2 }   { IMUX_L11 CLBLL_LL_A4 }  IMUX_L3 CLBLL_L_A2 }   { SW2BEG0 NL1BEG0 IMUX24 CLBLM_M_B5 }   { NL1BEG_N3  { NE2BEG3 NN2BEG3  { EE2BEG3  { SE2BEG3  { IMUX_L7 CLBLM_M_A1 }   { IMUX_L14 CLBLM_L_B1 }   { IMUX_L22 CLBLM_M_C3 }   { WL1BEG2  { IMUX37 CLBLM_L_D4 }   { IMUX14 CLBLM_L_B1 }  IMUX6 CLBLM_L_A1 }   { IMUX_L47 CLBLM_M_D5 }  SL1BEG3 SW2BEG3 IMUX39 CLBLM_L_D3 }   { IMUX7 CLBLM_M_A1 }  NR1BEG3  { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }  IMUX7 CLBLM_M_A1 }   { IMUX_L21 CLBLL_L_C4 }  NL1BEG2  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L44 CLBLL_LL_D4 }   { WR1BEG3  { IMUX29 CLBLM_M_C2 }  SR1BEG3 IMUX23 CLBLM_L_C3 }  IMUX_L28 CLBLL_LL_C4 }   { IMUX_L0 CLBLL_L_A3 }  IMUX_L16 CLBLL_L_B3 }   [get_nets {spi_wr_reg_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SS2BEG2 SL1BEG2  { SW2BEG2 SE2BEG2  { FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }   { SL1BEG2  { SL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }  EE2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   { SE2BEG2 WL1BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {spif_addr[19]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { SL1BEG2 WW2BEG2 IMUX30 CLBLM_L_C5 }   { SW2BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX_L11 CLBLL_LL_A4 }  IMUX_L28 CLBLL_LL_C4 }  IMUX29 CLBLM_M_C2 }   [get_nets {spif_addr[19]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX31 CLBLM_M_C5 }   [get_nets {spif_addr[19]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { ER1BEG1 NE2BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX16 CLBLM_L_B3 }  SS2BEG0 IMUX33 CLBLM_L_C1 }   [get_nets {spif_addr[19]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SS2BEG0  { SL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX10 CLBLM_L_A4 }  SW2BEG0 IMUX_L24 CLBLL_LL_B5 }  NN2BEG0  { SR1BEG_S0 IMUX33 CLBLM_L_C1 }   { WR1BEG1  { IMUX_L33 CLBLL_L_C1 }  IMUX_L25 CLBLL_L_B5 }   { IMUX40 CLBLM_M_D1 }   { WW2BEG3 IMUX15 CLBLM_M_B1 }   { NN2BEG0  { NW2BEG0  { NL1BEG_N3  { NN2BEG3  { SR1BEG3  { SW2BEG3  { IMUX38 CLBLM_M_D3 }  IMUX31 CLBLM_M_C5 }  IMUX_L15 CLBLL_LL_B1 }   { IMUX_L29 CLBLL_LL_C2 }   { WR1BEG_S0  { IMUX17 CLBLM_M_B3 }  NL1BEG_N3  { IMUX37 CLBLM_L_D4 }  NR1BEG3 NW2BEG3  { IMUX_L38 CLBLL_LL_D3 }  NW2BEG3  { NL1BEG2  { NL1BEG1 EE2BEG1 IMUX18 CLBLM_M_B2 }  EE2BEG2  { NN2BEG2  { NW2BEG2  { NL1BEG1 NL1BEG0  { IMUX_L47 CLBLL_LL_D5 }  IMUX_L39 CLBLL_L_D3 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L43 CLBLL_LL_D6 }  SR1BEG2 IMUX_L21 CLBLL_L_C4 }  NR1BEG2 IMUX29 CLBLM_M_C2 }  IMUX29 CLBLM_M_C2 }  EL1BEG2  { NR1BEG2 IMUX_L13 CLBLL_L_B6 }  IMUX_L43 CLBLL_LL_D6 }   { NR1BEG3  { IMUX_L47 CLBLL_LL_D5 }   { NR1BEG3 IMUX_L30 CLBLL_L_C5 }  FAN_ALT1 FAN_BOUNCE1 IMUX_L2 CLBLL_LL_A2 }  EL1BEG2  { IMUX28 CLBLM_M_C4 }  NR1BEG2 IMUX5 CLBLM_L_A6 }  IMUX_L46 CLBLL_L_D5 }  IMUX_L47 CLBLL_LL_D5 }   { IMUX16 CLBLM_L_B3 }  IMUX47 CLBLM_M_D5 }  NR1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {spif_addr_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NL1BEG0  { NN2BEG0  { SR1BEG_S0 IMUX17 CLBLM_M_B3 }  NW2BEG0 IMUX_L40 CLBLL_LL_D1 }  EE2BEG0 IMUX24 CLBLM_M_B5 }  IMUX42 CLBLM_L_D6 }   [get_nets {spif_addr_reg_n_0_[10]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WL1BEG_N3 NL1BEG_N3 IMUX_L29 CLBLL_LL_C2 }  NL1BEG_N3  { EE2BEG3  { IMUX14 CLBLM_L_B1 }  SL1BEG3 IMUX15 CLBLM_M_B1 }  IMUX29 CLBLM_M_C2 }   [get_nets {spif_addr_reg_n_0_[11]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SL1BEG1  { WW2BEG1 NL1BEG1 EL1BEG0 IMUX_L16 CLBLL_L_B3 }   { SW2BEG1 IMUX_L42 CLBLL_L_D6 }   { IMUX43 CLBLM_M_D6 }  SE2BEG1 EL1BEG0 IMUX32 CLBLM_M_C1 }   [get_nets {spif_addr_reg_n_0_[12]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW2BEG0 WR1BEG1  { WR1BEG2 WR1BEG3  { SW2BEG2 IMUX_L6 CLBLL_L_A1 }  IMUX14 CLBLM_L_B1 }  IMUX2 CLBLM_M_A2 }  SR1BEG1 IMUX35 CLBLM_M_C6 }   [get_nets {spif_addr_reg_n_0_[13]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { NL1BEG2  { NR1BEG2  { IMUX44 CLBLM_M_D4 }  NR1BEG2  { NW2BEG2  { IMUX_L44 CLBLL_LL_D4 }   { IMUX_L36 CLBLL_L_D2 }   { NW2BEG2  { NN6BEG2 WR1BEG3  { IMUX_L45 CLBLL_LL_D2 }   { NL1BEG2  { IMUX_L19 CLBLL_L_B2 }  NL1BEG1  { NE2BEG1 NR1BEG1 IMUX35 CLBLM_M_C6 }   { EE2BEG1 WR1BEG2  { SR1BEG2 IMUX22 CLBLM_M_C3 }   { IMUX12 CLBLM_M_B6 }  NW2BEG2  { NW2BEG2 NE2BEG2  { IMUX_L43 CLBLL_LL_D6 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L41 CLBLL_L_D1 }  IMUX_L20 CLBLL_L_C2 }  NN2BEG1 BYP_ALT1 BYP_BOUNCE1  { IMUX_L45 CLBLL_LL_D2 }  IMUX_L37 CLBLL_L_D4 }  SR1BEG3 IMUX_L47 CLBLL_LL_D5 }  IMUX28 CLBLM_M_C4 }  NL1BEG1  { NR1BEG1  { IMUX_L27 CLBLL_LL_B4 }  NL1BEG0  { IMUX_L32 CLBLL_LL_C1 }   { NN2BEG0 IMUX_L31 CLBLL_LL_C5 }   { EL1BEG_N3 NR1BEG3  { IMUX31 CLBLM_M_C5 }  NL1BEG2  { NW2BEG2 IMUX_L20 CLBLL_L_C2 }   { IMUX3 CLBLM_L_A2 }  WR1BEG3  { IMUX_L45 CLBLL_LL_D2 }   { IMUX_L15 CLBLL_LL_B1 }  NN2BEG3 IMUX_L7 CLBLL_LL_A1 }  NW2BEG0 BYP_ALT0 BYP_BOUNCE0  { IMUX36 CLBLM_L_D2 }  IMUX12 CLBLM_M_B6 }  IMUX_L42 CLBLL_L_D6 }  IMUX20 CLBLM_L_C2 }   { WR1BEG3 WL1BEG1  { IMUX27 CLBLM_M_B4 }  BYP_ALT5 BYP_BOUNCE5 IMUX45 CLBLM_M_D2 }  IMUX19 CLBLM_L_B2 }  SS2BEG3 SL1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {spif_addr_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NW2BEG2 NL1BEG1 IMUX_L42 CLBLL_L_D6 }  FAN_ALT5 FAN_BOUNCE5  { IMUX17 CLBLM_M_B3 }  IMUX19 CLBLM_L_B2 }   [get_nets {spif_addr_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW2BEG0 IMUX_L16 CLBLL_L_B3 }   { NW6BEG0 EL1BEG_N3 IMUX_L23 CLBLL_L_C3 }  SR1BEG1 IMUX28 CLBLM_M_C4 }   [get_nets {spif_addr_reg_n_0_[3]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { SW2BEG3 NL1BEG_N3  { NL1BEG2 IMUX_L19 CLBLL_L_B2 }  IMUX_L37 CLBLL_L_D4 }  IMUX38 CLBLM_M_D3 }   [get_nets {spif_addr_reg_n_0_[4]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NW2BEG1  { NW2BEG1 IMUX18 CLBLM_M_B2 }  NN2BEG1 IMUX_L42 CLBLL_L_D6 }  IMUX2 CLBLM_M_A2 }   [get_nets {spif_addr_reg_n_0_[5]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { WL1BEG1  { IMUX_L35 CLBLL_LL_C6 }  IMUX_L11 CLBLL_LL_A4 }   { EE2BEG2 IMUX4 CLBLM_M_A6 }  FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }   [get_nets {spif_addr_reg_n_0_[6]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { EE2BEG3  { SL1BEG3 IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }   { WL1BEG2 IMUX_L44 CLBLL_LL_D4 }  IMUX22 CLBLM_M_C3 }   [get_nets {spif_addr_reg_n_0_[7]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 SL1BEG1  { SW2BEG1 WW2BEG1  { IMUX_L35 CLBLL_LL_C6 }  IMUX_L19 CLBLL_L_B2 }   { WW2BEG1 IMUX44 CLBLM_M_D4 }  IMUX2 CLBLM_M_A2 }   [get_nets {spif_addr_reg_n_0_[8]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { EL1BEG1 ER1BEG2 SL1BEG2 IMUX12 CLBLM_M_B6 }   { WR1BEG3  { WW2BEG2 IMUX_L13 CLBLL_L_B6 }  NN2BEG3 IMUX_L14 CLBLL_L_B1 }  FAN_ALT5 FAN_BOUNCE5 IMUX11 CLBLM_M_A4 }   [get_nets {spif_addr_reg_n_0_[9]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX0 CLBLM_L_A3 }   { NN2BEG0  { IMUX40 CLBLM_M_D1 }   { IMUX32 CLBLM_M_C1 }  EE2BEG0  { NN2BEG0  { NR1BEG0  { IMUX9 CLBLM_L_A5 }   { IMUX16 CLBLM_L_B3 }   { NR1BEG0  { IMUX41 CLBLM_L_D1 }   { IMUX32 CLBLM_M_C1 }   { IMUX33 CLBLM_L_C1 }  NW2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { SR1BEG_S0 IMUX_L33 CLBLL_L_C1 }  SW2BEG3  { IMUX46 CLBLM_L_D5 }   { SE2BEG3 IMUX_L22 CLBLL_LL_C3 }  IMUX30 CLBLM_L_C5 }   { IMUX40 CLBLM_M_D1 }   { WR1BEG1  { IMUX_L18 CLBLL_LL_B2 }  BYP_ALT4 BYP_BOUNCE4  { IMUX_L22 CLBLL_LL_C3 }  IMUX_L38 CLBLL_LL_D3 }  NW2BEG0 NW2BEG0 IMUX8 CLBLM_M_A5 }   { NW2BEG0 WR1BEG1  { IMUX10 CLBLM_L_A4 }   { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }  IMUX32 CLBLM_M_C1 }   { IMUX17 CLBLM_M_B3 }  WR1BEG1  { NL1BEG0 IMUX_L24 CLBLL_LL_B5 }  IMUX_L41 CLBLL_L_D1 }   { EL1BEG_N3  { SE2BEG3  { IMUX30 CLBLM_L_C5 }  WL1BEG2  { IMUX_L6 CLBLL_L_A1 }  WR1BEG_S0  { IMUX47 CLBLM_M_D5 }  SR1BEG_S0  { SW2BEG0 SR1BEG1 IMUX_L36 CLBLL_L_D2 }  SS2BEG0  { IMUX32 CLBLM_M_C1 }  IMUX40 CLBLM_M_D1 }   { ER1BEG_S0  { IMUX40 CLBLM_M_D1 }  IMUX33 CLBLM_L_C1 }   { NR1BEG3  { NR1BEG3 NN2BEG3 IMUX_L22 CLBLL_LL_C3 }  IMUX_L6 CLBLL_L_A1 }  IMUX_L14 CLBLL_L_B1 }  ER1BEG1  { EL1BEG0 FAN_ALT0 FAN_BOUNCE0  { IMUX46 CLBLM_L_D5 }  IMUX20 CLBLM_L_C2 }  NR1BEG1  { GFAN1  { IMUX_L37 CLBLL_L_D4 }  IMUX_L45 CLBLL_LL_D2 }  NW2BEG1 IMUX41 CLBLM_L_D1 }   [get_nets {spif_cmd}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 WR1BEG3  { IMUX6 CLBLM_L_A1 }  IMUX14 CLBLM_L_B1 }   [get_nets {spif_cmd_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 IMUX10 CLBLM_L_A4 }   [get_nets {spif_cmd_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {spif_cmd_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 EL1BEG2  { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }   [get_nets {spif_cmd_i_7_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {spif_cmd_reg_i_12_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {spif_cmd_reg_i_19_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {spif_cmd_reg_i_20_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {spif_cmd_reg_i_25_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {spif_cmd_reg_i_26_n_0}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {spif_cmd_reg_i_8_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 EL1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {spif_ctrl_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NL1BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {spif_ctrl_i_3_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L32 CLBLL_LL_C1 }   [get_nets {spif_ctrl_i_4_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { SR1BEG1  { SW2BEG1  { IMUX43 CLBLM_M_D6 }  SW2BEG1 SR1BEG2  { IMUX_L37 CLBLL_L_D4 }  ER1BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX29 CLBLM_M_C2 }  IMUX38 CLBLM_M_D3 }   { IMUX_L19 CLBLL_L_B2 }  ER1BEG2 IMUX21 CLBLM_L_C4 }   { IMUX_L1 CLBLL_LL_A3 }   { SS2BEG0  { ER1BEG1 IMUX20 CLBLM_L_C2 }  IMUX_L9 CLBLL_L_A5 }   { EL1BEG_N3 IMUX37 CLBLM_L_D4 }   { NR1BEG0  { IMUX_L40 CLBLL_LL_D1 }   { NN2BEG0  { IMUX_L39 CLBLL_L_D3 }   { IMUX_L9 CLBLL_L_A5 }   { IMUX_L17 CLBLL_LL_B3 }  IMUX_L32 CLBLL_LL_C1 }   { NR1BEG0 WR1BEG1  { NN2BEG1  { NR1BEG1  { EL1BEG0  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L32 CLBLL_LL_C1 }  EL1BEG_N3 IMUX29 CLBLM_M_C2 }   { NN2BEG1  { EL1BEG0 IMUX_L1 CLBLL_LL_A3 }  IMUX11 CLBLM_M_A4 }   { EE2BEG1  { ER1BEG2 NE2BEG2  { WR1BEG3 WW2BEG2 IMUX_L21 CLBLL_L_C4 }  IMUX35 CLBLM_M_C6 }   { IMUX10 CLBLM_L_A4 }  BYP_ALT4 BYP_BOUNCE4 IMUX30 CLBLM_L_C5 }  IMUX27 CLBLM_M_B4 }  IMUX33 CLBLM_L_C1 }   { BYP_ALT4 BYP_BOUNCE4  { IMUX44 CLBLM_M_D4 }  IMUX22 CLBLM_M_C3 }  IMUX42 CLBLM_L_D6 }  IMUX_L41 CLBLL_L_D1 }  ER1BEG1  { NR1BEG1  { NR1BEG1 IMUX27 CLBLM_M_B4 }  IMUX26 CLBLM_L_B4 }   { IMUX43 CLBLM_M_D6 }   { IMUX34 CLBLM_L_C6 }  IMUX12 CLBLM_M_B6 }   [get_nets {spif_ctrl_reg_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { SS6BEG2  { SL1BEG2 WL1BEG1  { FAN_ALT7 FAN7 CLBLM_M_CE }   { FAN_ALT6 FAN6 CLBLM_L_CE }  SR1BEG2 SL1BEG2  { SL1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  WL1BEG1  { NN2BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  SW2BEG1  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SS2BEG1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  NW2BEG2  { NE2BEG2 SL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  EL1BEG1  { FAN_ALT6 FAN_L6 CLBLL_L_CE }  NR1BEG1 NR1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SS2BEG2 FAN_ALT1 FAN_BOUNCE1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  NW2BEG2 EL1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {spif_data[31]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NE6BEG0  { NW2BEG0 NW2BEG0 IMUX_L8 CLBLL_LL_A5 }   { NR1BEG0 NR1BEG0 IMUX_L0 CLBLL_L_A3 }  SL1BEG0  { IMUX_L8 CLBLL_LL_A5 }  IMUX_L41 CLBLL_L_D1 }   [get_nets {spif_data_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0 IMUX_L0 CLBLL_L_A3 }   [get_nets {spif_data_reg_n_0_[10]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NN2BEG0 NN2BEG0 NN2BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {spif_data_reg_n_0_[11]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN6BEG0 NE2BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {spif_data_reg_n_0_[12]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NN6BEG1 NL1BEG0 IMUX39 CLBLM_L_D3 }   [get_nets {spif_data_reg_n_0_[13]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW2BEG0 NN6BEG0  { EL1BEG_N3 EL1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX_L9 CLBLL_L_A5 }  IMUX_L36 CLBLL_L_D2 }  NE2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {spif_data_reg_n_0_[14]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0 NN2BEG0  { IMUX9 CLBLM_L_A5 }   { IMUX32 CLBLM_M_C1 }  NL1BEG_N3 NR1BEG3 NL1BEG2 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {spif_data_reg_n_0_[15]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NN2BEG1 NN2BEG1  { FAN_ALT2 FAN_BOUNCE2 IMUX0 CLBLM_L_A3 }   { NL1BEG0 EL1BEG_N3 IMUX_L29 CLBLL_LL_C2 }  NR1BEG1 NR1BEG1 NN2BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {spif_data_reg_n_0_[16]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NE2BEG0 NR1BEG0  { NL1BEG_N3 NW2BEG3  { NN2BEG3 NR1BEG3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX30 CLBLM_L_C5 }  IMUX_L40 CLBLL_LL_D1 }   [get_nets {spif_data_reg_n_0_[17]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 EL1BEG0 NR1BEG0  { NN2BEG0  { NW6BEG0 EL1BEG_N3 BYP_ALT3 BYP3 CLBLM_M_CX }  NN2BEG0 IMUX_L24 CLBLL_LL_B5 }  IMUX_L32 CLBLL_LL_C1 }   [get_nets {spif_data_reg_n_0_[18]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NN2BEG1 NE2BEG1  { IMUX41 CLBLM_L_D1 }  NE2BEG1  { NE2BEG1 WR1BEG2 WR1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }  IMUX_L25 CLBLL_L_B5 }   [get_nets {spif_data_reg_n_0_[19]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0  { NL1BEG_N3 EL1BEG2  { IMUX28 CLBLM_M_C4 }  EL1BEG1 EL1BEG0 IMUX0 CLBLM_L_A3 }  NN2BEG0 NN2BEG0  { NN2BEG0 NN2BEG0  { NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }  IMUX_L9 CLBLL_L_A5 }   { IMUX_L1 CLBLL_LL_A3 }  EE4BEG0 WR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {spif_data_reg_n_0_[1]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 EL1BEG1 NE2BEG1 IMUX41 CLBLM_L_D1 }   [get_nets {spif_data_reg_n_0_[20]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NE6BEG2 NW2BEG2 IMUX_L35 CLBLL_LL_C6 }   [get_nets {spif_data_reg_n_0_[21]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NL1BEG2 NE2BEG2 IMUX_L36 CLBLL_L_D2 }   [get_nets {spif_data_reg_n_0_[22]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NN2BEG2 IMUX_L5 CLBLL_L_A6 }   [get_nets {spif_data_reg_n_0_[23]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 NL1BEG2 NL1BEG1 IMUX_L17 CLBLL_LL_B3 }   [get_nets {spif_data_reg_n_0_[24]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {spif_data_reg_n_0_[25]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NE2BEG0 NN2BEG0 NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }   [get_nets {spif_data_reg_n_0_[26]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NE2BEG1 NW2BEG1 IMUX18 CLBLM_M_B2 }   [get_nets {spif_data_reg_n_0_[27]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { EE2BEG0 IMUX_L41 CLBLL_L_D1 }  NL1BEG_N3 IMUX_L21 CLBLL_L_C4 }   [get_nets {spif_data_reg_n_0_[28]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }   [get_nets {spif_data_reg_n_0_[29]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NE6BEG1  { NW6BEG1 NL1BEG0  { IMUX_L0 CLBLL_L_A3 }  EE2BEG0 SE2BEG0  { SW6BEG0 SE2BEG0 IMUX_L8 CLBLL_LL_A5 }  IMUX8 CLBLM_M_A5 }  WR1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {spif_data_reg_n_0_[2]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 SS2BEG2 ER1BEG3 IMUX_L39 CLBLL_L_D3 }   [get_nets {spif_data_reg_n_0_[30]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NN6BEG3 SR1BEG3  { ER1BEG_S0  { NR1BEG0 NE2BEG0  { NW2BEG0 NW2BEG0 IMUX8 CLBLM_M_A5 }  NL1BEG_N3 IMUX5 CLBLM_L_A6 }  NE2BEG0 IMUX0 CLBLM_L_A3 }  IMUX23 CLBLM_L_C3 }   [get_nets {spif_data_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { NE6BEG1 NL1BEG0  { NW2BEG0 IMUX8 CLBLM_M_A5 }   { IMUX_L15 CLBLL_LL_B1 }  NE2BEG0 BYP_ALT7 BYP_BOUNCE7 IMUX27 CLBLM_M_B4 }  EL1BEG0 EE2BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {spif_data_reg_n_0_[4]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NE6BEG1  { SE2BEG1 WL1BEG0 IMUX_L9 CLBLL_L_A5 }  WR1BEG2  { BYP_ALT5 BYP_BOUNCE5 IMUX39 CLBLM_L_D3 }  NN2BEG2  { NN2BEG2  { NN2BEG2 IMUX27 CLBLM_M_B4 }   { NW2BEG2 IMUX_L11 CLBLL_LL_A4 }  IMUX36 CLBLM_L_D2 }  EL1BEG1 NE2BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {spif_data_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 EE2BEG2 NN2BEG2 NN2BEG2  { FAN_ALT7 FAN_BOUNCE7 IMUX_L0 CLBLL_L_A3 }  NN6BEG2  { EL1BEG1 IMUX2 CLBLM_M_A2 }  WR1BEG3  { SR1BEG3 ER1BEG_S0 SL1BEG0 IMUX_L24 CLBLL_LL_B5 }   { WR1BEG_S0  { IMUX_L1 CLBLL_LL_A3 }  IMUX_L16 CLBLL_L_B3 }  BYP_ALT3 BYP_BOUNCE3 IMUX39 CLBLM_L_D3 }   [get_nets {spif_data_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NE2BEG2  { NN6BEG2 NR1BEG2 IMUX4 CLBLM_M_A6 }  NN2BEG2  { NL1BEG1 NL1BEG0  { IMUX0 CLBLM_L_A3 }  NR1BEG0 NW2BEG0 IMUX_L0 CLBLL_L_A3 }  IMUX4 CLBLM_M_A6 }   [get_nets {spif_data_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NN2BEG3 EE2BEG3 IMUX_L47 CLBLL_LL_D5 }   [get_nets {spif_data_reg_n_0_[8]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 SR1BEG_S0 IMUX1 CLBLM_M_A3 }   [get_nets {spif_data_reg_n_0_[9]}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 NE2BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {spif_override_i_1_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 NN2BEG3  { NL1BEG2 IMUX_L19 CLBLL_L_B2 }  IMUX_L6 CLBLL_L_A1 }   [get_nets {spif_override_i_2_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10  { NL1BEG1  { IMUX_L42 CLBLL_L_D6 }  IMUX_L34 CLBLL_L_C6 }  IMUX_L37 CLBLL_L_D4 }   [get_nets {spif_override_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NN2BEG0  { NN2BEG0  { NL1BEG_N3  { NL1BEG2 IMUX11 CLBLM_M_A4 }  IMUX30 CLBLM_L_C5 }  IMUX16 CLBLM_L_B3 }  IMUX1 CLBLM_M_A3 }   { ER1BEG1  { ER1BEG2  { NR1BEG2  { NW2BEG2 IMUX_L11 CLBLL_LL_A4 }   { IMUX28 CLBLM_M_C4 }   { IMUX37 CLBLM_L_D4 }  IMUX20 CLBLM_L_C2 }   { IMUX44 CLBLM_M_D4 }  IMUX14 CLBLM_L_B1 }  IMUX_L11 CLBLL_LL_A4 }   { IMUX33 CLBLM_L_C1 }   { IMUX9 CLBLM_L_A5 }   { IMUX1 CLBLM_M_A3 }  IMUX25 CLBLM_L_B5 }   [get_nets {spif_override_reg_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11  { IMUX_L6 CLBLL_L_A1 }  EE2BEG3 SE2BEG3 NR1BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {spif_req}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX6 CLBLM_L_A1 }   [get_nets {spif_req_i_10_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 EL1BEG2 ER1BEG3 IMUX30 CLBLM_L_C5 }   [get_nets {spif_req_i_4_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 SS2BEG2 IMUX36 CLBLM_L_D2 }   [get_nets {spif_req_i_9_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX21 CLBLM_L_C4 }   [get_nets {spif_req_reg_i_2_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 NL1BEG1 IMUX33 CLBLM_L_C1 }   [get_nets {spif_req_reg_i_3_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NW2BEG2 WW2BEG1  { NL1BEG1  { IMUX_L26 CLBLL_L_B4 }  IMUX_L9 CLBLL_L_A5 }   { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L43 CLBLL_LL_D6 }   { SL1BEG2  { IMUX5 CLBLM_L_A6 }  IMUX13 CLBLM_L_B6 }  FAN_ALT7 FAN_BOUNCE7  { IMUX34 CLBLM_L_C6 }   { IMUX42 CLBLM_L_D6 }   { IMUX26 CLBLM_L_B4 }  IMUX10 CLBLM_L_A4 }   [get_nets {spif_req_reg_n_0}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { EE2BEG2 SS2BEG2 IMUX22 CLBLM_M_C3 }   { SW2BEG2  { IMUX_L44 CLBLL_LL_D4 }   { ER1BEG3 NR1BEG3 WR1BEG_S0 IMUX_L0 CLBLL_L_A3 }  NW2BEG3 NN2BEG3 IMUX7 CLBLM_M_A1 }  FAN_ALT5 FAN_BOUNCE5 IMUX27 CLBLM_M_B4 }   [get_nets {spif_sector[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { SR1BEG1 IMUX28 CLBLM_M_C4 }   { EL1BEG_N3 SL1BEG3 SE2BEG3 IMUX38 CLBLM_M_D3 }   { WL1BEG_N3 SW2BEG3  { IMUX31 CLBLM_M_C5 }  IMUX7 CLBLM_M_A1 }   { NW2BEG0 WR1BEG1 IMUX2 CLBLM_M_A2 }  NR1BEG0 IMUX33 CLBLM_L_C1 }   [get_nets {spif_sector[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NW2BEG1 WR1BEG2  { SW2BEG1 SS2BEG1  { IMUX_L42 CLBLL_L_D6 }  SL1BEG1 IMUX_L3 CLBLL_L_A2 }  IMUX4 CLBLM_M_A6 }   { SE2BEG1  { SS2BEG1 ER1BEG2 IMUX45 CLBLM_M_D2 }  WL1BEG0 IMUX40 CLBLM_M_D1 }  NE2BEG1 WR1BEG2 IMUX12 CLBLM_M_B6 }   [get_nets {spif_sector[2]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SE2BEG3 EL1BEG2 IMUX44 CLBLM_M_D4 }  NN2BEG3  { NL1BEG2  { WR1BEG3 WL1BEG1  { IMUX27 CLBLM_M_B4 }  SR1BEG2 SS2BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }  IMUX44 CLBLM_M_D4 }  IMUX36 CLBLM_L_D2 }  IMUX7 CLBLM_M_A1 }   [get_nets {spif_sector[3]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { EE2BEG1 IMUX2 CLBLM_M_A2 }  NN2BEG1  { NN2BEG1 BYP_ALT4 BYP_BOUNCE4 IMUX44 CLBLM_M_D4 }   { WR1BEG2  { NW2BEG2 IMUX12 CLBLM_M_B6 }  IMUX_L28 CLBLL_LL_C4 }  IMUX18 CLBLM_M_B2 }   [get_nets {spif_sector[4]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NW2BEG2  { SW6BEG1  { EE4BEG1 NE2BEG1 IMUX11 CLBLM_M_A4 }  ER1BEG2 NR1BEG2 IMUX37 CLBLM_L_D4 }  WL1BEG0 IMUX25 CLBLM_L_B5 }   { NN2BEG2 IMUX21 CLBLM_L_C4 }  IMUX29 CLBLM_M_C2 }   [get_nets {spif_sector[5]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NL1BEG2 NW2BEG2  { NL1BEG1 NR1BEG1  { IMUX35 CLBLM_M_C6 }   { IMUX34 CLBLM_L_C6 }   { GFAN1  { IMUX13 CLBLM_L_B6 }  IMUX39 CLBLM_L_D3 }  EL1BEG0  { NE2BEG0  { SL1BEG0 IMUX8 CLBLM_M_A5 }  IMUX47 CLBLM_M_D5 }  IMUX_L16 CLBLL_L_B3 }   { IMUX20 CLBLM_L_C2 }   { IMUX36 CLBLM_L_D2 }   { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }   [get_nets {state[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { SR1BEG3 IMUX16 CLBLM_L_B3 }  EL1BEG1 ER1BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {state[0]_i_12_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { IMUX13 CLBLM_L_B6 }  EE2BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {state[0]_i_13_n_0}]
set_property ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 IMUX26 CLBLM_L_B4 }   [get_nets {state[0]_i_14_n_0}]
set_property ROUTE  { CLBLL_L_B  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17  { IMUX_L38 CLBLL_LL_D3 }  IMUX_L22 CLBLL_LL_C3 }  CLBLL_LOGIC_OUTS9  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L18 CLBLL_LL_B2 }   [get_nets {state[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 EL1BEG1  { IMUX_L11 CLBLL_LL_A4 }  BYP_ALT1 BYP_BOUNCE1  { IMUX_L27 CLBLL_LL_B4 }   { IMUX_L43 CLBLL_LL_D6 }  IMUX_L35 CLBLL_LL_C6 }   [get_nets {state[0]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_C  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18  { IMUX_L1 CLBLL_LL_A3 }  IMUX_L17 CLBLL_LL_B3 }  CLBLL_LOGIC_OUTS10  { IMUX_L29 CLBLL_LL_C2 }  IMUX_L45 CLBLL_LL_D2 }   [get_nets {state[0]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WL1BEG0 IMUX_L25 CLBLL_L_B5 }   [get_nets {state[0]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 NR1BEG3 IMUX_L30 CLBLL_L_C5 }   [get_nets {state[0]_i_6_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 NN6BEG2 SR1BEG2  { IMUX_L21 CLBLL_L_C4 }  SL1BEG2 IMUX_L12 CLBLL_LL_B6 }   [get_nets {state[0]_i_7_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NN2BEG0 NL1BEG_N3 IMUX_L46 CLBLL_L_D5 }   [get_nets {state[0]_i_9_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0  { IMUX9 CLBLM_L_A5 }   { NN2BEG0  { BYP_ALT0 BYP_BOUNCE0  { IMUX20 CLBLM_L_C2 }   { IMUX26 CLBLM_L_B4 }  IMUX36 CLBLM_L_D2 }   { NE2BEG0  { BYP_ALT7 BYP_BOUNCE7 IMUX_L33 CLBLL_L_C1 }   { IMUX_L16 CLBLL_L_B3 }   { IMUX_L0 CLBLL_L_A3 }   { IMUX_L47 CLBLL_LL_D5 }   { SL1BEG0  { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L8 CLBLL_LL_A5 }  ER1BEG1  { IMUX43 CLBLM_M_D6 }  IMUX11 CLBLM_M_A4 }  IMUX_L39 CLBLL_L_D3 }  IMUX32 CLBLM_M_C1 }   { NL1BEG_N3  { IMUX30 CLBLM_L_C5 }  IMUX46 CLBLM_L_D5 }  IMUX16 CLBLM_L_B3 }   [get_nets {state[1]}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 SR1BEG3 IMUX_L16 CLBLL_L_B3 }   [get_nets {state[1]_i_12_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { IMUX14 CLBLM_L_B1 }   { NL1BEG2  { IMUX3 CLBLM_L_A2 }  IMUX19 CLBLM_L_B2 }  IMUX6 CLBLM_L_A1 }   [get_nets {state[1]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11  { IMUX6 CLBLM_L_A1 }   { SS2BEG3  { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }  IMUX14 CLBLM_L_B1 }   [get_nets {state[1]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NL1BEG_N3 IMUX46 CLBLM_L_D5 }   [get_nets {state[1]_i_5_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L15 CLBLL_LL_B1 }   [get_nets {state[1]_i_8_n_0}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SW2BEG3 ER1BEG_S0  { BYP_ALT1 BYP_BOUNCE1 BYP_ALT2 BYP2 CLBLM_L_CX }  BYP_ALT0 BYP0 CLBLM_L_AX }   { NW6BEG3 NE2BEG3 IMUX_L7 CLBLL_LL_A1 }  NL1BEG2 NL1BEG1  { IMUX25 CLBLM_L_B5 }   { NN2BEG1  { NR1BEG1 IMUX2 CLBLM_M_A2 }  WR1BEG2 IMUX_L27 CLBLL_LL_B4 }   { IMUX33 CLBLM_L_C1 }  NW2BEG1 NL1BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {state[2]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NL1BEG0 IMUX24 CLBLM_M_B5 }   [get_nets {state[2]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX12 CLBLM_M_B6 }   [get_nets {state[2]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 IMUX15 CLBLM_M_B1 }   [get_nets {state[2]_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 ER1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {state[2]_i_7_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NN2BEG3  { IMUX6 CLBLM_L_A1 }  IMUX45 CLBLM_M_D2 }   [get_nets {state[2]_i_8_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SW2BEG0  { IMUX18 CLBLM_M_B2 }   { IMUX1 CLBLM_M_A3 }   { IMUX10 CLBLM_L_A4 }  IMUX25 CLBLM_L_B5 }   { IMUX_L0 CLBLL_L_A3 }   { IMUX_L40 CLBLL_LL_D1 }   { NR1BEG0  { NR1BEG0  { IMUX_L41 CLBLL_L_D1 }  NR1BEG0  { IMUX_L41 CLBLL_L_D1 }   { WR1BEG1  { SR1BEG1 SL1BEG1  { BYP_ALT5 BYP5 CLBLM_L_BX }  SE2BEG1 IMUX_L2 CLBLL_LL_A2 }  IMUX2 CLBLM_M_A2 }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  IMUX_L25 CLBLL_L_B5 }   { SL1BEG0  { IMUX_L24 CLBLL_LL_B5 }   { WL1BEG_N3  { SR1BEG_S0  { IMUX10 CLBLM_L_A4 }   { IMUX26 CLBLM_L_B4 }  SL1BEG0  { IMUX9 CLBLM_L_A5 }  IMUX17 CLBLM_M_B3 }   { WR1BEG1  { NL1BEG0  { NE2BEG0  { IMUX32 CLBLM_M_C1 }   { IMUX31 CLBLM_M_C5 }   { IMUX40 CLBLM_M_D1 }  IMUX17 CLBLM_M_B3 }   { NR1BEG0  { NR1BEG0  { IMUX_L16 CLBLL_L_B3 }   { IMUX_L33 CLBLL_L_C1 }   { IMUX_L41 CLBLL_L_D1 }   { NE2BEG0  { EE2BEG0  { IMUX40 CLBLM_M_D1 }   { EE2BEG0  { SL1BEG0  { SL1BEG0  { SL1BEG0 IMUX24 CLBLM_M_B5 }   { BYP_ALT0 BYP0 CLBLM_L_AX }  IMUX40 CLBLM_M_D1 }   { IMUX17 CLBLM_M_B3 }   { BYP_ALT0  { BYP0 CLBLM_L_AX }  BYP_BOUNCE0  { IMUX2 CLBLM_M_A2 }   { IMUX44 CLBLM_M_D4 }  IMUX28 CLBLM_M_C4 }  SR1BEG1 IMUX36 CLBLM_L_D2 }  BYP_ALT0 BYP_BOUNCE0  { BYP_ALT5 BYP_BOUNCE5  { IMUX31 CLBLM_M_C5 }   { IMUX23 CLBLM_L_C3 }  IMUX39 CLBLM_L_D3 }  IMUX2 CLBLM_M_A2 }   { SL1BEG0  { IMUX41 CLBLM_L_D1 }   { SL1BEG0  { IMUX1 CLBLM_M_A3 }   { IMUX17 CLBLM_M_B3 }  IMUX41 CLBLM_L_D1 }  BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX1 CLBLM_M_A3 }  IMUX40 CLBLM_M_D1 }  NR1BEG0  { NR1BEG0  { NR1BEG0  { NR1BEG0  { IMUX_L17 CLBLL_LL_B3 }   { NR1BEG0  { IMUX_L8 CLBLL_LL_A5 }   { EL1BEG_N3  { IMUX7 CLBLM_M_A1 }  IMUX6 CLBLM_L_A1 }   { NR1BEG0  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L1 CLBLL_LL_A3 }   { NE2BEG0  { IMUX1 CLBLM_M_A3 }  NR1BEG0  { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   { IMUX_L25 CLBLL_L_B5 }   { NR1BEG0  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L16 CLBLL_L_B3 }   { NR1BEG0  { IMUX_L25 CLBLL_L_B5 }   { NR1BEG0  { IMUX_L1 CLBLL_LL_A3 }  IMUX_L24 CLBLL_LL_B5 }   { IMUX_L1 CLBLL_LL_A3 }   { NL1BEG_N3 IMUX_L29 CLBLL_LL_C2 }   { IMUX_L9 CLBLL_L_A5 }  IMUX_L17 CLBLL_LL_B3 }   { IMUX_L33 CLBLL_L_C1 }  IMUX_L0 CLBLL_L_A3 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L0 CLBLL_L_A3 }   { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L16 CLBLL_L_B3 }   { IMUX_L0 CLBLL_L_A3 }  IMUX_L32 CLBLL_LL_C1 }   { IMUX_L9 CLBLL_L_A5 }  BYP_ALT1 BYP_BOUNCE1  { IMUX_L35 CLBLL_LL_C6 }  GFAN1 IMUX_L4 CLBLL_LL_A6 }   { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L17 CLBLL_LL_B3 }  EL1BEG_N3  { EL1BEG2 IMUX_L20 CLBLL_L_C2 }  SL1BEG3  { IMUX14 CLBLM_L_B1 }  IMUX23 CLBLM_L_C3 }   { IMUX_L24 CLBLL_LL_B5 }  IMUX_L1 CLBLL_LL_A3 }   { IMUX_L41 CLBLL_L_D1 }  BYP_ALT0 BYP_L0 CLBLL_L_AX }   { IMUX_L33 CLBLL_L_C1 }  IMUX_L16 CLBLL_L_B3 }  IMUX_L0 CLBLL_L_A3 }   { SR1BEG1  { IMUX_L27 CLBLL_LL_B4 }   { SL1BEG1  { IMUX_L27 CLBLL_LL_B4 }   { IMUX_L11 CLBLL_LL_A4 }   { ER1BEG2  { ER1BEG3 IMUX_L31 CLBLL_LL_C5 }   { EL1BEG1  { IMUX_L19 CLBLL_L_B2 }  IMUX_L3 CLBLL_L_A2 }   { IMUX21 CLBLM_L_C4 }   { SL1BEG2 SL1BEG2  { SL1BEG2  { IMUX21 CLBLM_L_C4 }   { ER1BEG3 IMUX_L8 CLBLL_LL_A5 }  SE2BEG2  { NR1BEG2  { IMUX_L5 CLBLL_L_A6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L13 CLBLL_L_B6 }  EL1BEG1  { IMUX3 CLBLM_L_A2 }  IMUX25 CLBLM_L_B5 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }  SS2BEG2  { NR1BEG2  { IMUX_L5 CLBLL_L_A6 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L4 CLBLL_LL_A6 }  NW2BEG2  { IMUX3 CLBLM_L_A2 }   { WR1BEG3  { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L7 CLBLL_LL_A1 }   { IMUX_L14 CLBLL_L_B1 }  IMUX_L30 CLBLL_L_C5 }  BYP_ALT2 BYP_BOUNCE2  { IMUX0 CLBLM_L_A3 }   { IMUX14 CLBLM_L_B1 }   { IMUX16 CLBLM_L_B3 }   { IMUX24 CLBLM_M_B5 }  IMUX8 CLBLM_M_A5 }   { FAN_ALT5 FAN_BOUNCE5  { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L25 CLBLL_L_B5 }  IMUX_L27 CLBLL_LL_B4 }  SR1BEG3 ER1BEG_S0  { FAN_ALT2 FAN_BOUNCE2 IMUX16 CLBLM_L_B3 }   { IMUX10 CLBLM_L_A4 }  ER1BEG1  { EL1BEG0  { IMUX8 CLBLM_M_A5 }  IMUX17 CLBLM_M_B3 }  NE2BEG1 NR1BEG1  { IMUX10 CLBLM_L_A4 }   { IMUX26 CLBLM_L_B4 }  NN2BEG1  { IMUX18 CLBLM_M_B2 }  IMUX2 CLBLM_M_A2 }  IMUX4 CLBLM_M_A6 }   { IMUX45 CLBLM_M_D2 }  IMUX37 CLBLM_L_D4 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L3 CLBLL_L_A2 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L11 CLBLL_LL_A4 }   { IMUX_L33 CLBLL_L_C1 }  IMUX_L19 CLBLL_L_B2 }   { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }   { SL1BEG0  { WW2BEG0 IMUX_L9 CLBLL_L_A5 }   { ER1BEG1  { IMUX27 CLBLM_M_B4 }   { SL1BEG1  { IMUX11 CLBLM_M_A4 }   { SW2BEG1 IMUX_L35 CLBLL_LL_C6 }   { SL1BEG1  { IMUX3 CLBLM_L_A2 }   { WL1BEG0 IMUX_L9 CLBLL_L_A5 }   { IMUX18 CLBLM_M_B2 }   { IMUX26 CLBLM_L_B4 }   { SR1BEG2  { WL1BEG1 IMUX_L43 CLBLL_LL_D6 }   { IMUX5 CLBLM_L_A6 }  IMUX13 CLBLM_L_B6 }  IMUX11 CLBLM_M_A4 }   { IMUX35 CLBLM_M_C6 }   { IMUX10 CLBLM_L_A4 }   { IMUX19 CLBLM_L_B2 }  WW2BEG1 IMUX4 CLBLM_M_A6 }   { IMUX3 CLBLM_L_A2 }   { IMUX35 CLBLM_M_C6 }   { IMUX11 CLBLM_M_A4 }  IMUX20 CLBLM_L_C2 }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L32 CLBLL_LL_C1 }   { IMUX_L16 CLBLL_L_B3 }  IMUX_L8 CLBLL_LL_A5 }   { WR1BEG1  { IMUX33 CLBLM_L_C1 }  FAN_ALT2 FAN_BOUNCE2  { IMUX40 CLBLM_M_D1 }  IMUX24 CLBLM_M_B5 }  IMUX_L16 CLBLL_L_B3 }   [get_nets {state[3]}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 NR1BEG3 IMUX_L14 CLBLL_L_B1 }   [get_nets {state[3]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NW2BEG3 IMUX_L13 CLBLL_L_B6 }   [get_nets {state[3]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { FAN_ALT5 FAN_BOUNCE5 IMUX_L19 CLBLL_L_B2 }  NN2BEG2 SR1BEG2 IMUX_L6 CLBLL_L_A1 }   [get_nets {state[3]_i_6_n_0}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NL1BEG_N3 IMUX45 CLBLM_M_D2 }   [get_nets {state[3]_i_7_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NW2BEG0  { WR1BEG1 IMUX_L26 CLBLL_L_B4 }   { IMUX24 CLBLM_M_B5 }   { IMUX47 CLBLM_M_D5 }  NE2BEG0 SE2BEG0  { ER1BEG1  { NR1BEG1 EL1BEG0 IMUX8 CLBLM_M_A5 }  SE2BEG1 IMUX18 CLBLM_M_B2 }  BYP_ALT1 BYP1 CLBLM_M_AX }   { NN2BEG0  { IMUX_L9 CLBLL_L_A5 }   { NE2BEG0  { NL1BEG_N3 IMUX38 CLBLM_M_D3 }   { WR1BEG1  { BYP_ALT4 BYP_BOUNCE4 IMUX_L46 CLBLL_L_D5 }   { IMUX_L3 CLBLL_L_A2 }  WL1BEG_N3  { NL1BEG_N3  { EE2BEG3 IMUX7 CLBLM_M_A1 }   { IMUX30 CLBLM_L_C5 }   { IMUX45 CLBLM_M_D2 }   { WR1BEG_S0 NN2BEG0 NL1BEG_N3  { NR1BEG3  { IMUX_L15 CLBLL_LL_B1 }   { EL1BEG2 SL1BEG2  { IMUX5 CLBLM_L_A6 }  WL1BEG1 IMUX_L3 CLBLL_L_A2 }   { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L14 CLBLL_L_B1 }   { NR1BEG3  { IMUX_L7 CLBLL_LL_A1 }  IMUX_L22 CLBLL_LL_C3 }  IMUX_L6 CLBLL_L_A1 }  IMUX_L29 CLBLL_LL_C2 }  IMUX6 CLBLM_L_A1 }   { WR1BEG1 IMUX_L33 CLBLL_L_C1 }  IMUX8 CLBLM_M_A5 }  EL1BEG_N3  { ER1BEG_S0  { FAN_ALT2 FAN_BOUNCE2  { IMUX22 CLBLM_M_C3 }  IMUX16 CLBLM_L_B3 }  IMUX10 CLBLM_L_A4 }  EL1BEG2  { IMUX20 CLBLM_L_C2 }  IMUX27 CLBLM_M_B4 }  SR1BEG_S0  { SL1BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L8 CLBLL_LL_A5 }  IMUX_L26 CLBLL_L_B4 }   { WL1BEG_N3  { NL1BEG_N3  { IMUX6 CLBLM_L_A1 }  NR1BEG3  { IMUX38 CLBLM_M_D3 }  IMUX22 CLBLM_M_C3 }   { WL1BEG2  { NN2BEG3 NL1BEG2  { NN2BEG2  { IMUX_L4 CLBLL_LL_A6 }  BYP_ALT5 BYP_BOUNCE5 IMUX_L15 CLBLL_LL_B1 }   { IMUX_L3 CLBLL_L_A2 }  EE2BEG2 IMUX_L37 CLBLL_L_D4 }  IMUX_L6 CLBLL_L_A1 }   { SR1BEG_S0  { SW2BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  SL1BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { SS2BEG0  { IMUX40 CLBLM_M_D1 }   { SS2BEG0  { SE2BEG0  { SL1BEG0  { SL1BEG0  { SE2BEG0  { EE2BEG0  { NN2BEG0 IMUX0 CLBLM_L_A3 }  IMUX1 CLBLM_M_A3 }  BYP_ALT0 BYP0 CLBLM_L_AX }   { SL1BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }   { BYP_ALT0 BYP_L0 CLBLL_L_AX }   { IMUX_L1 CLBLL_LL_A3 }  IMUX_L17 CLBLL_LL_B3 }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX1 CLBLM_M_A3 }   { SE2BEG0 IMUX_L0 CLBLL_L_A3 }   { EE2BEG0  { IMUX1 CLBLM_M_A3 }   { SL1BEG0  { SW2BEG0  { SW2BEG0  { IMUX33 CLBLM_L_C1 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { BYP_ALT0 BYP0 CLBLM_L_AX }   { SL1BEG0  { IMUX9 CLBLM_L_A5 }  IMUX25 CLBLM_L_B5 }  SW2BEG0  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L18 CLBLL_LL_B2 }  IMUX_L1 CLBLL_LL_A3 }   { SL1BEG0  { ER1BEG1 EL1BEG0  { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   { SL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }  BYP_ALT0 BYP0 CLBLM_L_AX }   { BYP_ALT1 BYP1 CLBLM_M_AX }  BYP_ALT0 BYP0 CLBLM_L_AX }   { NR1BEG0  { IMUX32 CLBLM_M_C1 }   { BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX0 CLBLM_L_A3 }  BYP_ALT0 BYP0 CLBLM_L_AX }  BYP_ALT1  { BYP1 CLBLM_M_AX }  BYP_BOUNCE1  { IMUX3 CLBLM_L_A2 }  GFAN1 IMUX23 CLBLM_L_C3 }   { SL1BEG0  { SE2BEG0  { IMUX_L32 CLBLL_LL_C1 }   { BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L8 CLBLL_LL_A5 }  BYP_ALT1  { BYP1 CLBLM_M_AX }  BYP_BOUNCE1  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  BYP_ALT1  { BYP1 CLBLM_M_AX }  BYP_BOUNCE1  { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  IMUX8 CLBLM_M_A5 }  FAN_ALT4 FAN_BOUNCE4  { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L7 CLBLL_LL_A1 }  IMUX_L47 CLBLL_LL_D5 }   [get_nets {state[4]}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 EL1BEG1  { NE2BEG1  { IMUX3 CLBLM_L_A2 }   { IMUX19 CLBLM_L_B2 }  SL1BEG1 IMUX2 CLBLM_M_A2 }  IMUX_L33 CLBLL_L_C1 }   [get_nets {state[4]_i_10_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L37 CLBLL_L_D4 }   [get_nets {state[4]_i_11_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 SL1BEG1 IMUX_L42 CLBLL_L_D6 }   [get_nets {state[4]_i_12_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 WR1BEG3 IMUX_L46 CLBLL_L_D5 }   [get_nets {state[4]_i_15_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 WL1BEG2 WW2BEG2 IMUX_L37 CLBLL_L_D4 }   [get_nets {state[4]_i_16_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 NR1BEG2 BYP_ALT3 BYP_BOUNCE3 IMUX_L41 CLBLL_L_D1 }   [get_nets {state[4]_i_17_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 IMUX_L29 CLBLL_LL_C2 }   [get_nets {state[4]_i_18_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 ER1BEG2 IMUX_L45 CLBLL_LL_D2 }   [get_nets {state[4]_i_19_n_0}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9  { SS2BEG1  { SW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { WR1BEG2 FAN_ALT7 FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  SL1BEG1  { BYP_ALT4 BYP_BOUNCE4 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SW2BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {state[4]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 IMUX_L47 CLBLL_LL_D5 }   [get_nets {state[4]_i_20_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NL1BEG_N3 NR1BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {state[4]_i_21_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SW2BEG0 IMUX_L25 CLBLL_L_B5 }   [get_nets {state[4]_i_22_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX13 CLBLM_L_B6 }   [get_nets {state[4]_i_23_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 WW2BEG3 SR1BEG_S0 IMUX25 CLBLM_L_B5 }   [get_nets {state[4]_i_24_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX6 CLBLM_L_A1 }   [get_nets {state[4]_i_25_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX35 CLBLM_M_C6 }   [get_nets {state[4]_i_26_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SS2BEG3 IMUX31 CLBLM_M_C5 }   [get_nets {state[4]_i_27_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12  { IMUX40 CLBLM_M_D1 }  NN2BEG0 WW2BEG3 WW2BEG3 IMUX39 CLBLM_L_D3 }   [get_nets {state[4]_i_28_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX38 CLBLM_M_D3 }   [get_nets {state[4]_i_29_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { IMUX_L20 CLBLL_L_C2 }  EE2BEG2 IMUX_L29 CLBLL_LL_C2 }   [get_nets {state[4]_i_30_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 NR1BEG2 IMUX37 CLBLM_L_D4 }   [get_nets {state[4]_i_31_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8  { SR1BEG1 IMUX3 CLBLM_L_A2 }   { IMUX41 CLBLM_L_D1 }  IMUX33 CLBLM_L_C1 }   [get_nets {state[4]_i_32_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NL1BEG2  { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }   [get_nets {state[4]_i_33_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 SL1BEG2 FAN_ALT7 FAN_BOUNCE7 IMUX_L16 CLBLL_L_B3 }   [get_nets {state[4]_i_3_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L14 CLBLL_L_B1 }   [get_nets {state[4]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 NL1BEG2 IMUX_L19 CLBLL_L_B2 }   [get_nets {state[4]_i_6_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NR1BEG0 EE2BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {state[4]_i_7_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 IMUX_L4 CLBLL_LL_A6 }   [get_nets {state[4]_i_8_n_0}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 IMUX_L7 CLBLL_LL_A1 }   [get_nets {state[4]_i_9_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 WR1BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {state_reg[0]_i_8_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { SS2BEG0  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L25 CLBLL_L_B5 }   { SW2BEG0  { IMUX10 CLBLM_L_A4 }  SL1BEG0  { IMUX24 CLBLM_M_B5 }   { IMUX32 CLBLM_M_C1 }  IMUX40 CLBLM_M_D1 }   { IMUX_L41 CLBLL_L_D1 }  IMUX_L9 CLBLL_L_A5 }   { EL1BEG_N3  { IMUX37 CLBLM_L_D4 }   { IMUX15 CLBLM_M_B1 }   { IMUX14 CLBLM_L_B1 }  SS2BEG3  { IMUX30 CLBLM_L_C5 }   { IMUX0 CLBLM_L_A3 }   { WL1BEG2  { SR1BEG3  { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L16 CLBLL_L_B3 }   { SR1BEG_S0  { IMUX_L10 CLBLL_L_A4 }   { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L26 CLBLL_L_B4 }  SR1BEG1  { IMUX_L19 CLBLL_L_B2 }   { IMUX_L27 CLBLL_LL_B4 }  IMUX_L11 CLBLL_LL_A4 }   { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L39 CLBLL_L_D3 }  SL1BEG3  { IMUX_L6 CLBLL_L_A1 }   { IMUX_L38 CLBLL_LL_D3 }   { IMUX_L46 CLBLL_L_D5 }   { ER1BEG_S0  { FAN_ALT2 FAN_BOUNCE2 IMUX16 CLBLM_L_B3 }   { IMUX41 CLBLM_L_D1 }  IMUX9 CLBLM_L_A5 }   { WL1BEG2  { IMUX29 CLBLM_M_C2 }   { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }  IMUX36 CLBLM_L_D2 }  SS2BEG3  { NR1BEG3  { IMUX_L30 CLBLL_L_C5 }   { IMUX_L14 CLBLL_L_B1 }   { IMUX_L6 CLBLL_L_A1 }   { IMUX_L22 CLBLL_LL_C3 }   { IMUX_L38 CLBLL_LL_D3 }   { NE2BEG3  { IMUX14 CLBLM_L_B1 }  IMUX6 CLBLM_L_A1 }  IMUX_L39 CLBLL_L_D3 }   { WL1BEG2  { NL1BEG2  { IMUX36 CLBLM_L_D2 }   { IMUX28 CLBLM_M_C4 }   { IMUX27 CLBLM_M_B4 }   { IMUX20 CLBLM_L_C2 }   { IMUX11 CLBLM_M_A4 }  IMUX43 CLBLM_M_D6 }   { IMUX6 CLBLM_L_A1 }   { SR1BEG3 ER1BEG_S0 IMUX_L2 CLBLL_LL_A2 }  WR1BEG_S0  { IMUX_L1 CLBLL_LL_A3 }  IMUX_L16 CLBLL_L_B3 }   { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L15 CLBLL_LL_B1 }  ER1BEG_S0  { ER1BEG1 EE2BEG1  { IMUX_L35 CLBLM_M_C6 }  IMUX_L27 CLBLM_M_B4 }  EE2BEG0  { SL1BEG0  { SL1BEG0  { IMUX32 CLBLM_M_C1 }  IMUX24 CLBLM_M_B5 }  SR1BEG1  { WL1BEG0 WW2BEG0 IMUX_L41 CLBLL_L_D1 }  IMUX44 CLBLM_M_D4 }   { NN2BEG0 IMUX40 CLBLM_M_D1 }   { IMUX41 CLBLM_L_D1 }   { IMUX33 CLBLM_L_C1 }  IMUX25 CLBLM_L_B5 }   { IMUX_L37 CLBLL_L_D4 }  IMUX_L21 CLBLL_L_C4 }   { IMUX16 CLBLM_L_B3 }  NR1BEG3  { IMUX15 CLBLM_M_B1 }   { IMUX22 CLBLM_M_C3 }   { IMUX38 CLBLM_M_D3 }   { IMUX30 CLBLM_L_C5 }   { NE2BEG3 EL1BEG2  { IMUX28 CLBLM_M_C4 }  NR1BEG2  { NL1BEG1  { BYP_ALT4 BYP_BOUNCE4 IMUX28 CLBLM_M_C4 }  IMUX25 CLBLM_L_B5 }  NN2BEG2  { BYP_ALT2 BYP_BOUNCE2  { IMUX38 CLBLM_M_D3 }  IMUX40 CLBLM_M_D1 }   { NR1BEG2 WR1BEG3 WW2BEG2 IMUX_L29 CLBLL_LL_C2 }  WW2BEG1  { IMUX20 CLBLM_L_C2 }  NL1BEG1  { IMUX17 CLBLM_M_B3 }  IMUX33 CLBLM_L_C1 }  FAN_ALT3 FAN_BOUNCE3 IMUX37 CLBLM_L_D4 }   { NW2BEG0  { IMUX15 CLBLM_M_B1 }   { FAN_ALT3 FAN_BOUNCE3  { IMUX29 CLBLM_M_C2 }  IMUX45 CLBLM_M_D2 }  IMUX7 CLBLM_M_A1 }  SE2BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {state_reg[0]_rep__0_n_0}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX_L24 CLBLL_LL_B5 }   { ER1BEG2  { SL1BEG2 WW2BEG2 IMUX46 CLBLM_L_D5 }  IMUX29 CLBLM_M_C2 }   { SR1BEG2  { BYP_ALT3 BYP_BOUNCE3 IMUX_L7 CLBLL_LL_A1 }  SW2BEG2  { SE2BEG2  { SW6BEG2 NL1BEG2 IMUX_L12 CLBLL_LL_B6 }  IMUX_L29 CLBLL_LL_C2 }   { IMUX13 CLBLM_L_B6 }   { IMUX44 CLBLM_M_D4 }  WL1BEG1 IMUX_L42 CLBLL_L_D6 }   { WR1BEG2  { WR1BEG3 IMUX_L7 CLBLL_LL_A1 }   { NL1BEG1 IMUX26 CLBLM_L_B4 }   { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }   { SE2BEG1 IMUX34 CLBLM_L_C6 }   { EL1BEG0  { NR1BEG0  { NN2BEG0 IMUX8 CLBLM_M_A5 }   { NR1BEG0  { IMUX25 CLBLM_L_B5 }   { IMUX8 CLBLM_M_A5 }   { IMUX40 CLBLM_M_D1 }  EE2BEG0  { IMUX41 CLBLM_L_D1 }   { NN2BEG0  { IMUX1 CLBLM_M_A3 }   { IMUX24 CLBLM_M_B5 }   { NL1BEG_N3  { IMUX22 CLBLM_M_C3 }   { NW2BEG3 WL1BEG1  { SW2BEG1  { IMUX_L34 CLBLL_L_C6 }   { WL1BEG0 IMUX17 CLBLM_M_B3 }  SS2BEG1  { IMUX_L35 CLBLL_LL_C6 }  ER1BEG2 IMUX22 CLBLM_M_C3 }   { IMUX20 CLBLM_L_C2 }  WR1BEG3  { SR1BEG3  { SL1BEG3  { IMUX_L39 CLBLL_L_D3 }  SS2BEG3  { IMUX_L31 CLBLL_LL_C5 }  IMUX_L38 CLBLL_LL_D3 }   { IMUX_L15 CLBLL_LL_B1 }  IMUX_L7 CLBLL_LL_A1 }  WR1BEG_S0  { WL1BEG2  { IMUX_L45 CLBLL_LL_D2 }   { NL1BEG2  { IMUX_L28 CLBLL_LL_C4 }  IMUX_L44 CLBLL_LL_D4 }   { FAN_ALT1 FAN_BOUNCE1 IMUX_L2 CLBLL_LL_A2 }   { NN2BEG3  { IMUX_L15 CLBLL_LL_B1 }   { NL1BEG2  { BYP_ALT5 BYP_BOUNCE5 IMUX_L7 CLBLL_LL_A1 }   { IMUX_L20 CLBLL_L_C2 }   { IMUX_L43 CLBLL_LL_D6 }  IMUX_L36 CLBLL_L_D2 }   { EL1BEG2  { IMUX35 CLBLM_M_C6 }   { IMUX43 CLBLM_M_D6 }  IMUX27 CLBLM_M_B4 }   { IMUX_L14 CLBLL_L_B1 }   { NN2BEG3  { IMUX_L30 CLBLL_L_C5 }   { IMUX_L14 CLBLL_L_B1 }   { IMUX_L38 CLBLL_LL_D3 }   { NL1BEG2  { IMUX_L3 CLBLL_L_A2 }   { IMUX_L19 CLBLL_L_B2 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L20 CLBLL_L_C2 }   { NR1BEG2  { IMUX_L45 CLBLL_LL_D2 }   { BYP_ALT2 BYP_BOUNCE2  { IMUX_L30 CLBLL_L_C5 }  BYP_ALT3 BYP_BOUNCE3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L3 CLBLL_L_A2 }  IMUX_L31 CLBLL_LL_C5 }   { IMUX_L37 CLBLL_L_D4 }   { IMUX_L4 CLBLL_LL_A6 }  NR1BEG2 BYP_ALT3 BYP_BOUNCE3  { IMUX_L7 CLBLL_LL_A1 }  IMUX_L15 CLBLL_LL_B1 }  IMUX_L44 CLBLL_LL_D4 }   { IMUX_L15 CLBLL_LL_B1 }   { NE2BEG3  { WR1BEG_S0 SR1BEG_S0 IMUX_L42 CLBLL_L_D6 }   { IMUX15 CLBLM_M_B1 }   { IMUX22 CLBLM_M_C3 }  NR1BEG3  { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }  IMUX_L37 CLBLL_L_D4 }   { NE2BEG3  { IMUX29 CLBLM_M_C2 }  IMUX15 CLBLM_M_B1 }  IMUX_L38 CLBLL_LL_D3 }  IMUX_L22 CLBLL_LL_C3 }  IMUX8 CLBLM_M_A5 }   { IMUX30 CLBLM_L_C5 }  IMUX46 CLBLM_L_D5 }  WW2BEG3  { IMUX39 CLBLM_L_D3 }  IMUX31 CLBLM_M_C5 }   { IMUX0 CLBLM_L_A3 }  IMUX25 CLBLM_L_B5 }  IMUX17 CLBLM_M_B3 }   { IMUX24 CLBLM_M_B5 }  IMUX47 CLBLM_M_D5 }   { IMUX_L26 CLBLL_L_B4 }  IMUX_L34 CLBLL_L_C6 }   [get_nets {state_reg[0]_rep__1_n_0}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { SR1BEG3 IMUX_L31 CLBLL_LL_C5 }   { WW2BEG2  { SR1BEG3  { IMUX_L23 CLBLL_L_C3 }   { IMUX_L7 CLBLL_LL_A1 }   { IMUX_L39 CLBLL_L_D3 }   { IMUX_L15 CLBLL_LL_B1 }   { SL1BEG3  { IMUX_L15 CLBLL_LL_B1 }   { SL1BEG3  { ER1BEG_S0  { IMUX24 CLBLM_M_B5 }   { IMUX1 CLBLM_M_A3 }   { IMUX32 CLBLM_M_C1 }  NR1BEG0  { IMUX17 CLBLM_M_B3 }   { IMUX1 CLBLM_M_A3 }  IMUX32 CLBLM_M_C1 }   { SL1BEG3  { SE2BEG3  { EE2BEG3  { NR1BEG3  { IMUX23 CLBLM_L_C3 }  EE2BEG3 IMUX22 CLBLM_M_C3 }  IMUX39 CLBLM_L_D3 }  SE2BEG3 SL1BEG3  { WW2BEG3 SR1BEG_S0 IMUX_L9 CLBLL_L_A5 }   { SE2BEG3  { IMUX39 CLBLM_L_D3 }   { IMUX14 CLBLM_L_B1 }   { IMUX30 CLBLM_L_C5 }   { IMUX6 CLBLM_L_A1 }  WL1BEG2  { IMUX_L5 CLBLL_L_A6 }   { IMUX_L21 CLBLL_L_C4 }   { IMUX_L28 CLBLL_LL_C4 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L2 CLBLL_LL_A2 }   { IMUX_L26 CLBLL_L_B4 }  IMUX_L18 CLBLL_LL_B2 }  SR1BEG_S0  { IMUX_L41 CLBLL_L_D1 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L9 CLBLL_L_A5 }  IMUX_L26 CLBLL_L_B4 }  SS2BEG3  { IMUX_L23 CLBLL_L_C3 }   { FAN_ALT3 FAN_BOUNCE3 IMUX_L3 CLBLL_L_A2 }   { IMUX_L46 CLBLL_L_D5 }  ER1BEG_S0  { IMUX17 CLBLM_M_B3 }  IMUX2 CLBLM_M_A2 }  SR1BEG_S0 ER1BEG1 EE2BEG1  { IMUX35 CLBLM_M_C6 }   { IMUX42 CLBLM_L_D6 }   { IMUX19 CLBLM_L_B2 }   { IMUX2 CLBLM_M_A2 }   { IMUX10 CLBLM_L_A4 }  IMUX27 CLBLM_M_B4 }   { SR1BEG_S0  { IMUX_L26 CLBLL_L_B4 }   { IMUX_L9 CLBLL_L_A5 }  SL1BEG0 IMUX_L0 CLBLL_L_A3 }   { IMUX_L7 CLBLL_LL_A1 }  IMUX_L31 CLBLL_LL_C5 }  SR1BEG_S0  { IMUX_L10 CLBLL_L_A4 }  IMUX_L25 CLBLL_L_B5 }   { NL1BEG2  { NE2BEG2  { IMUX35 CLBLM_M_C6 }   { IMUX44 CLBLM_M_D4 }   { EL1BEG1  { IMUX_L41 CLBLL_L_D1 }  IMUX_L2 CLBLL_LL_A2 }   { NW2BEG2  { IMUX_L19 CLBLL_L_B2 }   { NL1BEG1  { IMUX_L26 CLBLL_L_B4 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L9 CLBLL_L_A5 }  EE2BEG1  { SL1BEG1 IMUX_L34 CLBLL_L_C6 }   { ER1BEG2  { EL1BEG1 ER1BEG2  { IMUX44 CLBLM_M_D4 }   { SL1BEG2  { SS2BEG2 IMUX44 CLBLM_M_D4 }   { IMUX5 CLBLM_L_A6 }   { IMUX37 CLBLM_L_D4 }   { IMUX29 CLBLM_M_C2 }   { IMUX12 CLBLM_M_B6 }  WL1BEG1 WR1BEG3 IMUX45 CLBLM_M_D2 }  SS2BEG2 IMUX22 CLBLM_M_C3 }   { FAN_ALT5 FAN_BOUNCE5 IMUX9 CLBLM_L_A5 }  IMUX14 CLBLM_L_B1 }  NR1BEG1  { IMUX_L10 CLBLL_L_A4 }  IMUX_L19 CLBLL_L_B2 }   { IMUX_L20 CLBLL_L_C2 }  IMUX_L36 CLBLL_L_D2 }  NE2BEG2  { IMUX_L13 CLBLL_L_B6 }  NR1BEG2 IMUX_L45 CLBLL_LL_D2 }  NL1BEG1  { IMUX_L34 CLBLL_L_C6 }   { IMUX_L25 CLBLL_L_B5 }  IMUX_L9 CLBLL_L_A5 }   { IMUX_L30 CLBLL_L_C5 }  IMUX_L13 CLBLL_L_B6 }   { NL1BEG1  { IMUX_L10 CLBLL_L_A4 }   { WR1BEG2  { IMUX12 CLBLM_M_B6 }   { WL1BEG0 IMUX_L10 CLBLL_L_A4 }   { IMUX21 CLBLM_L_C4 }   { IMUX28 CLBLM_M_C4 }  IMUX44 CLBLM_M_D4 }   { EL1BEG0  { IMUX32 CLBLM_M_C1 }  IMUX47 CLBLM_M_D5 }  IMUX_L26 CLBLL_L_B4 }  IMUX_L37 CLBLL_L_D4 }   [get_nets {state_reg[0]_rep_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WL1BEG1  { IMUX3 CLBLM_L_A2 }   { IMUX19 CLBLM_L_B2 }  NL1BEG1  { IMUX26 CLBLM_L_B4 }  IMUX9 CLBLM_L_A5 }   [get_nets {state_reg[1]_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 FAN_ALT5 FAN_BOUNCE5 IMUX_L17 CLBLL_LL_B3 }   [get_nets {state_reg[1]_i_9_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EL1BEG_N3  { SL1BEG3  { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L23 CLBLL_L_C3 }   { IMUX_L39 CLBLL_L_D3 }  SR1BEG_S0  { SR1BEG1  { IMUX_L27 CLBLL_LL_B4 }   { IMUX_L20 CLBLL_L_C2 }   { IMUX_L36 CLBLL_L_D2 }   { IMUX_L44 CLBLL_LL_D4 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L3 CLBLL_L_A2 }   { SW2BEG1  { IMUX19 CLBLM_L_B2 }  SL1BEG1  { SL1BEG1  { WW2BEG1 ER1BEG2  { IMUX_L5 CLBLL_L_A6 }  NR1BEG2 IMUX_L4 CLBLL_LL_A6 }   { IMUX10 CLBLM_L_A4 }   { ER1BEG2  { BYP_ALT2 BYP_BOUNCE2 IMUX_L40 CLBLL_LL_D1 }   { IMUX_L45 CLBLL_LL_D2 }  IMUX_L28 CLBLL_LL_C4 }  SL1BEG1 ER1BEG2  { BYP_ALT2 BYP_BOUNCE2  { IMUX_L14 CLBLL_L_B1 }  IMUX_L8 CLBLL_LL_A5 }  IMUX_L36 CLBLL_L_D2 }   { IMUX42 CLBLM_L_D6 }   { FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLM_M_A5 }   { WL1BEG0  { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L41 CLBLL_L_D1 }  IMUX_L25 CLBLL_L_B5 }   { IMUX35 CLBLM_M_C6 }   { IMUX34 CLBLM_L_C6 }   { ER1BEG2 IMUX_L37 CLBLL_L_D4 }   { BYP_ALT5 BYP_BOUNCE5 IMUX45 CLBLM_M_D2 }  IMUX18 CLBLM_M_B2 }   { SR1BEG2 FAN_ALT1 FAN_BOUNCE1  { IMUX_L42 CLBLL_L_D6 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L26 CLBLL_L_B4 }  IMUX_L2 CLBLL_LL_A2 }   { SE2BEG1  { IMUX10 CLBLM_L_A4 }   { EL1BEG0 SE2BEG0  { SS2BEG0  { IMUX18 CLBLM_M_B2 }  IMUX40 CLBLM_M_D1 }   { BYP_ALT0 BYP_BOUNCE0  { IMUX20 CLBLM_L_C2 }  IMUX36 CLBLM_L_D2 }  IMUX16 CLBLM_L_B3 }  IMUX26 CLBLM_L_B4 }  WL1BEG0  { NW2BEG1 EL1BEG0  { IMUX9 CLBLM_L_A5 }  IMUX31 CLBLM_M_C5 }   { FAN_ALT2 FAN_BOUNCE2  { BYP_ALT0 BYP_BOUNCE0 IMUX44 CLBLM_M_D4 }   { IMUX6 CLBLM_L_A1 }   { IMUX46 CLBLM_L_D5 }  IMUX22 CLBLM_M_C3 }   { IMUX17 CLBLM_M_B3 }  NN2BEG1  { IMUX26 CLBLM_L_B4 }   { IMUX34 CLBLM_L_C6 }  IMUX42 CLBLM_L_D6 }  IMUX_L26 CLBLL_L_B4 }   { IMUX_L22 CLBLL_LL_C3 }   { FAN_ALT3 FAN_BOUNCE3  { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }   { NE2BEG3  { IMUX22 CLBLM_M_C3 }   { IMUX23 CLBLM_L_C3 }  NN2BEG3  { IMUX29 CLBLM_M_C2 }   { EE2BEG3  { IMUX14 CLBLM_L_B1 }   { NN2BEG3  { NL1BEG2  { FAN_ALT7 FAN_BOUNCE7 IMUX32 CLBLM_M_C1 }   { IMUX4 CLBLM_M_A6 }   { IMUX36 CLBLM_L_D2 }  IMUX20 CLBLM_L_C2 }   { SR1BEG3  { IMUX47 CLBLM_M_D5 }  IMUX39 CLBLM_L_D3 }   { IMUX14 CLBLM_L_B1 }   { IMUX45 CLBLM_M_D2 }  FAN_ALT3 FAN_BOUNCE3 IMUX3 CLBLM_L_A2 }   { IMUX22 CLBLM_M_C3 }  SS6BEG3 NR1BEG3 IMUX38 CLBLM_M_D3 }   { NN2BEG3  { IMUX37 CLBLM_L_D4 }  IMUX23 CLBLM_L_C3 }  NL1BEG2  { EL1BEG1  { ER1BEG2 IMUX14 CLBLM_L_B1 }  EL1BEG0 IMUX9 CLBLM_L_A5 }   { WR1BEG3  { IMUX_L46 CLBLL_L_D5 }   { NL1BEG2  { IMUX_L19 CLBLL_L_B2 }  IMUX_L36 CLBLL_L_D2 }  NN2BEG3 IMUX_L23 CLBLL_L_C3 }  FAN_ALT6 FAN_BOUNCE6 IMUX33 CLBLM_L_C1 }   { ER1BEG_S0  { IMUX25 CLBLM_L_B5 }   { IMUX1 CLBLM_M_A3 }   { IMUX40 CLBLM_M_D1 }  IMUX18 CLBLM_M_B2 }  IMUX_L15 CLBLL_LL_B1 }   [get_nets {state_reg[1]_rep__0_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { SS2BEG1  { SR1BEG2 IMUX13 CLBLM_L_B6 }   { NR1BEG1  { IMUX42 CLBLM_L_D6 }  NE2BEG1 IMUX_L33 CLBLL_L_C1 }  IMUX43 CLBLM_M_D6 }   { NE2BEG1  { IMUX_L42 CLBLL_L_D6 }  IMUX_L25 CLBLL_L_B5 }   { SE2BEG1  { IMUX_L18 CLBLL_LL_B2 }  IMUX_L2 CLBLL_LL_A2 }   { ER1BEG2  { NR1BEG2  { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L5 CLBLL_L_A6 }   { NN2BEG2  { NW2BEG2  { WL1BEG0  { NL1BEG0  { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L8 CLBLL_LL_A5 }  NN2BEG1  { NL1BEG0  { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L16 CLBLL_L_B3 }   { IMUX_L8 CLBLL_LL_A5 }  IMUX_L32 CLBLL_LL_C1 }   { NN2BEG1  { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L41 CLBLL_L_D1 }   { IMUX_L33 CLBLL_L_C1 }   { IMUX_L19 CLBLL_L_B2 }   { IMUX_L10 CLBLL_L_A4 }   { BYP_ALT4 BYP_BOUNCE4  { IMUX_L22 CLBLL_LL_C3 }  IMUX_L38 CLBLL_LL_D3 }   { NR1BEG1  { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L10 CLBLL_L_A4 }   { NL1BEG0  { IMUX_L47 CLBLL_LL_D5 }   { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L40 CLBLL_LL_D1 }  IMUX_L32 CLBLL_LL_C1 }   { NR1BEG1  { IMUX_L26 CLBLL_L_B4 }   { GFAN1 IMUX_L6 CLBLL_L_A1 }   { NL1BEG0  { IMUX_L39 CLBLL_L_D3 }   { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L16 CLBLL_L_B3 }   { IMUX_L8 CLBLL_LL_A5 }   { BYP_ALT0 BYP_BOUNCE0  { IMUX_L36 CLBLL_L_D2 }   { IMUX_L28 CLBLL_LL_C4 }  IMUX_L20 CLBLL_L_C2 }  IMUX_L0 CLBLL_L_A3 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L11 CLBLL_LL_A4 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L19 CLBLL_L_B2 }   { GFAN0  { IMUX_L24 CLBLL_LL_B5 }  IMUX_L33 CLBLL_L_C1 }   { IMUX_L11 CLBLL_LL_A4 }  NE2BEG1  { IMUX18 CLBLM_M_B2 }   { IMUX11 CLBLM_M_A4 }   { NR1BEG1  { NW2BEG1  { IMUX_L17 CLBLL_LL_B3 }  IMUX_L2 CLBLL_LL_A2 }   { IMUX27 CLBLM_M_B4 }  IMUX2 CLBLM_M_A2 }  FAN_ALT2 FAN_BOUNCE2 IMUX32 CLBLM_M_C1 }   { EL1BEG0  { IMUX31 CLBLM_M_C5 }   { IMUX32 CLBLM_M_C1 }  IMUX24 CLBLM_M_B5 }  IMUX_L11 CLBLL_LL_A4 }   { BYP_ALT4 BYP_BOUNCE4  { IMUX_L38 CLBLL_LL_D3 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }  IMUX_L22 CLBLL_LL_C3 }  EL1BEG0  { NR1BEG0  { WR1BEG1 IMUX_L10 CLBLL_L_A4 }   { IMUX17 CLBLM_M_B3 }   { IMUX40 CLBLM_M_D1 }  IMUX1 CLBLM_M_A3 }  IMUX1 CLBLM_M_A3 }   { IMUX12 CLBLM_M_B6 }  BYP_ALT5 BYP_BOUNCE5 IMUX7 CLBLM_M_A1 }   { NE2BEG2  { IMUX5 CLBLM_L_A6 }  FAN_ALT7 FAN_BOUNCE7 IMUX16 CLBLM_L_B3 }  BYP_ALT5 BYP_BOUNCE5 IMUX_L23 CLBLL_L_C3 }  IMUX_L44 CLBLL_LL_D4 }   { EL1BEG1 IMUX18 CLBLM_M_B2 }  IMUX_L14 CLBLL_L_B1 }   { WL1BEG0 IMUX_L2 CLBLL_LL_A2 }  BYP_ALT5 BYP_BOUNCE5  { IMUX23 CLBLM_L_C3 }  IMUX37 CLBLM_L_D4 }   [get_nets {state_reg[1]_rep__1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX27 CLBLM_M_B4 }   { IMUX11 CLBLM_M_A4 }   { SL1BEG1  { IMUX11 CLBLM_M_A4 }   { IMUX27 CLBLM_M_B4 }   { SL1BEG1  { SE2BEG1 IMUX_L19 CLBLL_L_B2 }   { SS2BEG1  { SE2BEG1  { WL1BEG0 WR1BEG2  { IMUX_L20 CLBLL_L_C2 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L9 CLBLL_L_A5 }   { IMUX_L26 CLBLL_L_B4 }   { IMUX_L10 CLBLL_L_A4 }   { FAN_ALT2 FAN_BOUNCE2  { IMUX_L46 CLBLL_L_D5 }  IMUX_L32 CLBLL_LL_C1 }  SL1BEG1  { IMUX_L3 CLBLL_L_A2 }   { FAN_ALT2 FAN_BOUNCE2 IMUX_L16 CLBLL_L_B3 }  SR1BEG2  { ER1BEG3  { IMUX46 CLBLM_L_D5 }  FAN_ALT3 FAN_BOUNCE3  { FAN_ALT1 FAN_BOUNCE1 IMUX26 CLBLM_L_B4 }  IMUX3 CLBLM_L_A2 }  IMUX_L29 CLBLL_LL_C2 }   { IMUX11 CLBLM_M_A4 }   { IMUX12 CLBLM_M_B6 }  ER1BEG2 NE2BEG2 IMUX21 CLBLM_L_C4 }  WL1BEG0 IMUX_L10 CLBLL_L_A4 }  WL1BEG0  { IMUX_L1 CLBLL_LL_A3 }   { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L25 CLBLL_L_B5 }   { IMUX_L32 CLBLL_LL_C1 }  NL1BEG0  { IMUX_L24 CLBLL_LL_B5 }   { NR1BEG0 IMUX_L25 CLBLL_L_B5 }  IMUX_L8 CLBLL_LL_A5 }   { NR1BEG1  { IMUX2 CLBLM_M_A2 }   { IMUX27 CLBLM_M_B4 }   { WR1BEG2  { SR1BEG2  { IMUX_L21 CLBLL_L_C4 }   { IMUX_L14 CLBLL_L_B1 }   { IMUX_L6 CLBLL_L_A1 }   { IMUX_L46 CLBLL_L_D5 }  ER1BEG3  { IMUX31 CLBLM_M_C5 }  EE2BEG3  { NE2BEG3  { SE2BEG3 IMUX22 CLBLM_M_C3 }  WR1BEG_S0 IMUX24 CLBLM_M_B5 }  IMUX39 CLBLM_L_D3 }   { NN2BEG2  { EE2BEG2 IMUX_L28 CLBLL_LL_C4 }   { IMUX_L21 CLBLL_L_C4 }  NL1BEG1  { EL1BEG0  { IMUX31 CLBLM_M_C5 }  IMUX47 CLBLM_M_D5 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L25 CLBLL_L_B5 }   { NL1BEG1  { NL1BEG0  { EE2BEG0  { ER1BEG1  { IMUX27 CLBLM_M_B4 }   { IMUX4 CLBLM_M_A6 }   { NR1BEG1  { IMUX27 CLBLM_M_B4 }   { IMUX11 CLBLM_M_A4 }   { IMUX35 CLBLM_M_C6 }  EE2BEG1  { IMUX18 CLBLM_M_B2 }  IMUX35 CLBLM_M_C6 }  IMUX35 CLBLM_M_C6 }  IMUX_L1 CLBLL_LL_A3 }   { IMUX_L0 CLBLL_L_A3 }  NN2BEG0  { IMUX_L39 CLBLL_L_D3 }   { NL1BEG_N3  { IMUX_L6 CLBLL_L_A1 }  IMUX_L37 CLBLL_L_D4 }  IMUX_L16 CLBLL_L_B3 }  IMUX_L9 CLBLL_L_A5 }  IMUX_L20 CLBLL_L_C2 }   { NR1BEG1  { IMUX34 CLBLM_L_C6 }   { IMUX18 CLBLM_M_B2 }   { IMUX43 CLBLM_M_D6 }  IMUX35 CLBLM_M_C6 }  IMUX43 CLBLM_M_D6 }  EL1BEG0  { SE2BEG0  { IMUX8 CLBLM_M_A5 }   { IMUX32 CLBLM_M_C1 }   { IMUX9 CLBLM_L_A5 }   { SS2BEG0  { IMUX10 CLBLM_L_A4 }   { IMUX25 CLBLM_L_B5 }  SW6BEG0 ER1BEG1  { IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }   { IMUX17 CLBLM_M_B3 }  IMUX25 CLBLM_L_B5 }   { EL1BEG_N3  { SL1BEG3  { IMUX6 CLBLM_L_A1 }   { SR1BEG_S0  { IMUX41 CLBLM_L_D1 }   { IMUX25 CLBLM_L_B5 }  IMUX34 CLBLM_L_C6 }   { IMUX7 CLBLM_M_A1 }   { IMUX22 CLBLM_M_C3 }  IMUX15 CLBLM_M_B1 }   { IMUX23 CLBLM_L_C3 }  IMUX45 CLBLM_M_D2 }  IMUX_L32 CLBLL_LL_C1 }   [get_nets {state_reg[1]_rep_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { SW2BEG2  { NW2BEG3 BYP_ALT6 BYP_BOUNCE6 BYP_ALT7 BYP7 CLBLM_L_DX }  FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  SL1BEG2 WL1BEG1 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {state_reg[2]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L43 CLBLL_LL_D6 }   { NN2BEG1  { NW2BEG1  { NN6BEG1 WR1BEG2  { IMUX_L13 CLBLL_L_B6 }  IMUX_L21 CLBLL_L_C4 }   { WR1BEG2  { SR1BEG2  { IMUX_L37 CLBLL_L_D4 }   { IMUX_L14 CLBLL_L_B1 }  IMUX_L21 CLBLL_L_C4 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L36 CLBLL_L_D2 }   { IMUX1 CLBLM_M_A3 }  IMUX18 CLBLM_M_B2 }   { IMUX_L42 CLBLL_L_D6 }  EL1BEG0  { BYP_ALT0 BYP_BOUNCE0 IMUX42 CLBLM_L_D6 }   { IMUX24 CLBLM_M_B5 }   { IMUX1 CLBLM_M_A3 }  EE2BEG0  { IMUX9 CLBLM_L_A5 }   { NE2BEG0 WR1BEG1  { IMUX41 CLBLM_L_D1 }   { BYP_ALT1 BYP_BOUNCE1  { GFAN0 IMUX8 CLBLM_M_A5 }  IMUX29 CLBLM_M_C2 }  IMUX34 CLBLM_L_C6 }  IMUX25 CLBLM_L_B5 }   { NE2BEG1 IMUX42 CLBLM_L_D6 }   { SS2BEG1  { SE2BEG1  { IMUX2 CLBLM_M_A2 }   { IMUX26 CLBLM_L_B4 }   { IMUX18 CLBLM_M_B2 }  SS2BEG1  { IMUX26 CLBLM_L_B4 }   { SL1BEG1 IMUX19 CLBLM_L_B2 }   { IMUX3 CLBLM_L_A2 }  EE2BEG1  { SS2BEG1  { IMUX19 CLBLM_L_B2 }   { IMUX3 CLBLM_L_A2 }  SS2BEG1  { IMUX11 CLBLM_M_A4 }  IMUX27 CLBLM_M_B4 }   { IMUX43 CLBLM_M_D6 }  FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLM_M_A5 }   { IMUX_L27 CLBLL_LL_B4 }   { IMUX_L11 CLBLL_LL_A4 }   { WL1BEG0  { IMUX25 CLBLM_L_B5 }   { NL1BEG0  { IMUX24 CLBLM_M_B5 }   { IMUX0 CLBLM_L_A3 }   { IMUX16 CLBLM_L_B3 }  IMUX8 CLBLM_M_A5 }  IMUX9 CLBLM_L_A5 }   { SL1BEG1  { IMUX_L10 CLBLL_L_A4 }   { SR1BEG2  { IMUX_L22 CLBLL_LL_C3 }  SL1BEG2  { IMUX_L21 CLBLL_L_C4 }   { IMUX_L37 CLBLL_L_D4 }   { IMUX_L13 CLBLL_L_B6 }   { SR1BEG3  { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L39 CLBLL_L_D3 }   { SR1BEG_S0  { IMUX_L25 CLBLL_L_B5 }  SS2BEG0  { IMUX_L32 CLBLL_LL_C1 }  IMUX_L1 CLBLL_LL_A3 }  IMUX_L7 CLBLL_LL_A1 }   { IMUX_L45 CLBLL_LL_D2 }   { IMUX_L29 CLBLL_LL_C2 }   { IMUX_L12 CLBLL_LL_B6 }  ER1BEG3  { IMUX0 CLBLM_L_A3 }  IMUX16 CLBLM_L_B3 }   { SW2BEG1  { SL1BEG1  { SL1BEG1  { SS2BEG1  { SE2BEG1  { NR1BEG1 IMUX_L43 CLBLL_LL_D6 }  FAN_ALT2 FAN_BOUNCE2 IMUX_L16 CLBLL_L_B3 }   { IMUX3 CLBLM_L_A2 }  WL1BEG0 IMUX_L10 CLBLL_L_A4 }   { IMUX35 CLBLM_M_C6 }   { SR1BEG2  { ER1BEG3  { IMUX_L0 CLBLL_L_A3 }   { IMUX_L46 CLBLL_L_D5 }   { ER1BEG_S0 IMUX9 CLBLM_L_A5 }   { FAN_ALT3 FAN_BOUNCE3  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L3 CLBLL_L_A2 }   { IMUX_L31 CLBLL_LL_C5 }  SS2BEG3 IMUX_L46 CLBLL_L_D5 }   { FAN_ALT1 FAN_BOUNCE1  { IMUX2 CLBLM_M_A2 }  IMUX12 CLBLM_M_B6 }   { IMUX21 CLBLM_L_C4 }  IMUX46 CLBLM_L_D5 }   { IMUX3 CLBLM_L_A2 }   { IMUX42 CLBLM_L_D6 }   { IMUX26 CLBLM_L_B4 }  SW2BEG1  { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L27 CLBLL_LL_B4 }  IMUX2 CLBLM_M_A2 }  IMUX3 CLBLM_L_A2 }   { ER1BEG2  { NR1BEG2  { IMUX13 CLBLM_L_B6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }   { IMUX5 CLBLM_L_A6 }  IMUX28 CLBLM_M_C4 }   { WL1BEG0  { IMUX25 CLBLM_L_B5 }   { IMUX33 CLBLM_L_C1 }  IMUX41 CLBLM_L_D1 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L18 CLBLL_LL_B2 }  IMUX_L26 CLBLL_L_B4 }  ER1BEG2  { IMUX45 CLBLM_M_D2 }   { IMUX28 CLBLM_M_C4 }   { EE2BEG2  { NN2BEG2  { IMUX27 CLBLM_M_B4 }   { IMUX35 CLBLM_M_C6 }   { NL1BEG1  { IMUX10 CLBLM_L_A4 }  IMUX26 CLBLM_L_B4 }   { NR1BEG2  { IMUX44 CLBLM_M_D4 }  IMUX37 CLBLM_L_D4 }  NN2BEG2 IMUX43 CLBLM_M_D6 }  IMUX29 CLBLM_M_C2 }   { IMUX21 CLBLM_L_C4 }  IMUX36 CLBLM_L_D2 }   { IMUX_L3 CLBLL_L_A2 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L19 CLBLL_L_B2 }  IMUX_L11 CLBLL_LL_A4 }   [get_nets {state_reg[2]_rep__0_n_0}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { IMUX_L36 CLBLL_L_D2 }   { NR1BEG2  { EL1BEG1  { IMUX18 CLBLM_M_B2 }   { IMUX11 CLBLM_M_A4 }  EL1BEG0 NE2BEG0  { IMUX24 CLBLM_M_B5 }  IMUX32 CLBLM_M_C1 }   { NR1BEG2  { IMUX_L20 CLBLL_L_C2 }  NL1BEG1  { IMUX_L17 CLBLL_LL_B3 }   { IMUX_L1 CLBLL_LL_A3 }   { NL1BEG0  { NL1BEG_N3 IMUX_L30 CLBLL_L_C5 }  BYP_ALT0 BYP_L0 CLBLL_L_AX }   { WR1BEG2  { FAN_ALT7 FAN_BOUNCE7 IMUX42 CLBLM_L_D6 }   { NW2BEG2  { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L11 CLBLL_LL_A4 }  NN2BEG2  { IMUX_L44 CLBLL_LL_D4 }   { EL1BEG1  { IMUX18 CLBLM_M_B2 }   { BYP_ALT4 BYP_BOUNCE4 IMUX38 CLBLM_M_D3 }  NR1BEG1 IMUX35 CLBLM_M_C6 }   { NR1BEG2  { IMUX_L21 CLBLL_L_C4 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L37 CLBLL_L_D4 }   { NR1BEG2  { IMUX_L13 CLBLL_L_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L29 CLBLL_LL_C2 }   { IMUX_L45 CLBLL_LL_D2 }  NL1BEG1  { EL1BEG0 IMUX8 CLBLM_M_A5 }   { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L2 CLBLL_LL_A2 }   { NE2BEG1  { IMUX18 CLBLM_M_B2 }  IMUX11 CLBLM_M_A4 }   { NN2BEG1  { IMUX_L18 CLBLL_LL_B2 }  IMUX_L11 CLBLL_LL_A4 }   { NR1BEG1  { IMUX_L19 CLBLL_L_B2 }   { IMUX_L18 CLBLL_LL_B2 }   { IMUX_L10 CLBLL_L_A4 }   { IMUX_L35 CLBLL_LL_C6 }  GFAN1 IMUX_L7 CLBLL_LL_A1 }  IMUX_L10 CLBLL_L_A4 }   { NL1BEG1  { IMUX_L9 CLBLL_L_A5 }   { IMUX_L18 CLBLL_LL_B2 }  IMUX_L41 CLBLL_L_D1 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L45 CLBLL_LL_D2 }  IMUX_L28 CLBLL_LL_C4 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L28 CLBLL_LL_C4 }  IMUX43 CLBLM_M_D6 }  EL1BEG0 BYP_ALT0  { BYP0 CLBLM_L_AX }  BYP_BOUNCE0  { IMUX2 CLBLM_M_A2 }  IMUX44 CLBLM_M_D4 }   { IMUX_L36 CLBLL_L_D2 }  NN2BEG2 IMUX_L36 CLBLL_L_D2 }   { WR1BEG3  { WL1BEG1  { SR1BEG2  { IMUX_L14 CLBLL_L_B1 }   { SL1BEG2  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L5 CLBLL_L_A6 }   { IMUX_L12 CLBLL_LL_B6 }   { SL1BEG2  { SL1BEG2 IMUX_L5 CLBLL_L_A6 }   { IMUX_L4 CLBLL_LL_A6 }   { ER1BEG3  { SL1BEG3  { SS2BEG3  { SL1BEG3  { SL1BEG3 SE2BEG3  { EL1BEG2  { IMUX36 CLBLM_L_D2 }   { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }   { IMUX_L22 CLBLL_LL_C3 }   { IMUX_L15 CLBLL_LL_B1 }  IMUX_L7 CLBLL_LL_A1 }  SE2BEG3  { IMUX_L39 CLBLL_L_D3 }   { IMUX_L14 CLBLL_L_B1 }  IMUX_L6 CLBLL_L_A1 }   { SW2BEG3 SR1BEG_S0  { IMUX_L34 CLBLL_L_C6 }  IMUX_L10 CLBLL_L_A4 }   { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }  IMUX14 CLBLM_L_B1 }   { IMUX47 CLBLM_M_D5 }   { IMUX15 CLBLM_M_B1 }   { IMUX7 CLBLM_M_A1 }  SE2BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L3 CLBLL_L_A2 }  EL1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }  IMUX4 CLBLM_M_A6 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }   { IMUX_L36 CLBLL_L_D2 }  IMUX_L13 CLBLL_L_B6 }   { IMUX_L21 CLBLL_L_C4 }  SE2BEG2  { IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  IMUX_L3 CLBLL_L_A2 }   { NL1BEG2  { IMUX27 CLBLM_M_B4 }   { IMUX28 CLBLM_M_C4 }   { IMUX43 CLBLM_M_D6 }  WR1BEG3  { IMUX_L6 CLBLL_L_A1 }   { IMUX_L23 CLBLL_L_C3 }  IMUX_L14 CLBLL_L_B1 }   { IMUX23 CLBLM_L_C3 }   { IMUX45 CLBLM_M_D2 }   { IMUX29 CLBLM_M_C2 }  IMUX15 CLBLM_M_B1 }  SL1BEG2  { IMUX_L20 CLBLL_L_C2 }   { IMUX_L13 CLBLL_L_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L44 CLBLL_LL_D4 }  IMUX_L28 CLBLL_LL_C4 }   [get_nets {state_reg[2]_rep_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SL1BEG2 SW2BEG2 IMUX_L13 CLBLL_L_B6 }   [get_nets {state_reg[4]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { WL1BEG_N3  { WR1BEG1 WR1BEG2  { SR1BEG2  { ER1BEG3 IMUX31 CLBLM_M_C5 }  SR1BEG3  { WL1BEG2  { IMUX21 CLBLM_L_C4 }   { IMUX6 CLBLM_L_A1 }  IMUX14 CLBLM_L_B1 }  IMUX_L7 CLBLL_LL_A1 }   { WR1BEG3 IMUX7 CLBLM_M_A1 }  IMUX_L4 CLBLL_LL_A6 }   { SW2BEG3  { WW2BEG3 IMUX7 CLBLM_M_A1 }   { IMUX38 CLBLM_M_D3 }  FAN_ALT3 FAN_BOUNCE3 IMUX19 CLBLM_L_B2 }  WL1BEG2  { FAN_ALT1 FAN_BOUNCE1 IMUX42 CLBLM_L_D6 }  IMUX21 CLBLM_L_C4 }  IMUX1 CLBLM_M_A3 }   [get_nets {w_qspi_cs_n}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW6BEG0 WW2BEG3 WR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {w_qspi_dat[0]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NW6BEG0 WL1BEG2 WW2BEG2 IMUX21 CLBLM_L_C4 }   [get_nets {w_qspi_dat[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NW6BEG1 WL1BEG_N3 WW2BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {w_qspi_dat[2]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NW6BEG2 WL1BEG0 WW2BEG0 IMUX2 CLBLM_M_A2 }   [get_nets {w_qspi_dat[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { WW2BEG0 IMUX25 CLBLM_L_B5 }  IMUX0 CLBLM_L_A3 }   [get_nets {w_qspi_mod[0]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NN2BEG0 NR1BEG0  { NR1BEG0  { NW2BEG0  { SR1BEG_S0  { IMUX_L9 CLBLL_L_A5 }  IMUX_L26 CLBLL_L_B4 }   { FAN_ALT3 FAN_BOUNCE3 IMUX_L21 CLBLL_L_C4 }   { IMUX_L7 CLBLL_LL_A1 }  WL1BEG2  { IMUX6 CLBLM_L_A1 }   { IMUX14 CLBLM_L_B1 }  SR1BEG3  { SL1BEG3 SL1BEG3  { IMUX6 CLBLM_L_A1 }  IMUX14 CLBLM_L_B1 }  IMUX7 CLBLM_M_A1 }   { IMUX1 CLBLM_M_A3 }   { IMUX24 CLBLM_M_B5 }  IMUX0 CLBLM_L_A3 }   { IMUX25 CLBLM_L_B5 }  IMUX0 CLBLM_L_A3 }   { NL1BEG_N3 IMUX6 CLBLM_L_A1 }  WW2BEG0  { IMUX26 CLBLM_L_B4 }   { IMUX18 CLBLM_M_B2 }  IMUX10 CLBLM_L_A4 }   [get_nets {w_qspi_mod[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { IMUX41 CLBLM_L_D1 }   { IMUX9 CLBLM_L_A5 }   { EE2BEG0  { SS6BEG0  { SL1BEG0  { IMUX9 CLBLM_L_A5 }   { SL1BEG0  { IMUX9 CLBLM_L_A5 }   { ER1BEG1  { IMUX_L11 CLBLM_M_A4 }   { IMUX_L3 CLBLM_L_A2 }  IMUX_L20 CLBLM_L_C2 }   { IMUX16 CLBLM_L_B3 }   { IMUX8 CLBLM_M_A5 }   { IMUX33 CLBLM_L_C1 }  SE2BEG0  { SL1BEG0  { IMUX_L17 CLBLM_M_B3 }   { IMUX_L33 CLBLM_L_C1 }   { SL1BEG0 IMUX_L9 CLBLM_L_A5 }   { IMUX_L0 CLBLM_L_A3 }  IMUX_L16 CLBLM_L_B3 }   { IMUX_L0 CLBLM_L_A3 }   { IMUX_L1 CLBLM_M_A3 }   { IMUX_L17 CLBLM_M_B3 }  WL1BEG_N3  { IMUX15 CLBLM_M_B1 }   { SR1BEG_S0  { IMUX25 CLBLM_L_B5 }  IMUX10 CLBLM_L_A4 }  IMUX7 CLBLM_M_A1 }  IMUX1 CLBLM_M_A3 }  SE2BEG0  { IMUX_L9 CLBLM_L_A5 }   { IMUX_L8 CLBLM_M_A5 }  NR1BEG0  { IMUX_L17 CLBLM_M_B3 }   { IMUX_L8 CLBLM_M_A5 }   { NR1BEG0  { IMUX_L24 CLBLM_M_B5 }  IMUX_L1 CLBLM_M_A3 }   { WR1BEG1  { IMUX11 CLBLM_M_A4 }   { IMUX19 CLBLM_L_B2 }  IMUX10 CLBLM_L_A4 }  NN2BEG0  { IMUX_L17 CLBLM_M_B3 }  IMUX_L1 CLBLM_M_A3 }   { NR1BEG0 IMUX25 CLBLM_L_B5 }   { IMUX41 CLBLM_L_D1 }   { ER1BEG1  { IMUX_L19 CLBLM_L_B2 }   { IMUX_L35 CLBLM_M_C6 }   { IMUX_L27 CLBLM_M_B4 }  NR1BEG1  { IMUX_L27 CLBLM_M_B4 }  WR1BEG2 IMUX36 CLBLM_L_D2 }   { IMUX17 CLBLM_M_B3 }   { IMUX16 CLBLM_L_B3 }   { IMUX40 CLBLM_M_D1 }  IMUX9 CLBLM_L_A5 }   { IMUX25 CLBLM_L_B5 }   { NR1BEG0  { IMUX17 CLBLM_M_B3 }   { WR1BEG1 SW2BEG0 IMUX2 CLBLM_M_A2 }  NL1BEG_N3  { NR1BEG3  { IMUX6 CLBLM_L_A1 }  EE2BEG3  { FAN_ALT1 FAN_BOUNCE1 IMUX4 CLBLM_M_A6 }   { EL1BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX6 CLBLM_L_A1 }  IMUX5 CLBLM_L_A6 }  IMUX1 CLBLM_M_A3 }   [get_nets {w_qspi_sck}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { NR1BEG2  { NL1BEG1 NR1BEG1 IMUX_L18 CLBLL_LL_B2 }  IMUX_L29 CLBLL_LL_C2 }   { EE2BEG2  { IMUX_L13 CLBLL_L_B6 }   { SE2BEG2  { IMUX28 CLBLM_M_C4 }  IMUX13 CLBLM_L_B6 }  SL1BEG2  { SW2BEG2 SL1BEG2  { ER1BEG3  { SS2BEG3  { IMUX_L39 CLBLL_L_D3 }   { IMUX_L38 CLBLL_LL_D3 }  SR1BEG_S0  { IMUX_L10 CLBLL_L_A4 }  IMUX_L26 CLBLL_L_B4 }   { SE2BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX5 CLBLM_L_A6 }   { IMUX31 CLBLM_M_C5 }   { IMUX14 CLBLM_L_B1 }   { IMUX38 CLBLM_M_D3 }  EE2BEG3  { IMUX14 CLBLM_L_B1 }  NR1BEG3  { IMUX39 CLBLM_L_D3 }   { NR1BEG3 IMUX15 CLBLM_M_B1 }   { IMUX23 CLBLM_L_C3 }  IMUX7 CLBLM_M_A1 }  NE2BEG3 IMUX38 CLBLM_M_D3 }  IMUX13 CLBLM_L_B6 }  SR1BEG3 IMUX_L15 CLBLL_LL_B1 }   { IMUX_L4 CLBLL_LL_A6 }  IMUX_L20 CLBLL_L_C2 }   [get_nets {write_in_progress}]
set_property ROUTE  { CLBLL_L_D CLBLL_LOGIC_OUTS11 IMUX_L30 CLBLL_L_C5 }   [get_nets {write_in_progress_i_2_n_0}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 NR1BEG3 IMUX_L23 CLBLL_L_C3 }   [get_nets {write_in_progress_i_4_n_0}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 IMUX_L21 CLBLL_L_C4 }   [get_nets {write_in_progress_reg_i_3_n_0}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 NN6BEG2 NR1BEG2 EL1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {write_protect_i_2_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 IMUX5 CLBLM_L_A6 }   [get_nets {write_protect_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 IMUX30 CLBLM_L_C5 }   [get_nets {write_protect_i_4_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SS2BEG1 IMUX20 CLBLM_L_C2 }   [get_nets {write_protect_i_5_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX0 CLBLM_L_A3 }   { NN2BEG0  { EE2BEG0 IMUX25 CLBLM_L_B5 }  IMUX0 CLBLM_L_A3 }  ER1BEG1  { SE2BEG1  { IMUX10 CLBLM_L_A4 }   { EL1BEG0  { EL1BEG_N3 IMUX37 CLBLM_L_D4 }  NE2BEG0  { NL1BEG_N3  { IMUX30 CLBLM_L_C5 }   { IMUX46 CLBLM_L_D5 }  NL1BEG2 IMUX28 CLBLM_M_C4 }  IMUX1 CLBLM_M_A3 }  EE2BEG1 IMUX10 CLBLM_L_A4 }   { NR1BEG1 NR1BEG1  { NR1BEG1  { NW2BEG1  { NW2BEG1 IMUX_L18 CLBLL_LL_B2 }   { SS6BEG0 ER1BEG1  { IMUX_L3 CLBLL_L_A2 }   { IMUX_L42 CLBLL_L_D6 }  IMUX_L43 CLBLL_LL_D6 }  WR1BEG2 IMUX_L44 CLBLL_LL_D4 }  IMUX_L26 CLBLL_L_B4 }  IMUX_L27 CLBLL_LL_B4 }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {write_protect_reg_n_0}]
