# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_adder_4_yosys_out.blif
write_verilog adder_4_output_verilog.v
