/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RX */
#define RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RX__0__MASK 0x40u
#define RX__0__PC CYREG_PRT12_PC6
#define RX__0__PORT 12u
#define RX__0__SHIFT 6u
#define RX__AG CYREG_PRT12_AG
#define RX__BIE CYREG_PRT12_BIE
#define RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX__BYP CYREG_PRT12_BYP
#define RX__DM0 CYREG_PRT12_DM0
#define RX__DM1 CYREG_PRT12_DM1
#define RX__DM2 CYREG_PRT12_DM2
#define RX__DR CYREG_PRT12_DR
#define RX__INP_DIS CYREG_PRT12_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX__MASK 0x40u
#define RX__PORT 12u
#define RX__PRT CYREG_PRT12_PRT
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX__PS CYREG_PRT12_PS
#define RX__SHIFT 6u
#define RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX__SLW CYREG_PRT12_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define TX__0__MASK 0x80u
#define TX__0__PC CYREG_PRT12_PC7
#define TX__0__PORT 12u
#define TX__0__SHIFT 7u
#define TX__AG CYREG_PRT12_AG
#define TX__BIE CYREG_PRT12_BIE
#define TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX__BYP CYREG_PRT12_BYP
#define TX__DM0 CYREG_PRT12_DM0
#define TX__DM1 CYREG_PRT12_DM1
#define TX__DM2 CYREG_PRT12_DM2
#define TX__DR CYREG_PRT12_DR
#define TX__INP_DIS CYREG_PRT12_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX__MASK 0x80u
#define TX__PORT 12u
#define TX__PRT CYREG_PRT12_PRT
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX__PS CYREG_PRT12_PS
#define TX__SHIFT 7u
#define TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX__SLW CYREG_PRT12_SLW

/* ADC */
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB15_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB15_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB15_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB15_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB15_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB13_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB13_ST
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u
#define ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IntClock__INDEX 0x00u
#define ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IntClock__PM_ACT_MSK 0x01u
#define ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IntClock__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x01u
#define ADC_IRQ__INTC_NUMBER 0u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* F_1 */
#define F_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define F_1__0__MASK 0x01u
#define F_1__0__PC CYREG_PRT3_PC0
#define F_1__0__PORT 3u
#define F_1__0__SHIFT 0u
#define F_1__AG CYREG_PRT3_AG
#define F_1__AMUX CYREG_PRT3_AMUX
#define F_1__BIE CYREG_PRT3_BIE
#define F_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_1__BYP CYREG_PRT3_BYP
#define F_1__CTL CYREG_PRT3_CTL
#define F_1__DM0 CYREG_PRT3_DM0
#define F_1__DM1 CYREG_PRT3_DM1
#define F_1__DM2 CYREG_PRT3_DM2
#define F_1__DR CYREG_PRT3_DR
#define F_1__INP_DIS CYREG_PRT3_INP_DIS
#define F_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_1__LCD_EN CYREG_PRT3_LCD_EN
#define F_1__MASK 0x01u
#define F_1__PORT 3u
#define F_1__PRT CYREG_PRT3_PRT
#define F_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_1__PS CYREG_PRT3_PS
#define F_1__SHIFT 0u
#define F_1__SLW CYREG_PRT3_SLW

/* F_2 */
#define F_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define F_2__0__MASK 0x02u
#define F_2__0__PC CYREG_PRT3_PC1
#define F_2__0__PORT 3u
#define F_2__0__SHIFT 1u
#define F_2__AG CYREG_PRT3_AG
#define F_2__AMUX CYREG_PRT3_AMUX
#define F_2__BIE CYREG_PRT3_BIE
#define F_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_2__BYP CYREG_PRT3_BYP
#define F_2__CTL CYREG_PRT3_CTL
#define F_2__DM0 CYREG_PRT3_DM0
#define F_2__DM1 CYREG_PRT3_DM1
#define F_2__DM2 CYREG_PRT3_DM2
#define F_2__DR CYREG_PRT3_DR
#define F_2__INP_DIS CYREG_PRT3_INP_DIS
#define F_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_2__LCD_EN CYREG_PRT3_LCD_EN
#define F_2__MASK 0x02u
#define F_2__PORT 3u
#define F_2__PRT CYREG_PRT3_PRT
#define F_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_2__PS CYREG_PRT3_PS
#define F_2__SHIFT 1u
#define F_2__SLW CYREG_PRT3_SLW

/* F_3 */
#define F_3__0__INTTYPE CYREG_PICU3_INTTYPE2
#define F_3__0__MASK 0x04u
#define F_3__0__PC CYREG_PRT3_PC2
#define F_3__0__PORT 3u
#define F_3__0__SHIFT 2u
#define F_3__AG CYREG_PRT3_AG
#define F_3__AMUX CYREG_PRT3_AMUX
#define F_3__BIE CYREG_PRT3_BIE
#define F_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_3__BYP CYREG_PRT3_BYP
#define F_3__CTL CYREG_PRT3_CTL
#define F_3__DM0 CYREG_PRT3_DM0
#define F_3__DM1 CYREG_PRT3_DM1
#define F_3__DM2 CYREG_PRT3_DM2
#define F_3__DR CYREG_PRT3_DR
#define F_3__INP_DIS CYREG_PRT3_INP_DIS
#define F_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_3__LCD_EN CYREG_PRT3_LCD_EN
#define F_3__MASK 0x04u
#define F_3__PORT 3u
#define F_3__PRT CYREG_PRT3_PRT
#define F_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_3__PS CYREG_PRT3_PS
#define F_3__SHIFT 2u
#define F_3__SLW CYREG_PRT3_SLW

/* F_4 */
#define F_4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define F_4__0__MASK 0x08u
#define F_4__0__PC CYREG_PRT3_PC3
#define F_4__0__PORT 3u
#define F_4__0__SHIFT 3u
#define F_4__AG CYREG_PRT3_AG
#define F_4__AMUX CYREG_PRT3_AMUX
#define F_4__BIE CYREG_PRT3_BIE
#define F_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_4__BYP CYREG_PRT3_BYP
#define F_4__CTL CYREG_PRT3_CTL
#define F_4__DM0 CYREG_PRT3_DM0
#define F_4__DM1 CYREG_PRT3_DM1
#define F_4__DM2 CYREG_PRT3_DM2
#define F_4__DR CYREG_PRT3_DR
#define F_4__INP_DIS CYREG_PRT3_INP_DIS
#define F_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_4__LCD_EN CYREG_PRT3_LCD_EN
#define F_4__MASK 0x08u
#define F_4__PORT 3u
#define F_4__PRT CYREG_PRT3_PRT
#define F_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_4__PS CYREG_PRT3_PS
#define F_4__SHIFT 3u
#define F_4__SLW CYREG_PRT3_SLW

/* F_5 */
#define F_5__0__INTTYPE CYREG_PICU3_INTTYPE4
#define F_5__0__MASK 0x10u
#define F_5__0__PC CYREG_PRT3_PC4
#define F_5__0__PORT 3u
#define F_5__0__SHIFT 4u
#define F_5__AG CYREG_PRT3_AG
#define F_5__AMUX CYREG_PRT3_AMUX
#define F_5__BIE CYREG_PRT3_BIE
#define F_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_5__BYP CYREG_PRT3_BYP
#define F_5__CTL CYREG_PRT3_CTL
#define F_5__DM0 CYREG_PRT3_DM0
#define F_5__DM1 CYREG_PRT3_DM1
#define F_5__DM2 CYREG_PRT3_DM2
#define F_5__DR CYREG_PRT3_DR
#define F_5__INP_DIS CYREG_PRT3_INP_DIS
#define F_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_5__LCD_EN CYREG_PRT3_LCD_EN
#define F_5__MASK 0x10u
#define F_5__PORT 3u
#define F_5__PRT CYREG_PRT3_PRT
#define F_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_5__PS CYREG_PRT3_PS
#define F_5__SHIFT 4u
#define F_5__SLW CYREG_PRT3_SLW

/* F_6 */
#define F_6__0__INTTYPE CYREG_PICU3_INTTYPE5
#define F_6__0__MASK 0x20u
#define F_6__0__PC CYREG_PRT3_PC5
#define F_6__0__PORT 3u
#define F_6__0__SHIFT 5u
#define F_6__AG CYREG_PRT3_AG
#define F_6__AMUX CYREG_PRT3_AMUX
#define F_6__BIE CYREG_PRT3_BIE
#define F_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_6__BYP CYREG_PRT3_BYP
#define F_6__CTL CYREG_PRT3_CTL
#define F_6__DM0 CYREG_PRT3_DM0
#define F_6__DM1 CYREG_PRT3_DM1
#define F_6__DM2 CYREG_PRT3_DM2
#define F_6__DR CYREG_PRT3_DR
#define F_6__INP_DIS CYREG_PRT3_INP_DIS
#define F_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_6__LCD_EN CYREG_PRT3_LCD_EN
#define F_6__MASK 0x20u
#define F_6__PORT 3u
#define F_6__PRT CYREG_PRT3_PRT
#define F_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_6__PS CYREG_PRT3_PS
#define F_6__SHIFT 5u
#define F_6__SLW CYREG_PRT3_SLW

/* F_7 */
#define F_7__0__INTTYPE CYREG_PICU3_INTTYPE6
#define F_7__0__MASK 0x40u
#define F_7__0__PC CYREG_PRT3_PC6
#define F_7__0__PORT 3u
#define F_7__0__SHIFT 6u
#define F_7__AG CYREG_PRT3_AG
#define F_7__AMUX CYREG_PRT3_AMUX
#define F_7__BIE CYREG_PRT3_BIE
#define F_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_7__BYP CYREG_PRT3_BYP
#define F_7__CTL CYREG_PRT3_CTL
#define F_7__DM0 CYREG_PRT3_DM0
#define F_7__DM1 CYREG_PRT3_DM1
#define F_7__DM2 CYREG_PRT3_DM2
#define F_7__DR CYREG_PRT3_DR
#define F_7__INP_DIS CYREG_PRT3_INP_DIS
#define F_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_7__LCD_EN CYREG_PRT3_LCD_EN
#define F_7__MASK 0x40u
#define F_7__PORT 3u
#define F_7__PRT CYREG_PRT3_PRT
#define F_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_7__PS CYREG_PRT3_PS
#define F_7__SHIFT 6u
#define F_7__SLW CYREG_PRT3_SLW

/* F_8 */
#define F_8__0__INTTYPE CYREG_PICU3_INTTYPE7
#define F_8__0__MASK 0x80u
#define F_8__0__PC CYREG_PRT3_PC7
#define F_8__0__PORT 3u
#define F_8__0__SHIFT 7u
#define F_8__AG CYREG_PRT3_AG
#define F_8__AMUX CYREG_PRT3_AMUX
#define F_8__BIE CYREG_PRT3_BIE
#define F_8__BIT_MASK CYREG_PRT3_BIT_MASK
#define F_8__BYP CYREG_PRT3_BYP
#define F_8__CTL CYREG_PRT3_CTL
#define F_8__DM0 CYREG_PRT3_DM0
#define F_8__DM1 CYREG_PRT3_DM1
#define F_8__DM2 CYREG_PRT3_DM2
#define F_8__DR CYREG_PRT3_DR
#define F_8__INP_DIS CYREG_PRT3_INP_DIS
#define F_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define F_8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define F_8__LCD_EN CYREG_PRT3_LCD_EN
#define F_8__MASK 0x80u
#define F_8__PORT 3u
#define F_8__PRT CYREG_PRT3_PRT
#define F_8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define F_8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define F_8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define F_8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define F_8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define F_8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define F_8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define F_8__PS CYREG_PRT3_PS
#define F_8__SHIFT 7u
#define F_8__SLW CYREG_PRT3_SLW

/* F_9 */
#define F_9__0__INTTYPE CYREG_PICU15_INTTYPE0
#define F_9__0__MASK 0x01u
#define F_9__0__PC CYREG_IO_PC_PRT15_PC0
#define F_9__0__PORT 15u
#define F_9__0__SHIFT 0u
#define F_9__AG CYREG_PRT15_AG
#define F_9__AMUX CYREG_PRT15_AMUX
#define F_9__BIE CYREG_PRT15_BIE
#define F_9__BIT_MASK CYREG_PRT15_BIT_MASK
#define F_9__BYP CYREG_PRT15_BYP
#define F_9__CTL CYREG_PRT15_CTL
#define F_9__DM0 CYREG_PRT15_DM0
#define F_9__DM1 CYREG_PRT15_DM1
#define F_9__DM2 CYREG_PRT15_DM2
#define F_9__DR CYREG_PRT15_DR
#define F_9__INP_DIS CYREG_PRT15_INP_DIS
#define F_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define F_9__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define F_9__LCD_EN CYREG_PRT15_LCD_EN
#define F_9__MASK 0x01u
#define F_9__PORT 15u
#define F_9__PRT CYREG_PRT15_PRT
#define F_9__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define F_9__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define F_9__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define F_9__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define F_9__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define F_9__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define F_9__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define F_9__PS CYREG_PRT15_PS
#define F_9__SHIFT 0u
#define F_9__SLW CYREG_PRT15_SLW

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* com */
#define com__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define com__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define com__INTC_MASK 0x02u
#define com__INTC_NUMBER 1u
#define com__INTC_PRIOR_NUM 7u
#define com__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define com__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define com__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MODE */
#define MODE__0__INTTYPE CYREG_PICU15_INTTYPE5
#define MODE__0__MASK 0x20u
#define MODE__0__PC CYREG_IO_PC_PRT15_PC5
#define MODE__0__PORT 15u
#define MODE__0__SHIFT 5u
#define MODE__AG CYREG_PRT15_AG
#define MODE__AMUX CYREG_PRT15_AMUX
#define MODE__BIE CYREG_PRT15_BIE
#define MODE__BIT_MASK CYREG_PRT15_BIT_MASK
#define MODE__BYP CYREG_PRT15_BYP
#define MODE__CTL CYREG_PRT15_CTL
#define MODE__DM0 CYREG_PRT15_DM0
#define MODE__DM1 CYREG_PRT15_DM1
#define MODE__DM2 CYREG_PRT15_DM2
#define MODE__DR CYREG_PRT15_DR
#define MODE__INP_DIS CYREG_PRT15_INP_DIS
#define MODE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MODE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MODE__LCD_EN CYREG_PRT15_LCD_EN
#define MODE__MASK 0x20u
#define MODE__PORT 15u
#define MODE__PRT CYREG_PRT15_PRT
#define MODE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MODE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MODE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MODE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MODE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MODE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MODE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MODE__PS CYREG_PRT15_PS
#define MODE__SHIFT 5u
#define MODE__SLW CYREG_PRT15_SLW

/* POT1 */
#define POT1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define POT1__0__MASK 0x01u
#define POT1__0__PC CYREG_PRT0_PC0
#define POT1__0__PORT 0u
#define POT1__0__SHIFT 0u
#define POT1__AG CYREG_PRT0_AG
#define POT1__AMUX CYREG_PRT0_AMUX
#define POT1__BIE CYREG_PRT0_BIE
#define POT1__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT1__BYP CYREG_PRT0_BYP
#define POT1__CTL CYREG_PRT0_CTL
#define POT1__DM0 CYREG_PRT0_DM0
#define POT1__DM1 CYREG_PRT0_DM1
#define POT1__DM2 CYREG_PRT0_DM2
#define POT1__DR CYREG_PRT0_DR
#define POT1__INP_DIS CYREG_PRT0_INP_DIS
#define POT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT1__LCD_EN CYREG_PRT0_LCD_EN
#define POT1__MASK 0x01u
#define POT1__PORT 0u
#define POT1__PRT CYREG_PRT0_PRT
#define POT1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT1__PS CYREG_PRT0_PS
#define POT1__SHIFT 0u
#define POT1__SLW CYREG_PRT0_SLW

/* POT2 */
#define POT2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define POT2__0__MASK 0x02u
#define POT2__0__PC CYREG_PRT0_PC1
#define POT2__0__PORT 0u
#define POT2__0__SHIFT 1u
#define POT2__AG CYREG_PRT0_AG
#define POT2__AMUX CYREG_PRT0_AMUX
#define POT2__BIE CYREG_PRT0_BIE
#define POT2__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT2__BYP CYREG_PRT0_BYP
#define POT2__CTL CYREG_PRT0_CTL
#define POT2__DM0 CYREG_PRT0_DM0
#define POT2__DM1 CYREG_PRT0_DM1
#define POT2__DM2 CYREG_PRT0_DM2
#define POT2__DR CYREG_PRT0_DR
#define POT2__INP_DIS CYREG_PRT0_INP_DIS
#define POT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT2__LCD_EN CYREG_PRT0_LCD_EN
#define POT2__MASK 0x02u
#define POT2__PORT 0u
#define POT2__PRT CYREG_PRT0_PRT
#define POT2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT2__PS CYREG_PRT0_PS
#define POT2__SHIFT 1u
#define POT2__SLW CYREG_PRT0_SLW

/* POT3 */
#define POT3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define POT3__0__MASK 0x04u
#define POT3__0__PC CYREG_PRT0_PC2
#define POT3__0__PORT 0u
#define POT3__0__SHIFT 2u
#define POT3__AG CYREG_PRT0_AG
#define POT3__AMUX CYREG_PRT0_AMUX
#define POT3__BIE CYREG_PRT0_BIE
#define POT3__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT3__BYP CYREG_PRT0_BYP
#define POT3__CTL CYREG_PRT0_CTL
#define POT3__DM0 CYREG_PRT0_DM0
#define POT3__DM1 CYREG_PRT0_DM1
#define POT3__DM2 CYREG_PRT0_DM2
#define POT3__DR CYREG_PRT0_DR
#define POT3__INP_DIS CYREG_PRT0_INP_DIS
#define POT3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT3__LCD_EN CYREG_PRT0_LCD_EN
#define POT3__MASK 0x04u
#define POT3__PORT 0u
#define POT3__PRT CYREG_PRT0_PRT
#define POT3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT3__PS CYREG_PRT0_PS
#define POT3__SHIFT 2u
#define POT3__SLW CYREG_PRT0_SLW

/* POT4 */
#define POT4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define POT4__0__MASK 0x08u
#define POT4__0__PC CYREG_PRT0_PC3
#define POT4__0__PORT 0u
#define POT4__0__SHIFT 3u
#define POT4__AG CYREG_PRT0_AG
#define POT4__AMUX CYREG_PRT0_AMUX
#define POT4__BIE CYREG_PRT0_BIE
#define POT4__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT4__BYP CYREG_PRT0_BYP
#define POT4__CTL CYREG_PRT0_CTL
#define POT4__DM0 CYREG_PRT0_DM0
#define POT4__DM1 CYREG_PRT0_DM1
#define POT4__DM2 CYREG_PRT0_DM2
#define POT4__DR CYREG_PRT0_DR
#define POT4__INP_DIS CYREG_PRT0_INP_DIS
#define POT4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT4__LCD_EN CYREG_PRT0_LCD_EN
#define POT4__MASK 0x08u
#define POT4__PORT 0u
#define POT4__PRT CYREG_PRT0_PRT
#define POT4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT4__PS CYREG_PRT0_PS
#define POT4__SHIFT 3u
#define POT4__SLW CYREG_PRT0_SLW

/* POT5 */
#define POT5__0__INTTYPE CYREG_PICU0_INTTYPE4
#define POT5__0__MASK 0x10u
#define POT5__0__PC CYREG_PRT0_PC4
#define POT5__0__PORT 0u
#define POT5__0__SHIFT 4u
#define POT5__AG CYREG_PRT0_AG
#define POT5__AMUX CYREG_PRT0_AMUX
#define POT5__BIE CYREG_PRT0_BIE
#define POT5__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT5__BYP CYREG_PRT0_BYP
#define POT5__CTL CYREG_PRT0_CTL
#define POT5__DM0 CYREG_PRT0_DM0
#define POT5__DM1 CYREG_PRT0_DM1
#define POT5__DM2 CYREG_PRT0_DM2
#define POT5__DR CYREG_PRT0_DR
#define POT5__INP_DIS CYREG_PRT0_INP_DIS
#define POT5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT5__LCD_EN CYREG_PRT0_LCD_EN
#define POT5__MASK 0x10u
#define POT5__PORT 0u
#define POT5__PRT CYREG_PRT0_PRT
#define POT5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT5__PS CYREG_PRT0_PS
#define POT5__SHIFT 4u
#define POT5__SLW CYREG_PRT0_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* PWM_2 */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* PWM_3 */
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_3_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1

/* PWM_4 */
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_4_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_4_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_4_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define PWM_4_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_4_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_4_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_4_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_4_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_4_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1

/* PWM_5 */
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_5_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM_5_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_5_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_5_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_5_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_5_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_5_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_5_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_5_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* PWM_6 */
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_6_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_6_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_6_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_6_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_6_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_6_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_6_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_6_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_6_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1

/* PWM_7 */
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_7_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_7_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_7_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_7_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_7_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_7_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_7_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_7_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_7_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_8 */
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_8_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_8_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_8_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_8_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_8_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_8_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_8_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_8_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_8_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1

/* PWM_9 */
#define PWM_9_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_9_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_9_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM_9_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_9_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_9_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_9_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_9_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_9_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_9_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_9_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define PWM_9_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_9_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define PWM_9_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define PWM_9_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_9_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_9_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_9_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_9_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_9_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_9_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define PWM_9_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define PWM_9_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_9_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define PWM_9_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define PWM_9_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_9_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Reciever"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
