design high perform mip cryptographi processor base des algorithm kirat pal singh shivani parmar fellow assist professor academ consult servic divis ece depart centr develop advanc comput dac ggs colleg mohali india abstract paper describ design high perform mip cryptographi processor base tripl data encrypt standard organ pipelin stage pipelin clock high frequenc encrypt decrypt block tripl data encrypt standard des crypto system depend explain detail help block diagram order increas processor function perform secur applic includ three bit instruct lklw lkuw crypt design synthes process technolog target xilinx virtex devic mip crypto processor work keyword alu regist file pipelin memori des throughput introduct digit cryptographi art scienc deal principl method keep messag secur encrypt emerg disintegr communic network informat ion process system involv transmiss data encrypt transformat ion plain data plaintext ininteng data cipher text algorithm refer cipher mip arch itectur employ wide rang applic architectur remain mip base processor implement differ propos design featur bit asymmetr symmetr cryptographi system secur applic bit rsa cryptographi mip cryptosystem design small adjust minor improv mip pipelin architectur design protect data transmiss insecur medium authent devic data encrypt standard des trip des advanc encrypt standard cryptograph devic ident key receiv side sender side design includ symmetr cryptosystem mip pipelin stage suitabl encrypt larg amount data high speed mip simpli million instruct second best risc reduc instruct set comput processor design high speed mip processor possess pipelin architectur speed process increas frequenc perform processor mip base risc processor describ consist basic stage pipelin instruct fetch instruct decod instruct execut memori access write pipelin stage generat clock cycl process delay hazard oper pipelin ing hazard elimin insert nop oper perform instruct generat delay proper execut instruct pipelin ing hazard three data structur control hazard hazard handl mip processor implement forward ing unit pre fetch hazard detect unit branch jump predict unit forward ing unit prevent data hazard detect depend forward requir data run instruct depend instruct stall occur pipelin architectur consecut instruct operand instruct requir clock cycl execut reduc perform overcom situat instruct pre fetch unit reduc stall improv perform control hazard occur branch predict mistaken general system mechani handl control hazard control hazard handl mechan flush mechani delay jump mechani branch jump pred iction unit mechan prevent control hazard flush mechan run instruct branch flush pipe mispredict frequent flush increas clock cycl reduc perform delay jump mechan handl control hazard fill pipe jump instruct specif number branch jump predict unit placement pipelin ing architectur affect critic longest path detect longest path improv hardwar minimum clock period standard method increas perform processor speed processor minim clock period design incorpor high speed hybrid adder employ carri skip carri select techniqu alu unit handl addit paper organ system architectur hardwar design implement explain instruct set mip includ instruct detail correspond diagram section hardwar implement design methodolog explain iii experiment pipelin stage simul encrypt mip pipelin processor verif synthesi report describ section conclus paper describ system architectur global architectur encrypt decrypt pipelin processor fig basic pipelin stage instruct fetch instruct decod instruct execut exe memori access mem write pipelin stage oper concurr synchron signal clock reset mip intern journal engin technolog ijert issu issn architectur employ three instruct format type instruct type instruct type instruct mip processor encrypt decrypt insert cryptographi modul data encrypt standard des tripl data encrypt standard des advanc encrypt standard pipelin stage singl cryptograph modul hardwar implement design insert des crypto core insid instruct fetch stage memori access stage instruct fetch data store figur block diagram encrypt decrypt mip processor encrypt mip processor encrypt mip processor general base mip architectur pipelin mip architectur modifi execut encrypt instruct function instruct fetch unit instruct instruct memori current increment instruct regist instruct fetch unit encrypt mip program counter instruct memori des decrypt core mux instruct memori read address store instruct address point instruct memori send encrypt instruct mux decrypt core decrypt core decrypt instruct send mux output mux fed regist mux control signal control instruct decod unit regist file key regist key regist store key data encrypt decrypt core key address key data write stage key data store regist file will remain program instruct execut control unit control signal stage execut unit execut regist file output data perform oper determin alu alu output data send exe reg ister memori access unit des encrypt core des decrypt core data memori mux demux second regist data regist file fed encrypt core mux crypt signal enabl disabl encrypt oper read write signal data memori describ read write oper output data memori pass demux output decrypt core mem reg ister unencrypt memori data decrypt data temporarili store mem regist mem output fed write data mux control signal output mux regist file decrypt mip processor bit decrypt mip processor general base mip architectur pipelin mip architectur modifi execut decrypt instruct instruct fetch unit decrypt mip processor program counter instruct memori des encrypt core mux instruct memori read address store instruct address point instruct memori send decrypt instruct mux encrypt core encrypt core encrypt instruct send mux output mux fed regist mux control signal control unit instruct decod unit regist file key regist key regist store key data encrypt decrypt core key address key data write stage key data store regist file will remain program instruct execut control unit control signal stage execut unit execut regist file output data perform particu lar oper determin alu alu output data send exe regist memori access unit des encrypt core des decrypt core data memori mux demux second regist data regist file fed decrypt core mux crypt signal enabl disabl decrypt oper read write signal data memori describ read writ ing oper output data memori pass demux output encrypt core mem regist unencrypt memori data encrypt data temporarili store mem regist mem output fed write data mux control signal output mux regist file mip instruct set oper mode mip crypto processor control reset signal reset signal logic crypto processor reset mode process unit write memori regist content bit bidirect data bus bit address bus control signal key key regist regist file crypto processor availab stage processor mip instruct set straightforward risc design mip load store architectur load store instruct intern journal engin technolog ijert issu issn access memori instruct oper valu regist general mip instruct broken three class memori refer instruct arithmet logic instruct branch instruct three instruct format mip architectur type instruct type instruct type instruct fig figur mip instruct type mip instruct field describ tabl three instruct support encrypt decrypt oper instruct load key upper word lkuw load key lower word lklw encrypt mode crypt instruct random opcod hardwar implement lklw lkuw type instruct variant load word instruct destin address assembl code crypt instruct type instruct address singl argument boolean assign indic enabl disabl encrypt decrypt process nonzero enabl encrypt decrypt process disabl encrypt process tabl mip instruct file field descript bit oper code bit sourc regist specifi bit target sourc destin regist branch condit bit immidi branch displac address displac target bit jump target address bit destin regist specifi shamt bit shift amount funct bit function field implement methodolog current applic demand high speed processor larg amount data transmiss real time compar softwar altern hardwar implement high secur algorithm fast solut approach high perform applic softwar approach good choic limit low perform speed main advantag softwar low cost short time market unaccept term high speed perform specif hardwar altern select implement mip crypto processor architectur hardwar implement support field programm gate array fpgas applic specif integr circu asic igh data rate design high perform time consum expens compar softwar altern detail comparison hardwar softwar solut implement mip crypto processor architectur tabl base comparison hardwar solut better choic case high perform main advantag fpga hardwar altern fpga low densiti low area consumpt logic integr size densiti major drawback asic higher perform fpga des crypto core support encrypt decrypt des core bit plaintext input three bit key input start signal encrypt decrypt enabl signal cipher text output bit encrypt processor pack bit mip instruct singl instruct block des encrypt decrypt process breakout individu instruct hardwar processor unencrypt instruct store data memori pad bit word program counter increment load bit instruct data instruct memori read bit instruct time tabl hardwar softwar altern crypto processor paramet softwar hardwar fpga asic perform low medium high high power consumpt depend high low logic integr low low high tool cost low low low test develop complex low low high densiti high low high design effort low medium low medium high time consum short short high size small medium small larg memori fine fine fine flexibl high high time market short short high time configur high fetch encrypt instruct key load memori depend instruct take place hazard overcom depend nop instruct deactiv control signal current instruct forward unit modifi load key instruct suffici insert load key crypt instruct explain exampl exampl addi lklw addi lkuw addi lklw addi lkuw addi lklw addi lkuw nop nop crypt addi add addi addi loop add add intern journal engin technolog ijert issu issn add add add addi slt loop exit exampl mip pipelin instruct assembl instruct load base address key second instruct load lower word key regist upper instruct third instruct increment base address key fourth instruct load upper word key instruct store key data reg ister instruct nop indic delay clock cycl key load crypt instruct enabl encrypt process instruct simpl mip program instruct output data store memori locat mip instruct crypt encrypt encrypt mip processor decrypt decrypt mip processor experiment complet pipelin processor stage model vhdl syntax rtl design check xilinx tool function verificat ion design mip processor model hardwar descript languag design verifi block level top level test case block level generat vhdl direct random result correspond symbol architectur bodi rtl iew top level verif assembl program written correspond hex code assembl fed rtl design model checker modul captur compar signal model display messag form mis match digit valu complet design time constraint area util optim option describ synthesi report design synthes target rip oxid process technolog xilinx fpga virtex devic virtex famili latest fastest fpga aim provid lower dynam static power improv perform previous generat obvious trade maximum clock frequenc area util number slice basic programm fpga slice lut tabl flip flop slice distribut ram simul capabl featur vhdl lead implement design term perform speed simulat ion base xilinx ise tool test bench waveform generat individu waveform encrypt decrypt mip processor simul fpga virtex devic encrypt mip processorresult fig default input encrypt instruct memori content imemcont insid instruct memori encrypt imemcont valu alloc start address mori locat default input decrypt data memori content dmemcont insid data memori alloc memori address locat three bit unencrypt key valu store start address insid data memori key valu third key kiratp string ascii charact term hex insid data memori start address locat figur result waveform generat bit encrypt mip processor input clock time period activ high reset initi processor subunit clock period activ low reset encrypt instruct load execut input clock activ low reset result encrypt output cipher data output regist valu execut encrypt instruct instruct memori plain text input data store regist output cipher data store memori locat address decim memori locat empti figur result fig lower byte encrypt cipher data store memori locat decim upper byte store decim total bit cipher data input plain text output cipher text figur input output valu encrypt mip processor result waveform intern journal engin technolog ijert issu issn decrypt mip processor result fig default input encrypt instruct memori content imemcont insid instruct memori encrypt imemcont valu alloc start address memori locat default input decrypt data memori content dmemcont insid data memori alloc memori address locat three bit unencrypt key valu store start address insid data memori key valu third key kiratp string ascii charact term hex insid data memori start address locat result waveform generat bit encrypt mip processor input clock time period activ high reset initi processor subunit clock period activ low reset encrypt instruct load execut input clock activ low reset result encrypt output cipher data output regist valu execut encrypt instruct instruct memori plain text input data store regist output cipher data store memori locat address decim memori locat empti figur result figur lower byte encrypt cipher data store memori locat decim upper byte store decim total bit cipher data decrypt mip processor correct sum array store regist input cipher text key output plain text verif synthesi design verifi block level top level system verificat ion execut encrypt mip program des encrypt decrypt test case block level generat vhdl direct random synthesi map result encrypt mip pipelin processor design summar tabl speed perform processor hardwar clock rate instruct set compil time report encrypt decrypt mip processor processor work clock period synthesi level clock period simulat ion level synthesi report area utilizat ion time summari area util encrypt decrypt mip processor processor work simul level fulli execut instruct tabl synthesi report target fpga devic virtex process technolog optim goal speed max oper frequenc hardwar synthesi level max oper frequenc softwar simul level number slice regist number slice number fulli lut flip flop pair number bond instruct throughput latenc key length data length cycl instruct bit bit figur input output valu decrypt mip processor result waveform conclus propos high perform bit encrypt decrypt mip processor base tripl data encrypt standard execut encrypt decrypt instruct read decrypt encrypt data memori unit write encrypt data memori processor symmetr block plain cipher process data block length bit plain text three key bit cipher data design model vhdl function verif polici adopt optim synthesi design carri latest fastest fpga viretx devic improv perform program instruct test vector provid mip high perform high flexib iliti crypto processor design applic secur applic conclud system implement reach maximum frequenc synthes process technolog simul level refer gautham parthasarathi karthi balasubramanian low power pipelin mip processor design intern symposium integr circuit isic intern journal engin technolog ijert issu issn zulkifli yudhanto soetharyo adinono reduc stall mip architectur pre fetch acceler intern confer electr engin informat ieee isbn ieee aug pravin ghewari jaymala patil amit chougul effici hardwar design implement cryptosystem intern journal engin scienc technolog issn patterson hennessi comput organ design hardwar softwar interfac morgan kaufmann pejman lotfi ali asghar salehpour amir mohammad rahmani ali afzali kusha zainalabedin navabi dynam power reduct stall pipelin architectur processor intern journal design analysi tool circuit ststem june rupali balpand rashmi keot design fpga base instruct fetch decod modul bit risc mip processor intern confer communic system network technolog isbn ieee saeid taherkhani enver orhan gemikonak implement pipelin pipelin data encrypt standard des xilinx virtex technolog ieee intern confer comput technolog cit vhdl modular design synthesi core system isbn mcgrew hill floyd digit fundament vhdl isbn pearson educ xilinx ise simul onlin http tool xilinx xst synthesi onlin http tool xilinx ise depth tutori jun http support document sw_manu intern journal engin technolog ijert issu issn 