Fitter report for StopWatch
Mon Jun 11 21:42:58 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Parallel Expander
 20. Logic Cell Interconnection
 21. Fitter Device Options
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Fitter Summary                                                            ;
+---------------------------+-----------------------------------------------+
; Fitter Status             ; Successful - Mon Jun 11 21:42:58 2012         ;
; Quartus II 32-bit Version ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name             ; StopWatch                                     ;
; Top-level Entity Name     ; StopWatch                                     ;
; Family                    ; MAX3000A                                      ;
; Device                    ; EPM3064ALC44-10                               ;
; Timing Models             ; Final                                         ;
; Total macrocells          ; 18 / 64 ( 28 % )                              ;
; Total pins                ; 14 / 34 ( 41 % )                              ;
+---------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/sekhar/Desktop/StopWatch/StopWatch.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+-----------------------------------+------------------------------------+
; Resource                          ; Usage                              ;
+-----------------------------------+------------------------------------+
; Logic cells                       ; 18 / 64 ( 28 % )                   ;
; Registers                         ; 16 / 64 ( 25 % )                   ;
; Number of pterms used             ; 58                                 ;
; User inserted logic elements      ; 0                                  ;
; I/O pins                          ; 14 / 34 ( 41 % )                   ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )                     ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )                      ;
; Global signals                    ; 1                                  ;
; Shareable expanders               ; 0 / 64 ( 0 % )                     ;
; Parallel expanders                ; 2 / 60 ( 3 % )                     ;
; Cells using turbo bit             ; 18 / 64 ( 28 % )                   ;
; Maximum fan-out node              ; lpm_counter:MSBcount_rtl_0|dffs[3] ;
; Maximum fan-out                   ; 16                                 ;
; Highest non-global fan-out signal ; lpm_counter:MSBcount_rtl_0|dffs[3] ;
; Highest non-global fan-out        ; 16                                 ;
; Total fan-out                     ; 133                                ;
; Average fan-out                   ; 4.16                               ;
+-----------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                     ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name      ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Interrupt ; 14    ; --       ; 2   ; 15                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; clk       ; 43    ; --       ; --  ; 16                    ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                              ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; LSB0 ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LSB1 ; 41    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LSB2 ; 39    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LSB3 ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; MSB0 ; 19    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; MSB1 ; 16    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; MSB2 ; 40    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; MSB3 ; 37    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; Interrupt      ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; MSB1           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 17       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; LSB0           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 18         ; --       ; MSB0           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; LSB3           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; MSB3           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; LSB2           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 40       ; 39         ; --       ; MSB2           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 41       ; 40         ; --       ; LSB1           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; clk            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; clk  ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                      ;
+---------------------------------+------------+------+---------------------------------------+--------------+
; Compilation Hierarchy Node      ; Macrocells ; Pins ; Full Hierarchy Name                   ; Library Name ;
+---------------------------------+------------+------+---------------------------------------+--------------+
; |StopWatch                      ; 18         ; 14   ; |StopWatch                            ; work         ;
;    |lpm_counter:LSBcount_rtl_0| ; 5          ; 0    ; |StopWatch|lpm_counter:LSBcount_rtl_0 ; work         ;
;    |lpm_counter:MSBcount_rtl_0| ; 5          ; 0    ; |StopWatch|lpm_counter:MSBcount_rtl_0 ; work         ;
+---------------------------------+------------+------+---------------------------------------+--------------+


+--------------------------------------------------------------------------------------+
; Control Signals                                                                      ;
+------+----------+---------+-------+--------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+------+----------+---------+-------+--------+----------------------+------------------+
; clk  ; PIN_43   ; 16      ; Clock ; yes    ; On                   ; --               ;
+------+----------+---------+-------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_43   ; 16      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+-------------------------------------------------+
; Non-Global High Fan-Out Signals                 ;
+---------------------------------------+---------+
; Name                                  ; Fan-Out ;
+---------------------------------------+---------+
; lpm_counter:MSBcount_rtl_0|dffs[3]    ; 16      ;
; Interrupt                             ; 15      ;
; lpm_counter:MSBcount_rtl_0|dffs[1]    ; 15      ;
; lpm_counter:MSBcount_rtl_0|dffs[2]    ; 13      ;
; lpm_counter:LSBcount_rtl_0|dffs[3]    ; 11      ;
; lpm_counter:LSBcount_rtl_0|dffs[1]    ; 11      ;
; lpm_counter:LSBcount_rtl_0|dffs[0]    ; 11      ;
; lpm_counter:LSBcount_rtl_0|dffs[2]    ; 10      ;
; lpm_counter:MSBcount_rtl_0|dffs[0]    ; 5       ;
; lpm_counter:MSBcount_rtl_0|_~43       ; 1       ;
; lpm_counter:LSBcount_rtl_0|dffs[3]~41 ; 1       ;
; MSB0~reg0                             ; 1       ;
; MSB2~reg0                             ; 1       ;
; MSB1~reg0                             ; 1       ;
; LSB3~reg0                             ; 1       ;
; LSB2~reg0                             ; 1       ;
; LSB1~reg0                             ; 1       ;
; LSB0~reg0                             ; 1       ;
; MSB3~reg0                             ; 1       ;
+---------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 15 / 144 ( 10 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 4.50) ; Number of LABs  (Total = 2) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 2                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 1                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 2                            ;
+--------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                           ; Output                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  B  ; LC21       ; clk, lpm_counter:MSBcount_rtl_0|dffs[2], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0]                                                                                                                                                                                  ; LSB0                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC25       ; clk, lpm_counter:MSBcount_rtl_0|dffs[1], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3]                                                                                                                                                                                                                                                          ; MSB1                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC20       ; clk, lpm_counter:MSBcount_rtl_0|dffs[2], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[0]                                                                                                                                                                                  ; MSB0                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC56       ; clk, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], Interrupt                                                                      ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], LSB0~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[3]~41, lpm_counter:MSBcount_rtl_0|_~43                 ;
;  D  ; LC61       ; clk, lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:LSBcount_rtl_0|dffs[0], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[1]                                                                                                          ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], LSB1~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[3]~41, lpm_counter:MSBcount_rtl_0|_~43                 ;
;  D  ; LC52       ; clk, lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2]                                                                      ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], LSB2~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[3]~41, lpm_counter:MSBcount_rtl_0|_~43                                                     ;
;  D  ; LC55       ; clk, lpm_counter:LSBcount_rtl_0|dffs[3]~41, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1]                               ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], LSB3~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[3]~41, lpm_counter:MSBcount_rtl_0|_~43                 ;
;  D  ; LC50       ; clk, lpm_counter:MSBcount_rtl_0|_~43, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[0], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3] ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], LSB0~reg0, LSB1~reg0, LSB2~reg0, LSB3~reg0, MSB1~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], MSB0~reg0, lpm_counter:MSBcount_rtl_0|_~43 ;
;  D  ; LC58       ; clk, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[0], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0]                                                                      ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[3], LSB0~reg0, LSB1~reg0, LSB2~reg0, LSB3~reg0, MSB2~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], MSB0~reg0                                                                      ;
;  D  ; LC59       ; clk, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[0], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0]                                  ; lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], MSB3~reg0, LSB0~reg0, LSB1~reg0, LSB2~reg0, LSB3~reg0, MSB1~reg0, MSB2~reg0, lpm_counter:MSBcount_rtl_0|dffs[0], MSB0~reg0            ;
;  D  ; LC53       ; clk, lpm_counter:MSBcount_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                         ; MSB3                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC64       ; clk, Interrupt, lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1]                                                                                                                                                                                  ; LSB1                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC57       ; clk, Interrupt, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[1]                                                                                                                                                                                  ; LSB2                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC51       ; clk, lpm_counter:MSBcount_rtl_0|dffs[2], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[3]                                                                                                                                                                                  ; LSB3                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC62       ; clk, lpm_counter:MSBcount_rtl_0|dffs[2], Interrupt, lpm_counter:MSBcount_rtl_0|dffs[3]                                                                                                                                                                                                                                                          ; MSB2                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC60       ; clk, lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[3], Interrupt                                                                      ; lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:MSBcount_rtl_0|dffs[2], lpm_counter:MSBcount_rtl_0|dffs[3], MSB0~reg0, lpm_counter:MSBcount_rtl_0|_~43                                                                                                                                                                                                                                            ;
;  D  ; LC54       ; lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0], lpm_counter:LSBcount_rtl_0|dffs[3]                                                                                                                                                                                                  ; lpm_counter:LSBcount_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC49       ; lpm_counter:LSBcount_rtl_0|dffs[2], lpm_counter:LSBcount_rtl_0|dffs[3], lpm_counter:MSBcount_rtl_0|dffs[0], lpm_counter:MSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[1], lpm_counter:LSBcount_rtl_0|dffs[0]                                                                                                                          ; lpm_counter:MSBcount_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 11 21:42:56 2012
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off StopWatch -c StopWatch
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM3064ALC44-10 for design "StopWatch"
Info: Quartus II 32-bit Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 269 megabytes
    Info: Processing ended: Mon Jun 11 21:42:58 2012
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


