Classic Timing Analyzer report for tutor3
Fri Jan 24 19:20:32 2014
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_48Mhz'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                ; To                                   ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.148 ns                         ; KEY3_ACLR                           ; LCD_Display:inst1|CLK_COUNT_400HZ[0] ; --         ; CLK_48Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.844 ns                        ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4]                          ; CLK_48Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.335 ns                         ; SW0_PULSE                           ; debounce:inst3|SHIFT_PB[3]           ; --         ; CLK_48Mhz ; 0            ;
; Clock Setup: 'CLK_48Mhz'     ; N/A   ; None          ; 208.38 MHz ( period = 4.799 ns ) ; clk_div:inst|clock_100Khz_int       ; clk_div:inst|clock_100Khz_reg        ; CLK_48Mhz  ; CLK_48Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                     ;                                      ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------+--------------------------------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_48Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_48Mhz'                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                    ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 208.38 MHz ( period = 4.799 ns )                    ; clk_div:inst|clock_100Khz_int                                                          ; clk_div:inst|clock_100Khz_reg         ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; clk_div:inst|clock_10Khz_int                                                           ; clk_div:inst|clock_10Khz_reg          ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 0.730 ns                ;
; N/A                                     ; 214.41 MHz ( period = 4.664 ns )                    ; clk_div:inst|clock_1Khz_int                                                            ; clk_div:inst|clock_1Khz_reg           ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 0.985 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; clk_div:inst|clock_100hz_int                                                           ; clk_div:inst|clock_100hz_reg          ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 0.937 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 4.114 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.985 ns                ;
; N/A                                     ; 238.66 MHz ( period = 4.190 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.983 ns                ;
; N/A                                     ; 238.89 MHz ( period = 4.186 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.904 ns                ;
; N/A                                     ; 246.61 MHz ( period = 4.055 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; 247.52 MHz ( period = 4.040 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; 248.26 MHz ( period = 4.028 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; 248.82 MHz ( period = 4.019 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.56 MHz ( period = 3.991 ns )                    ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 253.16 MHz ( period = 3.950 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 253.81 MHz ( period = 3.940 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 257.20 MHz ( period = 3.888 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 262.12 MHz ( period = 3.815 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 264.83 MHz ( period = 3.776 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 264.97 MHz ( period = 3.774 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 281.29 MHz ( period = 3.555 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 282.89 MHz ( period = 3.535 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.321 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; LCD_Display:inst1|state.RETURN_HOME                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; LCD_Display:inst1|state.DISPLAY_OFF                                                    ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.82 MHz ( period = 3.369 ns )                    ; LCD_Display:inst1|state.Print_String                                                   ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; LCD_Display:inst1|state.MODE_SET                                                       ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.973 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; LCD_Display:inst1|state.LINE2                                                          ; LCD_Display:inst1|DATA_BUS_VALUE[5]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 311.92 MHz ( period = 3.206 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 314.17 MHz ( period = 3.183 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.865 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[4]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.824 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; 321.23 MHz ( period = 3.113 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]   ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 323.00 MHz ( period = 3.096 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 323.00 MHz ( period = 3.096 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.882 ns                ;
; N/A                                     ; 323.00 MHz ( period = 3.096 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz  ; CLK_48Mhz ; None                        ; None                      ; 2.882 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                       ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                    ; To Clock  ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz ;
; N/A   ; None         ; 5.148 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz ;
; N/A   ; None         ; 4.683 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz ;
; N/A   ; None         ; 3.042 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ           ; CLK_48Mhz ;
; N/A   ; None         ; -0.439 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]       ; CLK_48Mhz ;
; N/A   ; None         ; -0.439 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]       ; CLK_48Mhz ;
; N/A   ; None         ; -0.439 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]       ; CLK_48Mhz ;
; N/A   ; None         ; -0.439 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]       ; CLK_48Mhz ;
; N/A   ; None         ; -0.439 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]       ; CLK_48Mhz ;
; N/A   ; None         ; -3.105 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]            ; CLK_48Mhz ;
+-------+--------------+------------+-----------+---------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; N/A   ; None         ; 14.844 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_48Mhz  ;
; N/A   ; None         ; 14.381 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_48Mhz  ;
; N/A   ; None         ; 14.352 ns  ; LCD_Display:inst1|LCD_RS            ; LCD_RS      ; CLK_48Mhz  ;
; N/A   ; None         ; 14.086 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.941 ns  ; LCD_Display:inst1|LCD_E             ; LCD_E       ; CLK_48Mhz  ;
; N/A   ; None         ; 13.787 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.386 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.329 ns  ; LCD_Display:inst1|LCD_RW_INT        ; LCD_RW      ; CLK_48Mhz  ;
; N/A   ; None         ; 13.291 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[0] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.291 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[1] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.291 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[2] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.291 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[3] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.291 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[6] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.281 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[5] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.275 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[7] ; CLK_48Mhz  ;
; N/A   ; None         ; 13.271 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[4] ; CLK_48Mhz  ;
; N/A   ; None         ; 12.765 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_48Mhz  ;
; N/A   ; None         ; 12.742 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_48Mhz  ;
; N/A   ; None         ; 12.714 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_48Mhz  ;
+-------+--------------+------------+-------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                    ; To Clock  ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+
; N/A           ; None        ; 3.335 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]            ; CLK_48Mhz ;
; N/A           ; None        ; 0.669 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]       ; CLK_48Mhz ;
; N/A           ; None        ; 0.669 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]       ; CLK_48Mhz ;
; N/A           ; None        ; 0.669 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]       ; CLK_48Mhz ;
; N/A           ; None        ; 0.669 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]       ; CLK_48Mhz ;
; N/A           ; None        ; 0.669 ns  ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]       ; CLK_48Mhz ;
; N/A           ; None        ; -2.812 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ           ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17] ; CLK_48Mhz ;
; N/A           ; None        ; -4.453 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16] ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]  ; CLK_48Mhz ;
; N/A           ; None        ; -4.918 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]  ; CLK_48Mhz ;
+---------------+-------------+-----------+-----------+---------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Jan 24 19:20:30 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_48Mhz" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Hz" as buffer
    Info: Detected ripple clock "debounce:inst3|pb_debounced" as buffer
    Info: Detected ripple clock "LCD_Display:inst1|CLK_400HZ" as buffer
Info: Clock "CLK_48Mhz" has Internal fmax of 208.38 MHz between source register "clk_div:inst|clock_100Khz_int" and destination register "clk_div:inst|clock_100Khz_reg" (period= 4.799 ns)
    Info: + Longest register to register delay is 0.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 2; REG Node = 'clk_div:inst|clock_100Khz_int'
        Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'clk_div:inst|clock_100Khz_reg~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X24_Y14_N7; Fanout = 1; REG Node = 'clk_div:inst|clock_100Khz_reg'
        Info: Total cell delay = 0.233 ns ( 32.59 % )
        Info: Total interconnect delay = 0.482 ns ( 67.41 % )
    Info: - Smallest clock skew is -3.870 ns
        Info: + Shortest clock path from clock "CLK_48Mhz" to destination register is 2.620 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'
            Info: 2: + IC(1.084 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X24_Y14_N7; Fanout = 1; REG Node = 'clk_div:inst|clock_100Khz_reg'
            Info: Total cell delay = 1.536 ns ( 58.63 % )
            Info: Total interconnect delay = 1.084 ns ( 41.37 % )
        Info: - Longest clock path from clock "CLK_48Mhz" to source register is 6.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'
            Info: 2: + IC(1.084 ns) + CELL(0.787 ns) = 2.870 ns; Loc. = LCFF_X24_Y14_N25; Fanout = 1; REG Node = 'clk_div:inst|clock_1Mhz_reg'
            Info: 3: + IC(2.050 ns) + CELL(0.000 ns) = 4.920 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'clk_div:inst|clock_1Mhz_reg~clkctrl'
            Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.490 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 2; REG Node = 'clk_div:inst|clock_100Khz_int'
            Info: Total cell delay = 2.323 ns ( 35.79 % )
            Info: Total interconnect delay = 4.167 ns ( 64.21 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Display:inst1|CLK_COUNT_400HZ[9]" (data pin = "KEY3_ACLR", clock pin = "CLK_48Mhz") is 5.148 ns
    Info: + Longest pin to register delay is 7.874 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(5.355 ns) + CELL(0.438 ns) = 6.655 ns; Loc. = LCCOMB_X63_Y18_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[3]~312'
        Info: 3: + IC(0.709 ns) + CELL(0.510 ns) = 7.874 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.810 ns ( 22.99 % )
        Info: Total interconnect delay = 6.064 ns ( 77.01 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_48Mhz" to destination register is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_48Mhz~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 57.10 % )
        Info: Total interconnect delay = 1.154 ns ( 42.90 % )
Info: tco from clock "CLK_48Mhz" to destination pin "DATA_BUS[4]" through register "LCD_Display:inst1|DATA_BUS_VALUE[4]" is 14.844 ns
    Info: + Longest clock path from clock "CLK_48Mhz" to source register is 7.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'
        Info: 2: + IC(1.871 ns) + CELL(0.787 ns) = 3.657 ns; Loc. = LCFF_X64_Y18_N25; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(2.659 ns) + CELL(0.000 ns) = 6.316 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 7.867 ns; Loc. = LCFF_X47_Y29_N29; Fanout = 1; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[4]'
        Info: Total cell delay = 2.323 ns ( 29.53 % )
        Info: Total interconnect delay = 5.544 ns ( 70.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y29_N29; Fanout = 1; REG Node = 'LCD_Display:inst1|DATA_BUS_VALUE[4]'
        Info: 2: + IC(4.095 ns) + CELL(2.632 ns) = 6.727 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'DATA_BUS[4]'
        Info: Total cell delay = 2.632 ns ( 39.13 % )
        Info: Total interconnect delay = 4.095 ns ( 60.87 % )
Info: th for register "debounce:inst3|SHIFT_PB[3]" (data pin = "SW0_PULSE", clock pin = "CLK_48Mhz") is 3.335 ns
    Info: + Longest clock path from clock "CLK_48Mhz" to destination register is 6.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'
        Info: 2: + IC(1.084 ns) + CELL(0.787 ns) = 2.870 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
        Info: 3: + IC(1.869 ns) + CELL(0.000 ns) = 4.739 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'clk_div:inst|clock_100Hz~clkctrl'
        Info: 4: + IC(1.041 ns) + CELL(0.537 ns) = 6.317 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 2; REG Node = 'debounce:inst3|SHIFT_PB[3]'
        Info: Total cell delay = 2.323 ns ( 36.77 % )
        Info: Total interconnect delay = 3.994 ns ( 63.23 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'
        Info: 2: + IC(2.015 ns) + CELL(0.150 ns) = 3.164 ns; Loc. = LCCOMB_X31_Y32_N0; Fanout = 1; COMB Node = 'debounce:inst3|SHIFT_PB[3]~8'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.248 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 2; REG Node = 'debounce:inst3|SHIFT_PB[3]'
        Info: Total cell delay = 1.233 ns ( 37.96 % )
        Info: Total interconnect delay = 2.015 ns ( 62.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Fri Jan 24 19:20:32 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


