<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r300.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r300.c<span style="font-size: 80%;"> (source / <a href="r300.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">825</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">30</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/drm.h&gt;
<span class="lineNum">      30 </span>            : #include &lt;dev/pci/drm/drm_crtc_helper.h&gt;
<span class="lineNum">      31 </span>            : #include &quot;radeon_reg.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      34 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      35 </span>            : #include &quot;r100_track.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;r300d.h&quot;
<span class="lineNum">      37 </span>            : #include &quot;rv350d.h&quot;
<span class="lineNum">      38 </span>            : #include &quot;r300_reg_safe.h&quot;
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : /* This files gather functions specifics to: r300,r350,rv350,rv370,rv380
<span class="lineNum">      41 </span>            :  *
<span class="lineNum">      42 </span>            :  * GPU Errata:
<span class="lineNum">      43 </span>            :  * - HOST_PATH_CNTL: r300 family seems to dislike write to HOST_PATH_CNTL
<span class="lineNum">      44 </span>            :  *   using MMIO to flush host path read cache, this lead to HARDLOCKUP.
<span class="lineNum">      45 </span>            :  *   However, scheduling such write to the ring seems harmless, i suspect
<span class="lineNum">      46 </span>            :  *   the CP read collide with the flush somehow, or maybe the MC, hard to
<span class="lineNum">      47 </span>            :  *   tell. (Jerome Glisse)
<span class="lineNum">      48 </span>            :  */
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : /*
<a name="51"><span class="lineNum">      51 </span>            :  * Indirect registers accessor</a>
<span class="lineNum">      52 </span>            :  */
<span class="lineNum">      53 </span><span class="lineNoCov">          0 : uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">      54 </span>            : {
<span class="lineNum">      55 </span>            :         unsigned long flags;
<span class="lineNum">      56 </span>            :         uint32_t r;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pcie_idx_lock, flags);</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         WREG32(RADEON_PCIE_INDEX, ((reg) &amp; rdev-&gt;pcie_reg_mask));</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         r = RREG32(RADEON_PCIE_DATA);</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pcie_idx_lock, flags);</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="63"><span class="lineNum">      63 </span>            : }</a>
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 : void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">      66 </span>            : {
<span class="lineNum">      67 </span>            :         unsigned long flags;
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pcie_idx_lock, flags);</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         WREG32(RADEON_PCIE_INDEX, ((reg) &amp; rdev-&gt;pcie_reg_mask));</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         WREG32(RADEON_PCIE_DATA, (v));</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pcie_idx_lock, flags);</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span>            : /*
<span class="lineNum">      76 </span>            :  * rv370,rv380 PCIE GART
<span class="lineNum">      77 </span>            :  */
<a name="78"><span class="lineNum">      78 </span>            : static int rv370_debugfs_pcie_gart_info_init(struct radeon_device *rdev);</a>
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span><span class="lineNoCov">          0 : void rv370_pcie_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">      81 </span>            : {
<span class="lineNum">      82 </span>            :         uint32_t tmp;
<span class="lineNum">      83 </span>            :         int i;
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            :         /* Workaround HW bug do flush 2 times */
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 2; i++) {</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_CNTL);</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(RADEON_PCIE_TX_GART_CNTL, tmp | RADEON_PCIE_TX_GART_INVALIDATE_TLB);</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 (void)RREG32_PCIE(RADEON_PCIE_TX_GART_CNTL);</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 WREG32_PCIE(RADEON_PCIE_TX_GART_CNTL, tmp);</span>
<span class="lineNum">      91 </span>            :         }
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         mb();</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span>            : #define R300_PTE_UNSNOOPED (1 &lt;&lt; 0)
<span class="lineNum">      96 </span>            : #define R300_PTE_WRITEABLE (1 &lt;&lt; 2)
<a name="97"><span class="lineNum">      97 </span>            : #define R300_PTE_READABLE  (1 &lt;&lt; 3)</a>
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 : uint64_t rv370_pcie_gart_get_page_entry(uint64_t addr, uint32_t flags)</span>
<span class="lineNum">     100 </span>            : {
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         addr = (lower_32_bits(addr) &gt;&gt; 8) |</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 ((upper_32_bits(addr) &amp; 0xff) &lt;&lt; 24);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_READ)</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 addr |= R300_PTE_READABLE;</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_WRITE)</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 addr |= R300_PTE_WRITEABLE;</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         if (!(flags &amp; RADEON_GART_PAGE_SNOOP))</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 addr |= R300_PTE_UNSNOOPED;</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         return addr;</span>
<a name="110"><span class="lineNum">     110 </span>            : }</a>
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : void rv370_pcie_gart_set_page(struct radeon_device *rdev, unsigned i,</span>
<span class="lineNum">     113 </span>            :                               uint64_t entry)
<span class="lineNum">     114 </span>            : {
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         void __iomem *ptr = rdev-&gt;gart.ptr;</span>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            :         /* on x86 we want this to be CPU endian, on powerpc
<span class="lineNum">     118 </span>            :          * on powerpc without HW swappers, it'll get swapped on way
<span class="lineNum">     119 </span>            :          * into VRAM - so no need for cpu_to_le32 on VRAM tables */
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         writel(entry, ((void __iomem *)ptr) + (i * 4));</span>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span><span class="lineNoCov">          0 : int rv370_pcie_gart_init(struct radeon_device *rdev)</span>
<span class="lineNum">     124 </span>            : {
<span class="lineNum">     125 </span>            :         int r;
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj) {</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;RV370 PCIE GART already initialized\n&quot;);</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     130 </span>            :         }
<span class="lineNum">     131 </span>            :         /* Initialize common gart structure */
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         r = radeon_gart_init(rdev);</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         r = rv370_debugfs_pcie_gart_info_init(rdev);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for PCIE gart !\n&quot;);</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_size = rdev-&gt;gart.num_gpu_pages * 4;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         rdev-&gt;asic-&gt;gart.tlb_flush = &amp;rv370_pcie_gart_tlb_flush;</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         rdev-&gt;asic-&gt;gart.get_page_entry = &amp;rv370_pcie_gart_get_page_entry;</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         rdev-&gt;asic-&gt;gart.set_page = &amp;rv370_pcie_gart_set_page;</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         return radeon_gart_table_vram_alloc(rdev);</span>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span><span class="lineNoCov">          0 : int rv370_pcie_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     146 </span>            : {
<span class="lineNum">     147 </span>            :         uint32_t table_addr;
<span class="lineNum">     148 </span>            :         uint32_t tmp;
<span class="lineNum">     149 </span>            :         int r;
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     154 </span>            :         }
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         r = radeon_gart_table_vram_pin(rdev);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     158 </span>            :         /* discard memory request outside of configured range */
<span class="lineNum">     159 </span>            :         tmp = RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD;
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_CNTL, tmp);</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_START_LO, rdev-&gt;mc.gtt_start);</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         tmp = rdev-&gt;mc.gtt_end &amp; ~RADEON_GPU_PAGE_MASK;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_END_LO, tmp);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_START_HI, 0);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_END_HI, 0);</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         table_addr = rdev-&gt;gart.table_addr;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_BASE, table_addr);</span>
<span class="lineNum">     168 </span>            :         /* FIXME: setup default page */
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_DISCARD_RD_ADDR_LO, rdev-&gt;mc.vram_start);</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_DISCARD_RD_ADDR_HI, 0);</span>
<span class="lineNum">     171 </span>            :         /* Clear error */
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_ERROR, 0);</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_CNTL);</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         tmp |= RADEON_PCIE_TX_GART_EN;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         tmp |= RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD;</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_CNTL, tmp);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         rv370_pcie_gart_tlb_flush(rdev);</span>
<span class="lineNum">     178 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">     179 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">     180 </span>            :                  (unsigned long long)table_addr);
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span><span class="lineNoCov">          0 : void rv370_pcie_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     186 </span>            : {
<span class="lineNum">     187 </span>            :         u32 tmp;
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_START_LO, 0);</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_END_LO, 0);</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_START_HI, 0);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_END_HI, 0);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_CNTL);</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         tmp |= RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD;</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_TX_GART_CNTL, tmp &amp; ~RADEON_PCIE_TX_GART_EN);</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_unpin(rdev);</span>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span><span class="lineNoCov">          0 : void rv370_pcie_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     200 </span>            : {
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_free(rdev);</span>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span><span class="lineNoCov">          0 : void r300_fence_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">     207 </span>            :                           struct radeon_fence *fence)
<span class="lineNum">     208 </span>            : {
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">     210 </span>            : 
<span class="lineNum">     211 </span>            :         /* Who ever call radeon_fence_emit should call ring_lock and ask
<span class="lineNum">     212 </span>            :          * for enough space (today caller are ib schedule and buffer move) */
<span class="lineNum">     213 </span>            :         /* Write SC register so SC &amp; US assert idle */
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RE_SCISSORS_TL, 0));</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RE_SCISSORS_BR, 0));</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     218 </span>            :         /* Flush 3D cache */
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_RB3D_DC_FLUSH);</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_ZCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_ZC_FLUSH);</span>
<span class="lineNum">     223 </span>            :         /* Wait until IDLE &amp; CLEAN */
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (RADEON_WAIT_3D_IDLECLEAN |</span>
<span class="lineNum">     226 </span>            :                                  RADEON_WAIT_2D_IDLECLEAN |
<span class="lineNum">     227 </span>            :                                  RADEON_WAIT_DMA_GUI_IDLE));
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_HOST_PATH_CNTL, 0));</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.r300.hdp_cntl |</span>
<span class="lineNum">     230 </span>            :                                 RADEON_HDP_READ_BUFFER_INVALIDATE);
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_HOST_PATH_CNTL, 0));</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, rdev-&gt;config.r300.hdp_cntl);</span>
<span class="lineNum">     233 </span>            :         /* Emit fence sequence &amp; fire IRQ */
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(rdev-&gt;fence_drv[fence-&gt;ring].scratch_reg, 0));</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_GEN_INT_STATUS, 0));</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_SW_INT_FIRE);</span>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 : void r300_ring_start(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">     241 </span>            : {
<span class="lineNum">     242 </span>            :         unsigned gb_tile_config;
<span class="lineNum">     243 </span>            :         int r;
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            :         /* Sub pixel 1/12 so we can have 4K rendering according to doc */
<span class="lineNum">     246 </span>            :         gb_tile_config = (R300_ENABLE_TILING | R300_TILE_SIZE_16);
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         switch(rdev-&gt;num_gb_pipes) {</span>
<span class="lineNum">     248 </span>            :         case 2:
<span class="lineNum">     249 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_R300;
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     251 </span>            :         case 3:
<span class="lineNum">     252 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_R420_3P;
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     254 </span>            :         case 4:
<span class="lineNum">     255 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_R420;
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     257 </span>            :         case 1:
<span class="lineNum">     258 </span>            :         default:
<span class="lineNum">     259 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_RV350;
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     261 </span>            :         }
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 64);</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     266 </span>            :         }
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_ISYNC_CNTL, 0));</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     269 </span>            :                           RADEON_ISYNC_ANY2D_IDLE3D |
<span class="lineNum">     270 </span>            :                           RADEON_ISYNC_ANY3D_IDLE2D |
<span class="lineNum">     271 </span>            :                           RADEON_ISYNC_WAIT_IDLEGUI |
<span class="lineNum">     272 </span>            :                           RADEON_ISYNC_CPSCRATCH_IDLEGUI);
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GB_TILE_CONFIG, 0));</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, gb_tile_config);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     277 </span>            :                           RADEON_WAIT_2D_IDLECLEAN |
<span class="lineNum">     278 </span>            :                           RADEON_WAIT_3D_IDLECLEAN);
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_DST_PIPE_CONFIG, 0));</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_PIPE_AUTO_CONFIG);</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GB_SELECT, 0));</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GB_ENABLE, 0));</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE);</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_ZCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_ZC_FLUSH | R300_ZC_FREE);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     291 </span>            :                           RADEON_WAIT_2D_IDLECLEAN |
<span class="lineNum">     292 </span>            :                           RADEON_WAIT_3D_IDLECLEAN);
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GB_AA_CONFIG, 0));</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_RB3D_ZCACHE_CTLSTAT, 0));</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_ZC_FLUSH | R300_ZC_FREE);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GB_MSPOS0, 0));</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     301 </span>            :                           ((6 &lt;&lt; R300_MS_X0_SHIFT) |
<span class="lineNum">     302 </span>            :                            (6 &lt;&lt; R300_MS_Y0_SHIFT) |
<span class="lineNum">     303 </span>            :                            (6 &lt;&lt; R300_MS_X1_SHIFT) |
<span class="lineNum">     304 </span>            :                            (6 &lt;&lt; R300_MS_Y1_SHIFT) |
<span class="lineNum">     305 </span>            :                            (6 &lt;&lt; R300_MS_X2_SHIFT) |
<span class="lineNum">     306 </span>            :                            (6 &lt;&lt; R300_MS_Y2_SHIFT) |
<span class="lineNum">     307 </span>            :                            (6 &lt;&lt; R300_MSBD0_Y_SHIFT) |
<span class="lineNum">     308 </span>            :                            (6 &lt;&lt; R300_MSBD0_X_SHIFT)));
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GB_MSPOS1, 0));</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     311 </span>            :                           ((6 &lt;&lt; R300_MS_X3_SHIFT) |
<span class="lineNum">     312 </span>            :                            (6 &lt;&lt; R300_MS_Y3_SHIFT) |
<span class="lineNum">     313 </span>            :                            (6 &lt;&lt; R300_MS_X4_SHIFT) |
<span class="lineNum">     314 </span>            :                            (6 &lt;&lt; R300_MS_Y4_SHIFT) |
<span class="lineNum">     315 </span>            :                            (6 &lt;&lt; R300_MS_X5_SHIFT) |
<span class="lineNum">     316 </span>            :                            (6 &lt;&lt; R300_MS_Y5_SHIFT) |
<span class="lineNum">     317 </span>            :                            (6 &lt;&lt; R300_MSBD1_SHIFT)));
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GA_ENHANCE, 0));</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, R300_GA_DEADLOCK_CNTL | R300_GA_FASTSYNC_CNTL);</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GA_POLY_MODE, 0));</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     322 </span>            :                           R300_FRONT_PTYPE_TRIANGE | R300_BACK_PTYPE_TRIANGE);
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(R300_GA_ROUND_MODE, 0));</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">     325 </span>            :                           R300_GEOMETRY_ROUND_NEAREST |
<span class="lineNum">     326 </span>            :                           R300_COLOR_ROUND_NEAREST);
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span><span class="lineNoCov">          0 : static void r300_errata(struct radeon_device *rdev)</span>
<span class="lineNum">     331 </span>            : {
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         rdev-&gt;pll_errata = 0;</span>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_R300 &amp;&amp;</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :             (RREG32(RADEON_CONFIG_CNTL) &amp; RADEON_CFG_ATI_REV_ID_MASK) == RADEON_CFG_ATI_REV_A11) {</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 rdev-&gt;pll_errata |= CHIP_ERRATA_R300_CG;</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         }</span>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineNoCov">          0 : int r300_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     341 </span>            : {
<span class="lineNum">     342 </span>            :         unsigned i;
<span class="lineNum">     343 </span>            :         uint32_t tmp;
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     346 </span>            :                 /* read MC_STATUS */
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_MC_STATUS);</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 if (tmp &amp; R300_MC_IDLE) {</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     350 </span>            :                 }
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">     352 </span>            :         }
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 : static void r300_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">     357 </span>            : {
<span class="lineNum">     358 </span>            :         uint32_t gb_tile_config, tmp;
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_R300 &amp;&amp; rdev-&gt;pdev-&gt;device != 0x4144) ||</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_R350 &amp;&amp; rdev-&gt;pdev-&gt;device != 0x4148)) {</span>
<span class="lineNum">     362 </span>            :                 /* r300,r350 */
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 rdev-&gt;num_gb_pipes = 2;</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     365 </span>            :                 /* rv350,rv370,rv380,r300 AD, r350 AH */
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 rdev-&gt;num_gb_pipes = 1;</span>
<span class="lineNum">     367 </span>            :         }
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         rdev-&gt;num_z_pipes = 1;</span>
<span class="lineNum">     369 </span>            :         gb_tile_config = (R300_ENABLE_TILING | R300_TILE_SIZE_16);
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;num_gb_pipes) {</span>
<span class="lineNum">     371 </span>            :         case 2:
<span class="lineNum">     372 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_R300;
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     374 </span>            :         case 3:
<span class="lineNum">     375 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_R420_3P;
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     377 </span>            :         case 4:
<span class="lineNum">     378 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_R420;
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     380 </span>            :         default:
<span class="lineNum">     381 </span>            :         case 1:
<span class="lineNum">     382 </span>            :                 gb_tile_config |= R300_PIPE_COUNT_RV350;
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     384 </span>            :         }
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         WREG32(R300_GB_TILE_CONFIG, gb_tile_config);</span>
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">     389 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         tmp = RREG32(R300_DST_PIPE_CONFIG);</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         WREG32(R300_DST_PIPE_CONFIG, tmp | R300_PIPE_AUTO_CONFIG);</span>
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         WREG32(R300_RB2D_DSTCACHE_MODE,</span>
<span class="lineNum">     396 </span>            :                R300_DC_AUTOFLUSH_ENABLE |
<span class="lineNum">     397 </span>            :                R300_DC_DC_DISABLE_IGNORE_PE);
<span class="lineNum">     398 </span>            : 
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         if (r100_gui_wait_for_idle(rdev)) {</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait GUI idle while &quot;</span>
<span class="lineNum">     401 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         if (r300_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;Failed to wait MC idle while &quot;</span>
<span class="lineNum">     405 </span>            :                        &quot;programming pipes. Bad things might happen.\n&quot;);
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     407 </span>            :         DRM_INFO(&quot;radeon: %d quad pipes, %d Z pipes initialized.\n&quot;,
<span class="lineNum">     408 </span>            :                  rdev-&gt;num_gb_pipes, rdev-&gt;num_z_pipes);
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : int r300_asic_reset(struct radeon_device *rdev)</span>
<span class="lineNum">     412 </span>            : {
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         struct r100_mc_save save;</span>
<span class="lineNum">     414 </span>            :         u32 status, tmp;
<span class="lineNum">     415 </span>            :         int ret = 0;
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         if (!G_000E40_GUI_ACTIVE(status)) {</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     420 </span>            :         }
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         r100_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     423 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     424 </span>            :         /* stop CP */
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_CNTL, 0);</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_CP_RB_CNTL);</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA);</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_RPTR_WR, 0);</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_WPTR, 0);</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp);</span>
<span class="lineNum">     431 </span>            :         /* save PCI state */
<span class="lineNum">     432 </span>            :         pci_save_state(rdev-&gt;pdev);
<span class="lineNum">     433 </span>            :         /* disable bus mastering */
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         r100_bm_disable(rdev);</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) |</span>
<span class="lineNum">     436 </span>            :                                         S_0000F0_SOFT_RESET_GA(1));
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     442 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     443 </span>            :         /* resetting the CP seems to be problematic sometimes it end up
<span class="lineNum">     444 </span>            :          * hard locking the computer, but it's necessary for successful
<span class="lineNum">     445 </span>            :          * reset more test &amp; playing is needed on R3XX/R4XX to find a
<span class="lineNum">     446 </span>            :          * reliable (if any solution)
<span class="lineNum">     447 </span>            :          */
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1));</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     454 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     455 </span>            :         /* restore PCI &amp; busmastering */
<span class="lineNum">     456 </span>            :         pci_restore_state(rdev-&gt;pdev);
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         r100_enable_bm(rdev);</span>
<span class="lineNum">     458 </span>            :         /* Check if GPU is idle */
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         if (G_000E40_GA_BUSY(status) || G_000E40_VAP_BUSY(status)) {</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed to reset GPU\n&quot;);</span>
<span class="lineNum">     461 </span>            :                 ret = -1;
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     463 </span>            :                 dev_info(rdev-&gt;dev, &quot;GPU reset succeed\n&quot;);
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         r100_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            : /*
<a name="469"><span class="lineNum">     469 </span>            :  * r300,r350,rv350,rv380 VRAM info</a>
<span class="lineNum">     470 </span>            :  */
<span class="lineNum">     471 </span><span class="lineNoCov">          0 : void r300_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">     472 </span>            : {
<span class="lineNum">     473 </span>            :         u64 base;
<span class="lineNum">     474 </span>            :         u32 tmp;
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span>            :         /* DDR for all card after R300 &amp; IGP */
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_MEM_CNTL);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         tmp &amp;= R300_MEM_NUM_CHANNELS_MASK;</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         switch (tmp) {</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         case 0: rdev-&gt;mc.vram_width = 64; break;</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         case 1: rdev-&gt;mc.vram_width = 128; break;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         case 2: rdev-&gt;mc.vram_width = 256; break;</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         default:  rdev-&gt;mc.vram_width = 128; break;</span>
<span class="lineNum">     485 </span>            :         }
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         r100_vram_init_sizes(rdev);</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         base = rdev-&gt;mc.aper_base;</span>
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 base = (RREG32(RADEON_NB_TOM) &amp; 0xffff) &lt;&lt; 16;</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, base);</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_AGP))</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span><span class="lineNoCov">          0 : void rv370_set_pcie_lanes(struct radeon_device *rdev, int lanes)</span>
<span class="lineNum">     498 </span>            : {
<span class="lineNum">     499 </span>            :         uint32_t link_width_cntl, mask;
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span>            :         /* FIXME wait for idle */
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         switch (lanes) {</span>
<span class="lineNum">     510 </span>            :         case 0:
<span class="lineNum">     511 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X0;
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     513 </span>            :         case 1:
<span class="lineNum">     514 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X1;
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     516 </span>            :         case 2:
<span class="lineNum">     517 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X2;
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     519 </span>            :         case 4:
<span class="lineNum">     520 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X4;
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     522 </span>            :         case 8:
<span class="lineNum">     523 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X8;
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     525 </span>            :         case 12:
<span class="lineNum">     526 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X12;
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     528 </span>            :         case 16:
<span class="lineNum">     529 </span>            :         default:
<span class="lineNum">     530 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X16;
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     532 </span>            :         }
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE(RADEON_PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         if ((link_width_cntl &amp; RADEON_PCIE_LC_LINK_WIDTH_RD_MASK) ==</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :             (mask &lt;&lt; RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT))</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         link_width_cntl &amp;= ~(RADEON_PCIE_LC_LINK_WIDTH_MASK |</span>
<span class="lineNum">     541 </span>            :                              RADEON_PCIE_LC_RECONFIG_NOW |
<span class="lineNum">     542 </span>            :                              RADEON_PCIE_LC_RECONFIG_LATER |
<span class="lineNum">     543 </span>            :                              RADEON_PCIE_LC_SHORT_RECONFIG_EN);
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         link_width_cntl |= mask;</span>
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         WREG32_PCIE(RADEON_PCIE_LC_LINK_WIDTH_CNTL, (link_width_cntl |</span>
<span class="lineNum">     547 </span>            :                                                      RADEON_PCIE_LC_RECONFIG_NOW));
<span class="lineNum">     548 </span>            : 
<span class="lineNum">     549 </span>            :         /* wait for lane set to complete */
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE(RADEON_PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         while (link_width_cntl == 0xffffffff)</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE(RADEON_PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">     553 </span>            : 
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     555 </span>            : 
<span class="lineNum">     556 </span><span class="lineNoCov">          0 : int rv370_get_pcie_lanes(struct radeon_device *rdev)</span>
<span class="lineNum">     557 </span>            : {
<span class="lineNum">     558 </span>            :         u32 link_width_cntl;
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span>            :         /* FIXME wait for idle */
<span class="lineNum">     567 </span>            : 
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE(RADEON_PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         switch ((link_width_cntl &amp; RADEON_PCIE_LC_LINK_WIDTH_RD_MASK) &gt;&gt; RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT) {</span>
<span class="lineNum">     571 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X0:
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     573 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X1:
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">     575 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X2:
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 return 2;</span>
<span class="lineNum">     577 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X4:
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">     579 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X8:
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 return 8;</span>
<span class="lineNum">     581 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X16:
<span class="lineNum">     582 </span>            :         default:
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 return 16;</span>
<span class="lineNum">     584 </span>            :         }
<span class="lineNum">     585 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     588 </span>            : static int rv370_debugfs_pcie_gart_info(struct seq_file *m, void *data)
<span class="lineNum">     589 </span>            : {
<span class="lineNum">     590 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">     591 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">     592 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     593 </span>            :         uint32_t tmp;
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_CNTL);
<span class="lineNum">     596 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">     597 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_BASE);
<span class="lineNum">     598 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_BASE 0x%08x\n&quot;, tmp);
<span class="lineNum">     599 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_START_LO);
<span class="lineNum">     600 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_START_LO 0x%08x\n&quot;, tmp);
<span class="lineNum">     601 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_START_HI);
<span class="lineNum">     602 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_START_HI 0x%08x\n&quot;, tmp);
<span class="lineNum">     603 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_END_LO);
<span class="lineNum">     604 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_END_LO 0x%08x\n&quot;, tmp);
<span class="lineNum">     605 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_END_HI);
<span class="lineNum">     606 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_END_HI 0x%08x\n&quot;, tmp);
<span class="lineNum">     607 </span>            :         tmp = RREG32_PCIE(RADEON_PCIE_TX_GART_ERROR);
<span class="lineNum">     608 </span>            :         seq_printf(m, &quot;PCIE_TX_GART_ERROR 0x%08x\n&quot;, tmp);
<span class="lineNum">     609 </span>            :         return 0;
<span class="lineNum">     610 </span>            : }
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span>            : static struct drm_info_list rv370_pcie_gart_info_list[] = {
<span class="lineNum">     613 </span>            :         {&quot;rv370_pcie_gart_info&quot;, rv370_debugfs_pcie_gart_info, 0, NULL},
<span class="lineNum">     614 </span>            : };
<a name="615"><span class="lineNum">     615 </span>            : #endif</a>
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span><span class="lineNoCov">          0 : static int rv370_debugfs_pcie_gart_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">     618 </span>            : {
<span class="lineNum">     619 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     620 </span>            :         return radeon_debugfs_add_files(rdev, rv370_pcie_gart_info_list, 1);
<span class="lineNum">     621 </span>            : #else
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     623 </span>            : #endif
<a name="624"><span class="lineNum">     624 </span>            : }</a>
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 : static int r300_packet0_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">     627 </span>            :                 struct radeon_cs_packet *pkt,
<span class="lineNum">     628 </span>            :                 unsigned idx, unsigned reg)
<span class="lineNum">     629 </span>            : {
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">     631 </span>            :         struct r100_cs_track *track;
<span class="lineNum">     632 </span>            :         volatile uint32_t *ib;
<span class="lineNum">     633 </span>            :         uint32_t tmp, tile_flags = 0;
<span class="lineNum">     634 </span>            :         unsigned i;
<span class="lineNum">     635 </span>            :         int r;
<span class="lineNum">     636 </span>            :         u32 idx_value;
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         track = (struct r100_cs_track *)p-&gt;track;</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         switch(reg) {</span>
<span class="lineNum">     643 </span>            :         case AVIVO_D1MODE_VLINE_START_END:
<span class="lineNum">     644 </span>            :         case RADEON_CRTC_GUI_TRIG_VLINE:
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 r = r100_cs_packet_parse_vline(p);</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     648 </span>            :                                         idx, reg);
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     651 </span>            :                 }
<span class="lineNum">     652 </span>            :                 break;
<span class="lineNum">     653 </span>            :         case RADEON_DST_PITCH_OFFSET:
<span class="lineNum">     654 </span>            :         case RADEON_SRC_PITCH_OFFSET:
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 r = r100_reloc_pitch_offset(p, pkt, idx, reg);</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     658 </span>            :                 break;
<span class="lineNum">     659 </span>            :         case R300_RB3D_COLOROFFSET0:
<span class="lineNum">     660 </span>            :         case R300_RB3D_COLOROFFSET1:
<span class="lineNum">     661 </span>            :         case R300_RB3D_COLOROFFSET2:
<span class="lineNum">     662 </span>            :         case R300_RB3D_COLOROFFSET3:
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 i = (reg - R300_RB3D_COLOROFFSET0) &gt;&gt; 2;</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     667 </span>            :                                         idx, reg);
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     670 </span>            :                 }
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].offset = idx_value;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     676 </span>            :         case R300_ZB_DEPTHOFFSET:
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     680 </span>            :                                         idx, reg);
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     683 </span>            :                 }
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 track-&gt;zb.robj = reloc-&gt;robj;</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 track-&gt;zb.offset = idx_value;</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     689 </span>            :         case R300_TX_OFFSET_0:
<span class="lineNum">     690 </span>            :         case R300_TX_OFFSET_0+4:
<span class="lineNum">     691 </span>            :         case R300_TX_OFFSET_0+8:
<span class="lineNum">     692 </span>            :         case R300_TX_OFFSET_0+12:
<span class="lineNum">     693 </span>            :         case R300_TX_OFFSET_0+16:
<span class="lineNum">     694 </span>            :         case R300_TX_OFFSET_0+20:
<span class="lineNum">     695 </span>            :         case R300_TX_OFFSET_0+24:
<span class="lineNum">     696 </span>            :         case R300_TX_OFFSET_0+28:
<span class="lineNum">     697 </span>            :         case R300_TX_OFFSET_0+32:
<span class="lineNum">     698 </span>            :         case R300_TX_OFFSET_0+36:
<span class="lineNum">     699 </span>            :         case R300_TX_OFFSET_0+40:
<span class="lineNum">     700 </span>            :         case R300_TX_OFFSET_0+44:
<span class="lineNum">     701 </span>            :         case R300_TX_OFFSET_0+48:
<span class="lineNum">     702 </span>            :         case R300_TX_OFFSET_0+52:
<span class="lineNum">     703 </span>            :         case R300_TX_OFFSET_0+56:
<span class="lineNum">     704 </span>            :         case R300_TX_OFFSET_0+60:
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 i = (reg - R300_TX_OFFSET_0) &gt;&gt; 2;</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     709 </span>            :                                         idx, reg);
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     712 </span>            :                 }
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                 if (p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS) {</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                         ib[idx] = (idx_value &amp; 31) | /* keep the 1st 5 bits */</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                                   ((idx_value &amp; ~31) + (u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_TXO_MACRO_TILE;</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_TXO_MICRO_TILE;</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                         else if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO_SQUARE)</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_TXO_MICRO_TILE_SQUARE;</span>
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                         tmp = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp;</span>
<span class="lineNum">     728 </span>            :                 }
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     732 </span>            :         /* Tracked registers */
<span class="lineNum">     733 </span>            :         case 0x2084:
<span class="lineNum">     734 </span>            :                 /* VAP_VF_CNTL */
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = idx_value;</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     737 </span>            :         case 0x20B4:
<span class="lineNum">     738 </span>            :                 /* VAP_VTX_SIZE */
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 track-&gt;vtx_size = idx_value &amp; 0x7F;</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     741 </span>            :         case 0x2134:
<span class="lineNum">     742 </span>            :                 /* VAP_VF_MAX_VTX_INDX */
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 track-&gt;max_indx = idx_value &amp; 0x00FFFFFFUL;</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     745 </span>            :         case 0x2088:
<span class="lineNum">     746 </span>            :                 /* VAP_ALT_NUM_VERTICES - only valid on r500 */
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_RV515)</span>
<span class="lineNum">     748 </span>            :                         goto fail;
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 track-&gt;vap_alt_nverts = idx_value &amp; 0xFFFFFF;</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     751 </span>            :         case 0x43E4:
<span class="lineNum">     752 </span>            :                 /* SC_SCISSOR1 */
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 track-&gt;maxy = ((idx_value &gt;&gt; 13) &amp; 0x1FFF) + 1;</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_RV515) {</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                         track-&gt;maxy -= 1440;</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     760 </span>            :         case 0x4E00:
<span class="lineNum">     761 </span>            :                 /* RB3D_CCTL */
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 if ((idx_value &amp; (1 &lt;&lt; 10)) &amp;&amp; /* CMASK_ENABLE */</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                     p-&gt;rdev-&gt;cmask_filp != p-&gt;filp) {</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid RB3D_CCTL: Cannot enable CMASK.\n&quot;);</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     766 </span>            :                 }
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 track-&gt;num_cb = ((idx_value &gt;&gt; 5) &amp; 0x3) + 1;</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     770 </span>            :         case 0x4E38:
<span class="lineNum">     771 </span>            :         case 0x4E3C:
<span class="lineNum">     772 </span>            :         case 0x4E40:
<span class="lineNum">     773 </span>            :         case 0x4E44:
<span class="lineNum">     774 </span>            :                 /* RB3D_COLORPITCH0 */
<span class="lineNum">     775 </span>            :                 /* RB3D_COLORPITCH1 */
<span class="lineNum">     776 </span>            :                 /* RB3D_COLORPITCH2 */
<span class="lineNum">     777 </span>            :                 /* RB3D_COLORPITCH3 */
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     782 </span>            :                                           idx, reg);
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                                 radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">     785 </span>            :                         }
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_COLOR_TILE_ENABLE;</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_COLOR_MICROTILE_ENABLE;</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :                         else if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO_SQUARE)</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_COLOR_MICROTILE_SQUARE_ENABLE;</span>
<span class="lineNum">     793 </span>            : 
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                         tmp = idx_value &amp; ~(0x7 &lt;&lt; 16);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp;</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 i = (reg - 0x4E38) &gt;&gt; 2;</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                 track-&gt;cb[i].pitch = idx_value &amp; 0x3FFE;</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :                 switch (((idx_value &gt;&gt; 21) &amp; 0xF)) {</span>
<span class="lineNum">     801 </span>            :                 case 9:
<span class="lineNum">     802 </span>            :                 case 11:
<span class="lineNum">     803 </span>            :                 case 12:
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                         track-&gt;cb[i].cpp = 1;</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     806 </span>            :                 case 3:
<span class="lineNum">     807 </span>            :                 case 4:
<span class="lineNum">     808 </span>            :                 case 13:
<span class="lineNum">     809 </span>            :                 case 15:
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                         track-&gt;cb[i].cpp = 2;</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     812 </span>            :                 case 5:
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         if (p-&gt;rdev-&gt;family &lt; CHIP_RV515) {</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Invalid color buffer format (%d)!\n&quot;,</span>
<span class="lineNum">     815 </span>            :                                           ((idx_value &gt;&gt; 21) &amp; 0xF));
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">     817 </span>            :                         }
<span class="lineNum">     818 </span>            :                         /* Pass through. */
<span class="lineNum">     819 </span>            :                 case 6:
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                         track-&gt;cb[i].cpp = 4;</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     822 </span>            :                 case 10:
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                         track-&gt;cb[i].cpp = 8;</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     825 </span>            :                 case 7:
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                         track-&gt;cb[i].cpp = 16;</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     828 </span>            :                 default:
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid color buffer format (%d) !\n&quot;,</span>
<span class="lineNum">     830 </span>            :                                   ((idx_value &gt;&gt; 21) &amp; 0xF));
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     832 </span>            :                 }
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     835 </span>            :         case 0x4F00:
<span class="lineNum">     836 </span>            :                 /* ZB_CNTL */
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 2) {</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :                         track-&gt;z_enabled = true;</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                         track-&gt;z_enabled = false;</span>
<span class="lineNum">     841 </span>            :                 }
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     844 </span>            :         case 0x4F10:
<span class="lineNum">     845 </span>            :                 /* ZB_FORMAT */
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 switch ((idx_value &amp; 0xF)) {</span>
<span class="lineNum">     847 </span>            :                 case 0:
<span class="lineNum">     848 </span>            :                 case 1:
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :                         track-&gt;zb.cpp = 2;</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     851 </span>            :                 case 2:
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                         track-&gt;zb.cpp = 4;</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     854 </span>            :                 default:
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid z buffer format (%d) !\n&quot;,</span>
<span class="lineNum">     856 </span>            :                                   (idx_value &amp; 0xF));
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     858 </span>            :                 }
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     861 </span>            :         case 0x4F24:
<span class="lineNum">     862 </span>            :                 /* ZB_DEPTHPITCH */
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     867 </span>            :                                           idx, reg);
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                                 radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">     870 </span>            :                         }
<span class="lineNum">     871 </span>            : 
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_DEPTHMACROTILE_ENABLE;</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_DEPTHMICROTILE_TILED;</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                         else if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO_SQUARE)</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                                 tile_flags |= R300_DEPTHMICROTILE_TILED_SQUARE;</span>
<span class="lineNum">     878 </span>            : 
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                         tmp = idx_value &amp; ~(0x7 &lt;&lt; 16);</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp;</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                 track-&gt;zb.pitch = idx_value &amp; 0x3FFC;</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     886 </span>            :         case 0x4104:
<span class="lineNum">     887 </span>            :                 /* TX_ENABLE */
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 16; i++) {</span>
<span class="lineNum">     889 </span>            :                         bool enabled;
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         enabled = !!(idx_value &amp; (1 &lt;&lt; i));</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].enabled = enabled;</span>
<span class="lineNum">     893 </span>            :                 }
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     896 </span>            :         case 0x44C0:
<span class="lineNum">     897 </span>            :         case 0x44C4:
<span class="lineNum">     898 </span>            :         case 0x44C8:
<span class="lineNum">     899 </span>            :         case 0x44CC:
<span class="lineNum">     900 </span>            :         case 0x44D0:
<span class="lineNum">     901 </span>            :         case 0x44D4:
<span class="lineNum">     902 </span>            :         case 0x44D8:
<span class="lineNum">     903 </span>            :         case 0x44DC:
<span class="lineNum">     904 </span>            :         case 0x44E0:
<span class="lineNum">     905 </span>            :         case 0x44E4:
<span class="lineNum">     906 </span>            :         case 0x44E8:
<span class="lineNum">     907 </span>            :         case 0x44EC:
<span class="lineNum">     908 </span>            :         case 0x44F0:
<span class="lineNum">     909 </span>            :         case 0x44F4:
<span class="lineNum">     910 </span>            :         case 0x44F8:
<span class="lineNum">     911 </span>            :         case 0x44FC:
<span class="lineNum">     912 </span>            :                 /* TX_FORMAT1_[0-15] */
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 i = (reg - 0x44C0) &gt;&gt; 2;</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 25) &amp; 0x3;</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].tex_coord_type = tmp;</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                 switch ((idx_value &amp; 0x1F)) {</span>
<span class="lineNum">     917 </span>            :                 case R300_TX_FORMAT_X8:
<span class="lineNum">     918 </span>            :                 case R300_TX_FORMAT_Y4X4:
<span class="lineNum">     919 </span>            :                 case R300_TX_FORMAT_Z3Y3X2:
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     923 </span>            :                 case R300_TX_FORMAT_X16:
<span class="lineNum">     924 </span>            :                 case R300_TX_FORMAT_FL_I16:
<span class="lineNum">     925 </span>            :                 case R300_TX_FORMAT_Y8X8:
<span class="lineNum">     926 </span>            :                 case R300_TX_FORMAT_Z5Y6X5:
<span class="lineNum">     927 </span>            :                 case R300_TX_FORMAT_Z6Y5X5:
<span class="lineNum">     928 </span>            :                 case R300_TX_FORMAT_W4Z4Y4X4:
<span class="lineNum">     929 </span>            :                 case R300_TX_FORMAT_W1Z5Y5X5:
<span class="lineNum">     930 </span>            :                 case R300_TX_FORMAT_D3DMFT_CxV8U8:
<span class="lineNum">     931 </span>            :                 case R300_TX_FORMAT_B8G8_B8G8:
<span class="lineNum">     932 </span>            :                 case R300_TX_FORMAT_G8R8_G8B8:
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 2;</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     936 </span>            :                 case R300_TX_FORMAT_Y16X16:
<span class="lineNum">     937 </span>            :                 case R300_TX_FORMAT_FL_I16A16:
<span class="lineNum">     938 </span>            :                 case R300_TX_FORMAT_Z11Y11X10:
<span class="lineNum">     939 </span>            :                 case R300_TX_FORMAT_Z10Y11X11:
<span class="lineNum">     940 </span>            :                 case R300_TX_FORMAT_W8Z8Y8X8:
<span class="lineNum">     941 </span>            :                 case R300_TX_FORMAT_W2Z10Y10X10:
<span class="lineNum">     942 </span>            :                 case 0x17:
<span class="lineNum">     943 </span>            :                 case R300_TX_FORMAT_FL_I32:
<span class="lineNum">     944 </span>            :                 case 0x1e:
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 4;</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     948 </span>            :                 case R300_TX_FORMAT_W16Z16Y16X16:
<span class="lineNum">     949 </span>            :                 case R300_TX_FORMAT_FL_R16G16B16A16:
<span class="lineNum">     950 </span>            :                 case R300_TX_FORMAT_FL_I32A32:
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 8;</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     954 </span>            :                 case R300_TX_FORMAT_FL_R32G32B32A32:
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 16;</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     958 </span>            :                 case R300_TX_FORMAT_DXT1:
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_DXT1;</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     962 </span>            :                 case R300_TX_FORMAT_ATI2N:
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                         if (p-&gt;rdev-&gt;family &lt; CHIP_R420) {</span>
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Invalid texture format %u\n&quot;,</span>
<span class="lineNum">     965 </span>            :                                           (idx_value &amp; 0x1F));
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">     967 </span>            :                         }
<span class="lineNum">     968 </span>            :                         /* The same rules apply as for DXT3/5. */
<span class="lineNum">     969 </span>            :                         /* Pass through. */
<span class="lineNum">     970 </span>            :                 case R300_TX_FORMAT_DXT3:
<span class="lineNum">     971 </span>            :                 case R300_TX_FORMAT_DXT5:
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_DXT35;</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     975 </span>            :                 default:
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid texture format %u\n&quot;,</span>
<span class="lineNum">     977 </span>            :                                   (idx_value &amp; 0x1F));
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     979 </span>            :                 }
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     982 </span>            :         case 0x4400:
<span class="lineNum">     983 </span>            :         case 0x4404:
<span class="lineNum">     984 </span>            :         case 0x4408:
<span class="lineNum">     985 </span>            :         case 0x440C:
<span class="lineNum">     986 </span>            :         case 0x4410:
<span class="lineNum">     987 </span>            :         case 0x4414:
<span class="lineNum">     988 </span>            :         case 0x4418:
<span class="lineNum">     989 </span>            :         case 0x441C:
<span class="lineNum">     990 </span>            :         case 0x4420:
<span class="lineNum">     991 </span>            :         case 0x4424:
<span class="lineNum">     992 </span>            :         case 0x4428:
<span class="lineNum">     993 </span>            :         case 0x442C:
<span class="lineNum">     994 </span>            :         case 0x4430:
<span class="lineNum">     995 </span>            :         case 0x4434:
<span class="lineNum">     996 </span>            :         case 0x4438:
<span class="lineNum">     997 </span>            :         case 0x443C:
<span class="lineNum">     998 </span>            :                 /* TX_FILTER0_[0-15] */
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 i = (reg - 0x4400) &gt;&gt; 2;</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                 tmp = idx_value &amp; 0x7;</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 if (tmp == 2 || tmp == 4 || tmp == 6) {</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].roundup_w = false;</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 3) &amp; 0x7;</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 if (tmp == 2 || tmp == 4 || tmp == 6) {</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].roundup_h = false;</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1010 </span>            :         case 0x4500:
<span class="lineNum">    1011 </span>            :         case 0x4504:
<span class="lineNum">    1012 </span>            :         case 0x4508:
<span class="lineNum">    1013 </span>            :         case 0x450C:
<span class="lineNum">    1014 </span>            :         case 0x4510:
<span class="lineNum">    1015 </span>            :         case 0x4514:
<span class="lineNum">    1016 </span>            :         case 0x4518:
<span class="lineNum">    1017 </span>            :         case 0x451C:
<span class="lineNum">    1018 </span>            :         case 0x4520:
<span class="lineNum">    1019 </span>            :         case 0x4524:
<span class="lineNum">    1020 </span>            :         case 0x4528:
<span class="lineNum">    1021 </span>            :         case 0x452C:
<span class="lineNum">    1022 </span>            :         case 0x4530:
<span class="lineNum">    1023 </span>            :         case 0x4534:
<span class="lineNum">    1024 </span>            :         case 0x4538:
<span class="lineNum">    1025 </span>            :         case 0x453C:
<span class="lineNum">    1026 </span>            :                 /* TX_FORMAT2_[0-15] */
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 i = (reg - 0x4500) &gt;&gt; 2;</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                 tmp = idx_value &amp; 0x3FFF;</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].pitch = tmp + 1;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &gt;= CHIP_RV515) {</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                         tmp = ((idx_value &gt;&gt; 15) &amp; 1) &lt;&lt; 11;</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].width_11 = tmp;</span>
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                         tmp = ((idx_value &gt;&gt; 16) &amp; 1) &lt;&lt; 11;</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].height_11 = tmp;</span>
<span class="lineNum">    1035 </span>            : 
<span class="lineNum">    1036 </span>            :                         /* ATI1N */
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                         if (idx_value &amp; (1 &lt;&lt; 14)) {</span>
<span class="lineNum">    1038 </span>            :                                 /* The same rules apply as for DXT1. */
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].compress_format =</span>
<span class="lineNum">    1040 </span>            :                                         R100_TRACK_COMP_DXT1;
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                 } else if (idx_value &amp; (1 &lt;&lt; 14)) {</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Forbidden bit TXFORMAT_MSB\n&quot;);</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1045 </span>            :                 }
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1048 </span>            :         case 0x4480:
<span class="lineNum">    1049 </span>            :         case 0x4484:
<span class="lineNum">    1050 </span>            :         case 0x4488:
<span class="lineNum">    1051 </span>            :         case 0x448C:
<span class="lineNum">    1052 </span>            :         case 0x4490:
<span class="lineNum">    1053 </span>            :         case 0x4494:
<span class="lineNum">    1054 </span>            :         case 0x4498:
<span class="lineNum">    1055 </span>            :         case 0x449C:
<span class="lineNum">    1056 </span>            :         case 0x44A0:
<span class="lineNum">    1057 </span>            :         case 0x44A4:
<span class="lineNum">    1058 </span>            :         case 0x44A8:
<span class="lineNum">    1059 </span>            :         case 0x44AC:
<span class="lineNum">    1060 </span>            :         case 0x44B0:
<span class="lineNum">    1061 </span>            :         case 0x44B4:
<span class="lineNum">    1062 </span>            :         case 0x44B8:
<span class="lineNum">    1063 </span>            :         case 0x44BC:
<span class="lineNum">    1064 </span>            :                 /* TX_FORMAT0_[0-15] */
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 i = (reg - 0x4480) &gt;&gt; 2;</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 tmp = idx_value &amp; 0x7FF;</span>
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].width = tmp + 1;</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 11) &amp; 0x7FF;</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].height = tmp + 1;</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 26) &amp; 0xF;</span>
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].num_levels = tmp;</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 tmp = idx_value &amp; (1 &lt;&lt; 31);</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].use_pitch = !!tmp;</span>
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 22) &amp; 0xF;</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].txdepth = tmp;</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1078 </span>            :         case R300_ZB_ZPASS_ADDR:
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1082 </span>            :                                         idx, reg);
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1085 </span>            :                 }
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1088 </span>            :         case 0x4e0c:
<span class="lineNum">    1089 </span>            :                 /* RB3D_COLOR_CHANNEL_MASK */
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 track-&gt;color_channel_mask = idx_value;</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1093 </span>            :         case 0x43a4:
<span class="lineNum">    1094 </span>            :                 /* SC_HYPERZ_EN */
<span class="lineNum">    1095 </span>            :                 /* r300c emits this register - we need to disable hyperz for it
<span class="lineNum">    1096 </span>            :                  * without complaining */
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;hyperz_filp != p-&gt;filp) {</span>
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                         if (idx_value &amp; 0x1)</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                                 ib[idx] = idx_value &amp; ~1;</span>
<span class="lineNum">    1100 </span>            :                 }
<span class="lineNum">    1101 </span>            :                 break;
<span class="lineNum">    1102 </span>            :         case 0x4f1c:
<span class="lineNum">    1103 </span>            :                 /* ZB_BW_CNTL */
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 track-&gt;zb_cb_clear = !!(idx_value &amp; (1 &lt;&lt; 5));</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;hyperz_filp != p-&gt;filp) {</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                         if (idx_value &amp; (R300_HIZ_ENABLE |</span>
<span class="lineNum">    1109 </span>            :                                          R300_RD_COMP_ENABLE |
<span class="lineNum">    1110 </span>            :                                          R300_WR_COMP_ENABLE |
<span class="lineNum">    1111 </span>            :                                          R300_FAST_FILL_ENABLE))
<span class="lineNum">    1112 </span>            :                                 goto fail;
<span class="lineNum">    1113 </span>            :                 }
<span class="lineNum">    1114 </span>            :                 break;
<span class="lineNum">    1115 </span>            :         case 0x4e04:
<span class="lineNum">    1116 </span>            :                 /* RB3D_BLENDCNTL */
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 track-&gt;blend_read_enable = !!(idx_value &amp; (1 &lt;&lt; 2));</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1120 </span>            :         case R300_RB3D_AARESOLVE_OFFSET:
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1124 </span>            :                                   idx, reg);
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1127 </span>            :                 }
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                 track-&gt;aa.robj = reloc-&gt;robj;</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 track-&gt;aa.offset = idx_value;</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 track-&gt;aa_dirty = true;</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1133 </span>            :         case R300_RB3D_AARESOLVE_PITCH:
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 track-&gt;aa.pitch = idx_value &amp; 0x3FFE;</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 track-&gt;aa_dirty = true;</span>
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1137 </span>            :         case R300_RB3D_AARESOLVE_CTL:
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 track-&gt;aaresolve = idx_value &amp; 0x1;</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                 track-&gt;aa_dirty = true;</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1141 </span>            :         case 0x4f30: /* ZB_MASK_OFFSET */
<span class="lineNum">    1142 </span>            :         case 0x4f34: /* ZB_ZMASK_PITCH */
<span class="lineNum">    1143 </span>            :         case 0x4f44: /* ZB_HIZ_OFFSET */
<span class="lineNum">    1144 </span>            :         case 0x4f54: /* ZB_HIZ_PITCH */
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                 if (idx_value &amp;&amp; (p-&gt;rdev-&gt;hyperz_filp != p-&gt;filp))</span>
<span class="lineNum">    1146 </span>            :                         goto fail;
<span class="lineNum">    1147 </span>            :                 break;
<span class="lineNum">    1148 </span>            :         case 0x4028:
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 if (idx_value &amp;&amp; (p-&gt;rdev-&gt;hyperz_filp != p-&gt;filp))</span>
<span class="lineNum">    1150 </span>            :                         goto fail;
<span class="lineNum">    1151 </span>            :                 /* GB_Z_PEQ_CONFIG */
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &gt;= CHIP_RV350)</span>
<span class="lineNum">    1153 </span>            :                         break;
<span class="lineNum">    1154 </span>            :                 goto fail;
<span class="lineNum">    1155 </span>            :                 break;
<span class="lineNum">    1156 </span>            :         case 0x4be8:
<span class="lineNum">    1157 </span>            :                 /* valid register only on RV530 */
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family == CHIP_RV530)</span>
<span class="lineNum">    1159 </span>            :                         break;
<span class="lineNum">    1160 </span>            :                 /* fallthrough do not move */
<span class="lineNum">    1161 </span>            :         default:
<span class="lineNum">    1162 </span>            :                 goto fail;
<span class="lineNum">    1163 </span>            :         }
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1165 </span>            : fail:
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         printk(KERN_ERR &quot;Forbidden register 0x%04X in cs at %d (val=%08x)\n&quot;,</span>
<span class="lineNum">    1167 </span>            :                reg, idx, idx_value);
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         return -EINVAL;</span>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 : static int r300_packet3_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1172 </span>            :                               struct radeon_cs_packet *pkt)
<span class="lineNum">    1173 </span>            : {
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1175 </span>            :         struct r100_cs_track *track;
<span class="lineNum">    1176 </span>            :         volatile uint32_t *ib;
<span class="lineNum">    1177 </span>            :         unsigned idx;
<span class="lineNum">    1178 </span>            :         int r;
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         track = (struct r100_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         switch(pkt-&gt;opcode) {</span>
<span class="lineNum">    1184 </span>            :         case PACKET3_3D_LOAD_VBPNTR:
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                 r = r100_packet3_load_vbpntr(p, pkt, idx);</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1188 </span>            :                 break;
<span class="lineNum">    1189 </span>            :         case PACKET3_INDX_BUFFER:
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for packet3 %d\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1195 </span>            :                 }
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check_pkt3_indx_buffer(p, pkt, reloc-&gt;robj);</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1200 </span>            :                 }
<span class="lineNum">    1201 </span>            :                 break;
<span class="lineNum">    1202 </span>            :         /* Draw packet */
<span class="lineNum">    1203 </span>            :         case PACKET3_3D_DRAW_IMMD:
<span class="lineNum">    1204 </span>            :                 /* Number of dwords is vtx_size * (num_vertices - 1)
<span class="lineNum">    1205 </span>            :                  * PRIM_WALK must be equal to 3 vertex data in embedded
<span class="lineNum">    1206 </span>            :                  * in cmd stream */
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 if (((radeon_get_ib_value(p, idx + 1) &gt;&gt; 4) &amp; 0x3) != 3) {</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;PRIM_WALK must be 3 for IMMD draw\n&quot;);</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1210 </span>            :                 }
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 track-&gt;immd_dwords = pkt-&gt;count - 1;</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1216 </span>            :                 }
<span class="lineNum">    1217 </span>            :                 break;
<span class="lineNum">    1218 </span>            :         case PACKET3_3D_DRAW_IMMD_2:
<span class="lineNum">    1219 </span>            :                 /* Number of dwords is vtx_size * (num_vertices - 1)
<span class="lineNum">    1220 </span>            :                  * PRIM_WALK must be equal to 3 vertex data in embedded
<span class="lineNum">    1221 </span>            :                  * in cmd stream */
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 if (((radeon_get_ib_value(p, idx) &gt;&gt; 4) &amp; 0x3) != 3) {</span>
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;PRIM_WALK must be 3 for IMMD draw\n&quot;);</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1225 </span>            :                 }
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 track-&gt;immd_dwords = pkt-&gt;count;</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1231 </span>            :                 }
<span class="lineNum">    1232 </span>            :                 break;
<span class="lineNum">    1233 </span>            :         case PACKET3_3D_DRAW_VBUF:
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1238 </span>            :                 }
<span class="lineNum">    1239 </span>            :                 break;
<span class="lineNum">    1240 </span>            :         case PACKET3_3D_DRAW_VBUF_2:
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1245 </span>            :                 }
<span class="lineNum">    1246 </span>            :                 break;
<span class="lineNum">    1247 </span>            :         case PACKET3_3D_DRAW_INDX:
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1252 </span>            :                 }
<span class="lineNum">    1253 </span>            :                 break;
<span class="lineNum">    1254 </span>            :         case PACKET3_3D_DRAW_INDX_2:
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 r = r100_cs_track_check(p-&gt;rdev, track);</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1259 </span>            :                 }
<span class="lineNum">    1260 </span>            :                 break;
<span class="lineNum">    1261 </span>            :         case PACKET3_3D_CLEAR_HIZ:
<span class="lineNum">    1262 </span>            :         case PACKET3_3D_CLEAR_ZMASK:
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;hyperz_filp != p-&gt;filp)</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1265 </span>            :                 break;
<span class="lineNum">    1266 </span>            :         case PACKET3_3D_CLEAR_CMASK:
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;cmask_filp != p-&gt;filp)</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1269 </span>            :                 break;
<span class="lineNum">    1270 </span>            :         case PACKET3_NOP:
<span class="lineNum">    1271 </span>            :                 break;
<span class="lineNum">    1272 </span>            :         default:
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Packet3 opcode %x not supported\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1275 </span>            :         }
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 : int r300_cs_parse(struct radeon_cs_parser *p)</span>
<span class="lineNum">    1280 </span>            : {
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet pkt;</span>
<span class="lineNum">    1282 </span>            :         struct r100_cs_track *track;
<span class="lineNum">    1283 </span>            :         int r;
<span class="lineNum">    1284 </span>            : 
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         track = kzalloc(sizeof(*track), GFP_KERNEL);</span>
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         if (track == NULL)</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         r100_cs_track_clear(p-&gt;rdev, track);</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         p-&gt;track = track;</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_parse(p, &amp;pkt, p-&gt;idx);</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1294 </span>            :                 }
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 p-&gt;idx += pkt.count + 2;</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 switch (pkt.type) {</span>
<span class="lineNum">    1297 </span>            :                 case RADEON_PACKET_TYPE0:
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                         r = r100_cs_parse_packet0(p, &amp;pkt,</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                                                   p-&gt;rdev-&gt;config.r300.reg_safe_bm,</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                                                   p-&gt;rdev-&gt;config.r300.reg_safe_bm_size,</span>
<span class="lineNum">    1301 </span>            :                                                   &amp;r300_packet0_check);
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1303 </span>            :                 case RADEON_PACKET_TYPE2:
<span class="lineNum">    1304 </span>            :                         break;
<span class="lineNum">    1305 </span>            :                 case RADEON_PACKET_TYPE3:
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                         r = r300_packet3_check(p, &amp;pkt);</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    1308 </span>            :                 default:
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d !\n&quot;, pkt.type);</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1311 </span>            :                 }
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1314 </span>            :                 }
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :         } while (p-&gt;idx &lt; p-&gt;chunk_ib-&gt;length_dw);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1318 </span>            : 
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 : void r300_set_reg_safe(struct radeon_device *rdev)</span>
<span class="lineNum">    1320 </span>            : {
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm = r300_reg_safe_bm;</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm_size = ARRAY_SIZE(r300_reg_safe_bm);</span>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1324 </span>            : 
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 : void r300_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">    1326 </span>            : {
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         struct r100_mc_save save;</span>
<span class="lineNum">    1328 </span>            :         int r;
<span class="lineNum">    1329 </span>            : 
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         r = r100_debugfs_mc_info_init(rdev);</span>
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Failed to create r100_mc debugfs file.\n&quot;);</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1334 </span>            : 
<span class="lineNum">    1335 </span>            :         /* Stops all mc clients */
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         r100_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 WREG32(R_00014C_MC_AGP_LOCATION,</span>
<span class="lineNum">    1339 </span>            :                         S_00014C_MC_AGP_START(rdev-&gt;mc.gtt_start &gt;&gt; 16) |
<span class="lineNum">    1340 </span>            :                         S_00014C_MC_AGP_TOP(rdev-&gt;mc.gtt_end &gt;&gt; 16));
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 WREG32(R_000170_AGP_BASE, lower_32_bits(rdev-&gt;mc.agp_base));</span>
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                 WREG32(R_00015C_AGP_BASE_2,</span>
<span class="lineNum">    1343 </span>            :                         upper_32_bits(rdev-&gt;mc.agp_base) &amp; 0xff);
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 WREG32(R_00014C_MC_AGP_LOCATION, 0x0FFFFFFF);</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 WREG32(R_000170_AGP_BASE, 0);</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 WREG32(R_00015C_AGP_BASE_2, 0);</span>
<span class="lineNum">    1348 </span>            :         }
<span class="lineNum">    1349 </span>            :         /* Wait for mc idle */
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         if (r300_mc_wait_for_idle(rdev))</span>
<span class="lineNum">    1351 </span>            :                 DRM_INFO(&quot;Failed to wait MC idle before programming MC.\n&quot;);
<span class="lineNum">    1352 </span>            :         /* Program MC, should be a 32bits limited address space */
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :         WREG32(R_000148_MC_FB_LOCATION,</span>
<span class="lineNum">    1354 </span>            :                 S_000148_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">    1355 </span>            :                 S_000148_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         r100_mc_resume(rdev, &amp;save);</span>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1358 </span>            : 
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 : void r300_clock_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    1360 </span>            : {
<span class="lineNum">    1361 </span>            :         u32 tmp;
<span class="lineNum">    1362 </span>            : 
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         if (radeon_dynclks != -1 &amp;&amp; radeon_dynclks)</span>
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :                 radeon_legacy_set_clock_gating(rdev, 1);</span>
<span class="lineNum">    1365 </span>            :         /* We need to force on some of the block */
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(R_00000D_SCLK_CNTL);</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         tmp |= S_00000D_FORCE_CP(1) | S_00000D_FORCE_VIP(1);</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV350) || (rdev-&gt;family == CHIP_RV380))</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                 tmp |= S_00000D_FORCE_VAP(1);</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         WREG32_PLL(R_00000D_SCLK_CNTL, tmp);</span>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1372 </span>            : 
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 : static int r300_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    1374 </span>            : {
<span class="lineNum">    1375 </span>            :         int r;
<span class="lineNum">    1376 </span>            : 
<span class="lineNum">    1377 </span>            :         /* set common regs */
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :         r100_set_common_regs(rdev);</span>
<span class="lineNum">    1379 </span>            :         /* program mc */
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         r300_mc_program(rdev);</span>
<span class="lineNum">    1381 </span>            :         /* Resume clock */
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         r300_clock_startup(rdev);</span>
<span class="lineNum">    1383 </span>            :         /* Initialize GPU configuration (# pipes, ...) */
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         r300_gpu_init(rdev);</span>
<span class="lineNum">    1385 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">    1386 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE) {</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :                 r = rv370_pcie_gart_enable(rdev);</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1391 </span>            :         }
<span class="lineNum">    1392 </span>            : 
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_R300 ||</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :             rdev-&gt;family == CHIP_R350 ||</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :             rdev-&gt;family == CHIP_RV350)</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 r100_enable_bm(rdev);</span>
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI) {</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 r = r100_pci_gart_enable(rdev);</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1402 </span>            :         }
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span>            :         /* allocate wb buffer */
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1408 </span>            : 
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1413 </span>            :         }
<span class="lineNum">    1414 </span>            : 
<span class="lineNum">    1415 </span>            :         /* Enable IRQ */
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1420 </span>            :         }
<span class="lineNum">    1421 </span>            : 
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         r100_irq_set(rdev);</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">    1424 </span>            :         /* 1M ring buffer */
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1429 </span>            :         }
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1435 </span>            :         }
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1439 </span>            : 
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 : int r300_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    1441 </span>            : {
<span class="lineNum">    1442 </span>            :         int r;
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span>            :         /* Make sur GART are not working */
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :                 r100_pci_gart_disable(rdev);</span>
<span class="lineNum">    1449 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         r300_clock_startup(rdev);</span>
<span class="lineNum">    1451 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">    1454 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">    1455 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1457 </span>            :         /* post */
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         radeon_combios_asic_init(rdev-&gt;ddev);</span>
<span class="lineNum">    1459 </span>            :         /* Resume clock after posting */
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         r300_clock_startup(rdev);</span>
<span class="lineNum">    1461 </span>            :         /* Initialize surface registers */
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    1463 </span>            : 
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         r = r300_startup(rdev);</span>
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1470"><span class="lineNum">    1470 </span>            : }</a>
<span class="lineNum">    1471 </span>            : 
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 : int r300_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    1473 </span>            : {
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :         r100_irq_disable(rdev);</span>
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_disable(rdev);</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                 r100_pci_gart_disable(rdev);</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1483"><span class="lineNum">    1483 </span>            : }</a>
<span class="lineNum">    1484 </span>            : 
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 : void r300_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1486 </span>            : {
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 r100_pci_gart_fini(rdev);</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1504 </span>            : 
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 : int r300_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1506 </span>            : {
<span class="lineNum">    1507 </span>            :         int r;
<span class="lineNum">    1508 </span>            : 
<span class="lineNum">    1509 </span>            :         /* Disable VGA */
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         r100_vga_render_disable(rdev);</span>
<span class="lineNum">    1511 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">    1513 </span>            :         /* Initialize surface registers */
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    1515 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">    1516 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">    1518 </span>            :         /* BIOS*/
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1522 </span>            :         }
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting combios for RS400/RS480 GPU\n&quot;);</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1526 </span>            :         } else {
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                 r = radeon_combios_init(rdev);</span>
<span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1530 </span>            :         }
<span class="lineNum">    1531 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">    1534 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">    1535 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">    1536 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1538 </span>            :         /* check if cards are posted or not */
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1541 </span>            :         /* Set asic errata */
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         r300_errata(rdev);</span>
<span class="lineNum">    1543 </span>            :         /* Initialize clocks */
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    1545 </span>            :         /* initialize AGP */
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1551 </span>            :         }
<span class="lineNum">    1552 </span>            :         /* initialize memory controller */
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         r300_mc_init(rdev);</span>
<span class="lineNum">    1554 </span>            :         /* Fence driver */
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1558 </span>            :         /* Memory manager */
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCIE) {</span>
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :                 r = rv370_pcie_gart_init(rdev);</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1566 </span>            :         }
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_PCI) {</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :                 r = r100_pci_gart_init(rdev);</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1571 </span>            :         }
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         r300_set_reg_safe(rdev);</span>
<span class="lineNum">    1573 </span>            : 
<span class="lineNum">    1574 </span>            :         /* Initialize power management */
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    1576 </span>            : 
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         r = r300_startup(rdev);</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1580 </span>            :                 /* Something went wrong with the accel init, so stop accel */
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_PCIE)</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                         rv370_pcie_gart_fini(rdev);</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_PCI)</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                         r100_pci_gart_fini(rdev);</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                 radeon_agp_fini(rdev);</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
