<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<META NAME="keywords" CONTENT="CSA65 6502 CPU MMU">
<TITLE>CS/A65 CPU</TITLE>
<LINK REL="stylesheet" TYPE="text/css" HREF="../../style.css">
</HEAD>
<BODY>
<DIV ID="menu">
<ul><li class=homepage><a href=../../index.html>Homepage</a></li>
<ul class="menu0" >
<li class="separator">Commodore</li>
<li class="dir"><a href="../../petindex/index.html">CBM PET info</a></li>
<li class="dir"><a href="../../cbmhw/index.html">CBM hardware and mods</a></li>
<li class="separator">Hardware</li>
<li class="dir"><a href="../../csa/index.html">My CS/A65 computer</a></li>
<ul class="menu1" >
<li class="separator">Main boards</li>
<li class="dir"><a href="../cpu/index.html">CS/A65 CPU</a></li>

<li class="dir"><a href="../bios/index.html">CS/A65 BIOS board</a></li>
<li class="dir"><a href="../petcpu/index.html">64k PET CPU</a></li>
<li class="dir"><a href="../cpu65b/index.html">64k CPU</a></li>
<li class="dir"><a href="../gecko/index.html">Gecko</a></li>
<li class="separator">I/O boards</li>
<li class="dir"><a href="../vdc/index.html">Video board</a></li>
<li class="dir"><a href="../petio/index.html">CBM PET I/O</a></li>
<li class="dir"><a href="../shug/index.html">PC floppy</a></li>
<li class="dir"><a href="../duart/index.html">Double UART (RS232)</a></li>
<li class="dir"><a href="../scsi/index.html">SCSI board</a></li>
<li class="separator">Special purpose</li>
<li class="dir"><a href="../copro/index.html">Coprocessor board</a></li>
<li class="dir"><a href="../cpuemu/index.html">Emulate a 6502</a></li>
<li class="dir"><a href="../keyemu/index.html">Emulate a keyboard</a></li>
<li class="separator">I/O boards (deprecated)</li>
<li class="dir"><a href="../key/index.html">Keyboard and RS232</a></li>
<li class="dir"><a href="../iec/index.html">IEEE488 and CBM IEC</a></li>
<li class="separator">Other links</li>
<li class="dir"><a href="../gallery/index.html">Gallery</a></li>
<li class="dir"><a href="../emu/index.html">VICE emu of CS/A65</a></li>
</ul>
<li class="dir"><a href="../../hwinfo/index.html">Hardware info</a></li>
<li class="separator">Software</li>
<li class="dir"><a href="../../osa/index.html">GeckOS operating system</a></li>
<li class="dir"><a href="../../lib6502/index.html">Lib6502 standard</a></li>
<li class="dir"><a href="../../o65/index.html">O65 file format</a></li>
<li class="dir"><a href="../../misc/index.html">Misc software</a></li>
</ul>
</ul>
</DIV>
<DIV ID="content">
<H1>CS/A65 CPU</H1>
<P>This board implements the main 6502 CPU board. 
		It extends the 6502 cpu with a memory management unit (MMU)
		to achieve a 1 MByte address space. The board also contains
		the reset circuit, addressing logic for the I/O address space,
		clock and dRAM signal generation (2Phi2), bus drivers, 
		and - in the newer versions - bus error detection circuits.
	</P>
<H2>Board revisions</H2>
<H3>Version: 2.0H</H3>
<P>Status: prototype</P>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>
			Version 2.0H implements all the features mentioned
			above. There is an Eagle(tm) schematics and 
			also layout available. The schematics and layout
			are not yet tested in a prototype board.
		</TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			This board has not yet been tested.
		</TD>
</TR>
</TABLE>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="csa_cpu_v2.0h.sch">csa_cpu_v2.0h.sch</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="csa_cpu_v2.0h-sch.png">csa_cpu_v2.0h-sch.png</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD><A HREF="csa_cpu_v2.0h.brd">csa_cpu_v2.0h.brd</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD><A HREF="csa_cpu_v2.0h-lay.png">csa_cpu_v2.0h-lay.png</A></TD>
</TR>
</TABLE>
<H3>Version: 2.0G</H3>
<P>Status: prototype with bugs</P>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>
			Version 2.0G implements all the features mentioned
			above. There is an Eagle(tm) schematics and 
			also layout available. The schematics and layout
			are tested in a prototype board.
		</TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			This version has a severe bug (that can be fixed,
			though): the mmu inputs RS0-RS3 are connected to
			the BUSA0-BUSA3 in the wrong order. Due to the way
			the address bits are connected, it should have RS0
			connected to BUSA3 and so on.
		</TD>
</TR>
</TABLE>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="csa_cpu_v2.0g.sch">csa_cpu_v2.0g.sch</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="csa_cpu_v2.0g-sch.png">csa_cpu_v2.0g-sch.png</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD><A HREF="csa_cpu_v2.0g.brd">csa_cpu_v2.0g.brd</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD><A HREF="csa_cpu_v2.0g-lay.png">csa_cpu_v2.0g-lay.png</A></TD>
</TR>
</TABLE>
<H3>Version: 1.3B</H3>
<P>Status: ok</P>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>This version implements an additional
			write protection circuit. I.e. an additional
			mmu bit is used to disable the memory access 
			to the selected memory.
		</TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>This schematics is only available
			as a "diff" to the 1.2C version.
		</TD>
</TR>
</TABLE>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/file_desc.gif" ALT="desc"></TD>
<TD><A HREF="cpu65wpdesc.txt">cpu65wpdesc.txt</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="cpu65wp.png">cpu65wp.png</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="cpu65wp.fig">cpu65wp.fig</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="cpu65wp.ps.gz">cpu65wp.ps.gz</A></TD>
</TR>
</TABLE>
<H3>Version: 1.2C</H3>
<P>Status: ok</P>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>This is the original cpu board. It implements
			most features, but not the bus error detection
			circuits.
		</TD>
</TR>
</TABLE>
<TABLE>
<TR>
<TD><IMG SRC="../../imgs/file_desc.gif" ALT="desc"></TD>
<TD><A HREF="cpu65desc.txt">cpu65desc.txt</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_parts.gif" ALT="parts"></TD>
<TD><A HREF="cpu65parts.txt">cpu65parts.txt</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="cpu65.png">cpu65.png</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="cpu65.fig">cpu65.fig</A></TD>
</TR>
<TR>
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD><A HREF="cpu65.ps.gz">cpu65.ps.gz</A></TD>
</TR>
</TABLE>
<H2>Block diagram</H2>
<img src="cpu.gif" alt="block diagram"><P><desc>Block diagram of the cpu board. It shows the MMU,
			but also the port to read the CPU address.
			Please note that the MMU and the port can be
			accessed from the bus alone, if the cpu is decoupled
			from the bus with the drivers. This can be used
			when the cpu is stopped with the RDY e.g. by
			a bus error.
		</desc></P>
<BR><P>Last modified: 2006-10-13.</P>
</DIV>
</BODY>
</HTML>
