
BMS_Master_Welzmiller_6_2(1).elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000025a  00800100  00003e94  00003f28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003e94  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002ef  0080035a  0080035a  00004182  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00004182  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000041b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000378  00000000  00000000  000041f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002f8c  00000000  00000000  0000456c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e2d  00000000  00000000  000074f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000028b5  00000000  00000000  00008325  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c5c  00000000  00000000  0000abdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000be3  00000000  00000000  0000b838  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001862  00000000  00000000  0000c41b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000300  00000000  00000000  0000dc7d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 00 	jmp	0x168	; 0x168 <__ctors_end>
       4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
       8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
       c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      10:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      14:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      18:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      1c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      20:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      24:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      28:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      2c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      30:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      34:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      38:	0c 94 df 1b 	jmp	0x37be	; 0x37be <__vector_14>
      3c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      40:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      44:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      48:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      4c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      50:	0c 94 81 1d 	jmp	0x3b02	; 0x3b02 <__vector_20>
      54:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      58:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      5c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      60:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      64:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      68:	0c 94 24 1a 	jmp	0x3448	; 0x3448 <__vector_26>
      6c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      70:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      74:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      78:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      7c:	79 0a       	sbc	r7, r25
      7e:	61 0a       	sbc	r6, r17
      80:	65 0a       	sbc	r6, r21
      82:	69 0a       	sbc	r6, r25
      84:	6d 0a       	sbc	r6, r29
      86:	71 0a       	sbc	r7, r17
      88:	75 0a       	sbc	r7, r21
      8a:	be 15       	cp	r27, r14
      8c:	f0 15       	cp	r31, r0
      8e:	c8 15       	cp	r28, r8
      90:	7c 16       	cp	r7, r28
      92:	96 15       	cp	r25, r6
      94:	a0 15       	cp	r26, r0
      96:	aa 15       	cp	r26, r10
      98:	b4 15       	cp	r27, r4
      9a:	d2 15       	cp	r29, r2
      9c:	dc 15       	cp	r29, r12
      9e:	e6 15       	cp	r30, r6
      a0:	54 16       	cp	r5, r20
      a2:	5e 16       	cp	r5, r30
      a4:	68 16       	cp	r6, r24
      a6:	72 16       	cp	r7, r18
      a8:	7c 16       	cp	r7, r28
      aa:	7c 16       	cp	r7, r28
      ac:	7c 16       	cp	r7, r28
      ae:	7c 16       	cp	r7, r28
      b0:	7c 16       	cp	r7, r28
      b2:	7c 16       	cp	r7, r28
      b4:	7c 16       	cp	r7, r28
      b6:	7c 16       	cp	r7, r28
      b8:	7c 16       	cp	r7, r28
      ba:	7c 16       	cp	r7, r28
      bc:	7c 16       	cp	r7, r28
      be:	7c 16       	cp	r7, r28
      c0:	7c 16       	cp	r7, r28
      c2:	7c 16       	cp	r7, r28
      c4:	7c 16       	cp	r7, r28
      c6:	7c 16       	cp	r7, r28
      c8:	7c 16       	cp	r7, r28
      ca:	7c 16       	cp	r7, r28
      cc:	7c 16       	cp	r7, r28
      ce:	7c 16       	cp	r7, r28
      d0:	7c 16       	cp	r7, r28
      d2:	7c 16       	cp	r7, r28
      d4:	7c 16       	cp	r7, r28
      d6:	7c 16       	cp	r7, r28
      d8:	7c 16       	cp	r7, r28
      da:	7c 16       	cp	r7, r28
      dc:	7c 16       	cp	r7, r28
      de:	7c 16       	cp	r7, r28
      e0:	7c 16       	cp	r7, r28
      e2:	7c 16       	cp	r7, r28
      e4:	7c 16       	cp	r7, r28
      e6:	7c 16       	cp	r7, r28
      e8:	7c 16       	cp	r7, r28
      ea:	7c 16       	cp	r7, r28
      ec:	7c 16       	cp	r7, r28
      ee:	7c 16       	cp	r7, r28
      f0:	7c 16       	cp	r7, r28
      f2:	7c 16       	cp	r7, r28
      f4:	7c 16       	cp	r7, r28
      f6:	7c 16       	cp	r7, r28
      f8:	7c 16       	cp	r7, r28
      fa:	7c 16       	cp	r7, r28
      fc:	7c 16       	cp	r7, r28
      fe:	7c 16       	cp	r7, r28
     100:	7c 16       	cp	r7, r28
     102:	7c 16       	cp	r7, r28
     104:	7c 16       	cp	r7, r28
     106:	7c 16       	cp	r7, r28
     108:	7c 16       	cp	r7, r28
     10a:	7c 16       	cp	r7, r28
     10c:	7c 16       	cp	r7, r28
     10e:	7c 16       	cp	r7, r28
     110:	7c 16       	cp	r7, r28
     112:	7c 16       	cp	r7, r28
     114:	7c 16       	cp	r7, r28
     116:	7c 16       	cp	r7, r28
     118:	7c 16       	cp	r7, r28
     11a:	7c 16       	cp	r7, r28
     11c:	7c 16       	cp	r7, r28
     11e:	7c 16       	cp	r7, r28
     120:	7c 16       	cp	r7, r28
     122:	7c 16       	cp	r7, r28
     124:	7c 16       	cp	r7, r28
     126:	7c 16       	cp	r7, r28
     128:	7c 16       	cp	r7, r28
     12a:	7c 16       	cp	r7, r28
     12c:	7c 16       	cp	r7, r28
     12e:	7c 16       	cp	r7, r28
     130:	7c 16       	cp	r7, r28
     132:	7c 16       	cp	r7, r28
     134:	7c 16       	cp	r7, r28
     136:	7c 16       	cp	r7, r28
     138:	7c 16       	cp	r7, r28
     13a:	7c 16       	cp	r7, r28
     13c:	7c 16       	cp	r7, r28
     13e:	7c 16       	cp	r7, r28
     140:	7c 16       	cp	r7, r28
     142:	7c 16       	cp	r7, r28
     144:	7c 16       	cp	r7, r28
     146:	7c 16       	cp	r7, r28
     148:	7c 16       	cp	r7, r28
     14a:	7c 16       	cp	r7, r28
     14c:	7c 16       	cp	r7, r28
     14e:	7c 16       	cp	r7, r28
     150:	7c 16       	cp	r7, r28
     152:	7c 16       	cp	r7, r28
     154:	4a 16       	cp	r4, r26
     156:	7c 16       	cp	r7, r28
     158:	40 16       	cp	r4, r16
     15a:	36 16       	cp	r3, r22
     15c:	2c 16       	cp	r2, r28
     15e:	22 16       	cp	r2, r18
     160:	18 16       	cp	r1, r24
     162:	0e 16       	cp	r0, r30
     164:	04 16       	cp	r0, r20
     166:	fa 15       	cp	r31, r10

00000168 <__ctors_end>:
     168:	11 24       	eor	r1, r1
     16a:	1f be       	out	0x3f, r1	; 63
     16c:	cf ef       	ldi	r28, 0xFF	; 255
     16e:	d0 e1       	ldi	r29, 0x10	; 16
     170:	de bf       	out	0x3e, r29	; 62
     172:	cd bf       	out	0x3d, r28	; 61

00000174 <__do_copy_data>:
     174:	13 e0       	ldi	r17, 0x03	; 3
     176:	a0 e0       	ldi	r26, 0x00	; 0
     178:	b1 e0       	ldi	r27, 0x01	; 1
     17a:	e4 e9       	ldi	r30, 0x94	; 148
     17c:	fe e3       	ldi	r31, 0x3E	; 62
     17e:	02 c0       	rjmp	.+4      	; 0x184 <__do_copy_data+0x10>
     180:	05 90       	lpm	r0, Z+
     182:	0d 92       	st	X+, r0
     184:	aa 35       	cpi	r26, 0x5A	; 90
     186:	b1 07       	cpc	r27, r17
     188:	d9 f7       	brne	.-10     	; 0x180 <__do_copy_data+0xc>

0000018a <__do_clear_bss>:
     18a:	26 e0       	ldi	r18, 0x06	; 6
     18c:	aa e5       	ldi	r26, 0x5A	; 90
     18e:	b3 e0       	ldi	r27, 0x03	; 3
     190:	01 c0       	rjmp	.+2      	; 0x194 <.do_clear_bss_start>

00000192 <.do_clear_bss_loop>:
     192:	1d 92       	st	X+, r1

00000194 <.do_clear_bss_start>:
     194:	a9 34       	cpi	r26, 0x49	; 73
     196:	b2 07       	cpc	r27, r18
     198:	e1 f7       	brne	.-8      	; 0x192 <.do_clear_bss_loop>
     19a:	0e 94 e6 1c 	call	0x39cc	; 0x39cc <main>
     19e:	0c 94 48 1f 	jmp	0x3e90	; 0x3e90 <_exit>

000001a2 <__bad_interrupt>:
     1a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a6 <bmschip_init>:
*/
// *****************************************************************************************

// *** Funktion zur Initialisierung der LTC6804 - Slaves ***********************************
void bmschip_init(uint16_t undervoltage, uint16_t overvoltage)
{
     1a6:	cf 93       	push	r28
     1a8:	df 93       	push	r29
     1aa:	cd b7       	in	r28, 0x3d	; 61
     1ac:	de b7       	in	r29, 0x3e	; 62
     1ae:	28 97       	sbiw	r28, 0x08	; 8
     1b0:	0f b6       	in	r0, 0x3f	; 63
     1b2:	f8 94       	cli
     1b4:	de bf       	out	0x3e, r29	; 62
     1b6:	0f be       	out	0x3f, r0	; 63
     1b8:	cd bf       	out	0x3d, r28	; 61
     1ba:	9e 83       	std	Y+6, r25	; 0x06
     1bc:	8d 83       	std	Y+5, r24	; 0x05
     1be:	78 87       	std	Y+8, r23	; 0x08
     1c0:	6f 83       	std	Y+7, r22	; 0x07
	uint8_t i, cmd=0x00;
     1c2:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t *p_cmd = &cmd;
     1c4:	ce 01       	movw	r24, r28
     1c6:	04 96       	adiw	r24, 0x04	; 4
     1c8:	9b 83       	std	Y+3, r25	; 0x03
     1ca:	8a 83       	std	Y+2, r24	; 0x02
	
	
	// Befehlsregister fuer Zellspannungen lesen initialisieren
	//Group A
	ltc6804.adcv[0][0] = 0x00;	// 00000000	Konfigurations-Befehl
     1cc:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <ltc6804+0x6>
	ltc6804.adcv[0][1] = 0x04;	// 00000100	Konfigurations-Befehl
     1d0:	84 e0       	ldi	r24, 0x04	; 4
     1d2:	80 93 cc 03 	sts	0x03CC, r24	; 0x8003cc <ltc6804+0x7>
	ltc6804.adcv[0][2] = 0x07; 	// 00000111 PEC-High-Byte
     1d6:	87 e0       	ldi	r24, 0x07	; 7
     1d8:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <ltc6804+0x8>
	ltc6804.adcv[0][3] = 0xc2;	// 11000010 PEC-Low-Byte
     1dc:	82 ec       	ldi	r24, 0xC2	; 194
     1de:	80 93 ce 03 	sts	0x03CE, r24	; 0x8003ce <ltc6804+0x9>
	//Group B
	ltc6804.adcv[1][0] = 0x00;	// 00000000	Konfigurations-Befehl	
     1e2:	10 92 cf 03 	sts	0x03CF, r1	; 0x8003cf <ltc6804+0xa>
	ltc6804.adcv[1][1] = 0x06;	// 00000110	Konfigurations-Befehl
     1e6:	86 e0       	ldi	r24, 0x06	; 6
     1e8:	80 93 d0 03 	sts	0x03D0, r24	; 0x8003d0 <ltc6804+0xb>
	ltc6804.adcv[1][2] = 0x9a;	// 10011010 PEC-High-Byte
     1ec:	8a e9       	ldi	r24, 0x9A	; 154
     1ee:	80 93 d1 03 	sts	0x03D1, r24	; 0x8003d1 <ltc6804+0xc>
	ltc6804.adcv[1][3] = 0x94;	// 10010100 PEC-Low-Byte
     1f2:	84 e9       	ldi	r24, 0x94	; 148
     1f4:	80 93 d2 03 	sts	0x03D2, r24	; 0x8003d2 <ltc6804+0xd>
	//Group C
	ltc6804.adcv[2][0] = 0x00;	// 00000000	Konfigurations-Befehl
     1f8:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <ltc6804+0xe>
	ltc6804.adcv[2][1] = 0x08;	// 00001000	Konfigurations-Befehl
     1fc:	88 e0       	ldi	r24, 0x08	; 8
     1fe:	80 93 d4 03 	sts	0x03D4, r24	; 0x8003d4 <ltc6804+0xf>
	ltc6804.adcv[2][2] = 0x5e;	// 01011110 PEC-High-Byte
     202:	8e e5       	ldi	r24, 0x5E	; 94
     204:	80 93 d5 03 	sts	0x03D5, r24	; 0x8003d5 <ltc6804+0x10>
	ltc6804.adcv[2][3] = 0x52;	// 01010010 PEC-Low-Byte
     208:	82 e5       	ldi	r24, 0x52	; 82
     20a:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <ltc6804+0x11>
	//Group D
	ltc6804.adcv[3][0] = 0x00;	// 00000000	Konfigurations-Befehl		
     20e:	10 92 d7 03 	sts	0x03D7, r1	; 0x8003d7 <ltc6804+0x12>
	ltc6804.adcv[3][1] = 0x0A;	// 00001010	Konfigurations-Befehl
     212:	8a e0       	ldi	r24, 0x0A	; 10
     214:	80 93 d8 03 	sts	0x03D8, r24	; 0x8003d8 <ltc6804+0x13>
	ltc6804.adcv[3][2] = 0xc3;	// 11000011 PEC-High-Byte
     218:	83 ec       	ldi	r24, 0xC3	; 195
     21a:	80 93 d9 03 	sts	0x03D9, r24	; 0x8003d9 <ltc6804+0x14>
	ltc6804.adcv[3][3] = 0x04;	// 00000100 PEC-Low-Byte
     21e:	84 e0       	ldi	r24, 0x04	; 4
     220:	80 93 da 03 	sts	0x03DA, r24	; 0x8003da <ltc6804+0x15>
	
	for(i=0; i<SLAVE_BOARDS; i++)	//Keine Zelle darf zu Beginn gebalanced werden
     224:	19 82       	std	Y+1, r1	; 0x01
     226:	0d c0       	rjmp	.+26     	; 0x242 <bmschip_init+0x9c>
	{
		bms.balancing.cells[i]= 0x0000;
     228:	89 81       	ldd	r24, Y+1	; 0x01
     22a:	88 2f       	mov	r24, r24
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	88 0f       	add	r24, r24
     230:	99 1f       	adc	r25, r25
     232:	8a 58       	subi	r24, 0x8A	; 138
     234:	9a 4f       	sbci	r25, 0xFA	; 250
     236:	fc 01       	movw	r30, r24
     238:	11 82       	std	Z+1, r1	; 0x01
     23a:	10 82       	st	Z, r1
	ltc6804.adcv[3][0] = 0x00;	// 00000000	Konfigurations-Befehl		
	ltc6804.adcv[3][1] = 0x0A;	// 00001010	Konfigurations-Befehl
	ltc6804.adcv[3][2] = 0xc3;	// 11000011 PEC-High-Byte
	ltc6804.adcv[3][3] = 0x04;	// 00000100 PEC-Low-Byte
	
	for(i=0; i<SLAVE_BOARDS; i++)	//Keine Zelle darf zu Beginn gebalanced werden
     23c:	89 81       	ldd	r24, Y+1	; 0x01
     23e:	8f 5f       	subi	r24, 0xFF	; 255
     240:	89 83       	std	Y+1, r24	; 0x01
     242:	89 81       	ldd	r24, Y+1	; 0x01
     244:	84 30       	cpi	r24, 0x04	; 4
     246:	80 f3       	brcs	.-32     	; 0x228 <bmschip_init+0x82>
	{
		bms.balancing.cells[i]= 0x0000;
	}
	bms.bms_flag = 0x00;	//Alle Flags erst einmal ausschalten
     248:	10 92 e9 03 	sts	0x03E9, r1	; 0x8003e9 <bms>
	
	bms.balancing.undervoltage = UNDERVOLT;	//erwuenschte Unterspannung übertragen
     24c:	88 ea       	ldi	r24, 0xA8	; 168
     24e:	91 e6       	ldi	r25, 0x61	; 97
     250:	90 93 bb 05 	sts	0x05BB, r25	; 0x8005bb <bms+0x1d2>
     254:	80 93 ba 05 	sts	0x05BA, r24	; 0x8005ba <bms+0x1d1>
	bms.balancing.overvoltage = OVERVOLT;	//erwuenschte Ueberspannung übertragen
     258:	80 e1       	ldi	r24, 0x10	; 16
     25a:	94 ea       	ldi	r25, 0xA4	; 164
     25c:	90 93 bd 05 	sts	0x05BD, r25	; 0x8005bd <bms+0x1d4>
     260:	80 93 bc 05 	sts	0x05BC, r24	; 0x8005bc <bms+0x1d3>
	bmschip_setOvUnVoltage(&bms.balancing.undervoltage, &bms.balancing.overvoltage);	//Tatsaechlich moegliche Grenzen für den LTC6804 bestimmen
     264:	6c eb       	ldi	r22, 0xBC	; 188
     266:	75 e0       	ldi	r23, 0x05	; 5
     268:	8a eb       	ldi	r24, 0xBA	; 186
     26a:	95 e0       	ldi	r25, 0x05	; 5
     26c:	0e 94 a1 01 	call	0x342	; 0x342 <bmschip_setOvUnVoltage>
	for (i=0; i<SLAVE_BOARDS; i++)
     270:	19 82       	std	Y+1, r1	; 0x01
     272:	57 c0       	rjmp	.+174    	; 0x322 <bmschip_init+0x17c>
	{
		SPI_Transmit_Block(p_cmd, 1);	//Dummybyte, um den isoSPI aufzuwecken
     274:	8a 81       	ldd	r24, Y+2	; 0x02
     276:	9b 81       	ldd	r25, Y+3	; 0x03
     278:	61 e0       	ldi	r22, 0x01	; 1
     27a:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
		
		SPI_CS_LTC6804_HIGH;
     27e:	88 e2       	ldi	r24, 0x28	; 40
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	28 e2       	ldi	r18, 0x28	; 40
     284:	30 e0       	ldi	r19, 0x00	; 0
     286:	f9 01       	movw	r30, r18
     288:	20 81       	ld	r18, Z
     28a:	22 60       	ori	r18, 0x02	; 2
     28c:	fc 01       	movw	r30, r24
     28e:	20 83       	st	Z, r18
		wait_count = TCNT1;
     290:	84 e8       	ldi	r24, 0x84	; 132
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	fc 01       	movw	r30, r24
     296:	80 81       	ld	r24, Z
     298:	91 81       	ldd	r25, Z+1	; 0x01
     29a:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <wait_count+0x1>
     29e:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <wait_count>
		while ((((wait_count + 800) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 800))));	//400us
     2a2:	00 00       	nop
     2a4:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     2a8:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     2ac:	9c 01       	movw	r18, r24
     2ae:	20 5e       	subi	r18, 0xE0	; 224
     2b0:	3c 4f       	sbci	r19, 0xFC	; 252
     2b2:	84 e8       	ldi	r24, 0x84	; 132
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	fc 01       	movw	r30, r24
     2b8:	80 81       	ld	r24, Z
     2ba:	91 81       	ldd	r25, Z+1	; 0x01
     2bc:	28 17       	cp	r18, r24
     2be:	39 07       	cpc	r19, r25
     2c0:	60 f0       	brcs	.+24     	; 0x2da <bmschip_init+0x134>
     2c2:	84 e8       	ldi	r24, 0x84	; 132
     2c4:	90 e0       	ldi	r25, 0x00	; 0
     2c6:	fc 01       	movw	r30, r24
     2c8:	20 81       	ld	r18, Z
     2ca:	31 81       	ldd	r19, Z+1	; 0x01
     2cc:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     2d0:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     2d4:	82 17       	cp	r24, r18
     2d6:	93 07       	cpc	r25, r19
     2d8:	28 f3       	brcs	.-54     	; 0x2a4 <bmschip_init+0xfe>
     2da:	84 e8       	ldi	r24, 0x84	; 132
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	fc 01       	movw	r30, r24
     2e0:	20 81       	ld	r18, Z
     2e2:	31 81       	ldd	r19, Z+1	; 0x01
     2e4:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     2e8:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     2ec:	28 17       	cp	r18, r24
     2ee:	39 07       	cpc	r19, r25
     2f0:	a8 f4       	brcc	.+42     	; 0x31c <bmschip_init+0x176>
     2f2:	84 e8       	ldi	r24, 0x84	; 132
     2f4:	90 e0       	ldi	r25, 0x00	; 0
     2f6:	fc 01       	movw	r30, r24
     2f8:	20 81       	ld	r18, Z
     2fa:	31 81       	ldd	r19, Z+1	; 0x01
     2fc:	86 e8       	ldi	r24, 0x86	; 134
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	fc 01       	movw	r30, r24
     302:	80 81       	ld	r24, Z
     304:	91 81       	ldd	r25, Z+1	; 0x01
     306:	28 0f       	add	r18, r24
     308:	39 1f       	adc	r19, r25
     30a:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     30e:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     312:	80 5e       	subi	r24, 0xE0	; 224
     314:	9c 4f       	sbci	r25, 0xFC	; 252
     316:	28 17       	cp	r18, r24
     318:	39 07       	cpc	r19, r25
     31a:	20 f2       	brcs	.-120    	; 0x2a4 <bmschip_init+0xfe>
	bms.bms_flag = 0x00;	//Alle Flags erst einmal ausschalten
	
	bms.balancing.undervoltage = UNDERVOLT;	//erwuenschte Unterspannung übertragen
	bms.balancing.overvoltage = OVERVOLT;	//erwuenschte Ueberspannung übertragen
	bmschip_setOvUnVoltage(&bms.balancing.undervoltage, &bms.balancing.overvoltage);	//Tatsaechlich moegliche Grenzen für den LTC6804 bestimmen
	for (i=0; i<SLAVE_BOARDS; i++)
     31c:	89 81       	ldd	r24, Y+1	; 0x01
     31e:	8f 5f       	subi	r24, 0xFF	; 255
     320:	89 83       	std	Y+1, r24	; 0x01
     322:	89 81       	ldd	r24, Y+1	; 0x01
     324:	84 30       	cpi	r24, 0x04	; 4
     326:	08 f4       	brcc	.+2      	; 0x32a <bmschip_init+0x184>
     328:	a5 cf       	rjmp	.-182    	; 0x274 <bmschip_init+0xce>
		
		SPI_CS_LTC6804_HIGH;
		wait_count = TCNT1;
		while ((((wait_count + 800) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 800))));	//400us
	}
	bmschip_writeConfig();
     32a:	0e 94 52 02 	call	0x4a4	; 0x4a4 <bmschip_writeConfig>
}
     32e:	00 00       	nop
     330:	28 96       	adiw	r28, 0x08	; 8
     332:	0f b6       	in	r0, 0x3f	; 63
     334:	f8 94       	cli
     336:	de bf       	out	0x3e, r29	; 62
     338:	0f be       	out	0x3f, r0	; 63
     33a:	cd bf       	out	0x3d, r28	; 61
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	08 95       	ret

00000342 <bmschip_setOvUnVoltage>:
// *****************************************************************************************

// *** Funktion zum Festlegen kritischer Spannungsgrenzen **********************************
void bmschip_setOvUnVoltage(uint16_t * undervoltage, uint16_t * overvoltage)
{
     342:	cf 93       	push	r28
     344:	df 93       	push	r29
     346:	00 d0       	rcall	.+0      	; 0x348 <bmschip_setOvUnVoltage+0x6>
     348:	00 d0       	rcall	.+0      	; 0x34a <bmschip_setOvUnVoltage+0x8>
     34a:	cd b7       	in	r28, 0x3d	; 61
     34c:	de b7       	in	r29, 0x3e	; 62
     34e:	9a 83       	std	Y+2, r25	; 0x02
     350:	89 83       	std	Y+1, r24	; 0x01
     352:	7c 83       	std	Y+4, r23	; 0x04
     354:	6b 83       	std	Y+3, r22	; 0x03
	//Spannungen an LTC6804-Format anpassen
	//Aus der 16bit-Zahl wird eine 12Bit-Zahl
	if(*undervoltage > 0)
     356:	89 81       	ldd	r24, Y+1	; 0x01
     358:	9a 81       	ldd	r25, Y+2	; 0x02
     35a:	fc 01       	movw	r30, r24
     35c:	80 81       	ld	r24, Z
     35e:	91 81       	ldd	r25, Z+1	; 0x01
     360:	89 2b       	or	r24, r25
     362:	99 f0       	breq	.+38     	; 0x38a <bmschip_setOvUnVoltage+0x48>
	{
		*undervoltage = (*undervoltage / 16) - 1;	// (Spannung in 100uV / (16 * 100uV)) - 1		
     364:	89 81       	ldd	r24, Y+1	; 0x01
     366:	9a 81       	ldd	r25, Y+2	; 0x02
     368:	fc 01       	movw	r30, r24
     36a:	80 81       	ld	r24, Z
     36c:	91 81       	ldd	r25, Z+1	; 0x01
     36e:	92 95       	swap	r25
     370:	82 95       	swap	r24
     372:	8f 70       	andi	r24, 0x0F	; 15
     374:	89 27       	eor	r24, r25
     376:	9f 70       	andi	r25, 0x0F	; 15
     378:	89 27       	eor	r24, r25
     37a:	9c 01       	movw	r18, r24
     37c:	21 50       	subi	r18, 0x01	; 1
     37e:	31 09       	sbc	r19, r1
     380:	89 81       	ldd	r24, Y+1	; 0x01
     382:	9a 81       	ldd	r25, Y+2	; 0x02
     384:	fc 01       	movw	r30, r24
     386:	31 83       	std	Z+1, r19	; 0x01
     388:	20 83       	st	Z, r18
	}
	*overvoltage = *overvoltage / 16;	// Spannung in 100uV / (16 * 100uV)
     38a:	8b 81       	ldd	r24, Y+3	; 0x03
     38c:	9c 81       	ldd	r25, Y+4	; 0x04
     38e:	fc 01       	movw	r30, r24
     390:	80 81       	ld	r24, Z
     392:	91 81       	ldd	r25, Z+1	; 0x01
     394:	9c 01       	movw	r18, r24
     396:	32 95       	swap	r19
     398:	22 95       	swap	r18
     39a:	2f 70       	andi	r18, 0x0F	; 15
     39c:	23 27       	eor	r18, r19
     39e:	3f 70       	andi	r19, 0x0F	; 15
     3a0:	23 27       	eor	r18, r19
     3a2:	8b 81       	ldd	r24, Y+3	; 0x03
     3a4:	9c 81       	ldd	r25, Y+4	; 0x04
     3a6:	fc 01       	movw	r30, r24
     3a8:	31 83       	std	Z+1, r19	; 0x01
     3aa:	20 83       	st	Z, r18
		
	//Konfigurationsdaten aktualisieren
	ltc6804.config[0] = 0x24;																			// 00100100 (2) wenn GPIO3 als Input gesetzt werden soll
     3ac:	84 e2       	ldi	r24, 0x24	; 36
     3ae:	80 93 c5 03 	sts	0x03C5, r24	; 0x8003c5 <ltc6804>
	ltc6804.config[1] = (uint8_t) *undervoltage;														//Ein Byte aus den niedrigeren 8 Bit des 12 Bit UV-Werts
     3b2:	89 81       	ldd	r24, Y+1	; 0x01
     3b4:	9a 81       	ldd	r25, Y+2	; 0x02
     3b6:	fc 01       	movw	r30, r24
     3b8:	80 81       	ld	r24, Z
     3ba:	91 81       	ldd	r25, Z+1	; 0x01
     3bc:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <ltc6804+0x1>
	ltc6804.config[2] = (uint8_t) (((*overvoltage & 0x000F) << 4) | ((*undervoltage & 0x0F00) >> 8));	//Ein Byte aus den niedrigeren 4 Bit des 12 Bit OV-Werts und der höheren 4 Bit des 12 Bit UV-Werts
     3c0:	8b 81       	ldd	r24, Y+3	; 0x03
     3c2:	9c 81       	ldd	r25, Y+4	; 0x04
     3c4:	fc 01       	movw	r30, r24
     3c6:	80 81       	ld	r24, Z
     3c8:	91 81       	ldd	r25, Z+1	; 0x01
     3ca:	28 2f       	mov	r18, r24
     3cc:	22 95       	swap	r18
     3ce:	20 7f       	andi	r18, 0xF0	; 240
     3d0:	89 81       	ldd	r24, Y+1	; 0x01
     3d2:	9a 81       	ldd	r25, Y+2	; 0x02
     3d4:	fc 01       	movw	r30, r24
     3d6:	80 81       	ld	r24, Z
     3d8:	91 81       	ldd	r25, Z+1	; 0x01
     3da:	88 27       	eor	r24, r24
     3dc:	9f 70       	andi	r25, 0x0F	; 15
     3de:	89 2f       	mov	r24, r25
     3e0:	99 27       	eor	r25, r25
     3e2:	82 2b       	or	r24, r18
     3e4:	80 93 c7 03 	sts	0x03C7, r24	; 0x8003c7 <ltc6804+0x2>
	ltc6804.config[3] = (uint8_t) ((*overvoltage & 0x0FF0) >> 4);										//Ein Byte aus den höheren 8 Bit des 12 Bit OV-Werts
     3e8:	8b 81       	ldd	r24, Y+3	; 0x03
     3ea:	9c 81       	ldd	r25, Y+4	; 0x04
     3ec:	fc 01       	movw	r30, r24
     3ee:	80 81       	ld	r24, Z
     3f0:	91 81       	ldd	r25, Z+1	; 0x01
     3f2:	80 7f       	andi	r24, 0xF0	; 240
     3f4:	9f 70       	andi	r25, 0x0F	; 15
     3f6:	92 95       	swap	r25
     3f8:	82 95       	swap	r24
     3fa:	8f 70       	andi	r24, 0x0F	; 15
     3fc:	89 27       	eor	r24, r25
     3fe:	9f 70       	andi	r25, 0x0F	; 15
     400:	89 27       	eor	r24, r25
     402:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <ltc6804+0x3>
	ltc6804.config[4] = 0x00;
     406:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <ltc6804+0x4>
	ltc6804.config[5] = 0x00;
     40a:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <ltc6804+0x5>
	
	//Zur Fehlerkontrolle ausserhalb dieser Funktion Spannungen nach Runden zurueckrechnen
	*undervoltage = (*undervoltage + 1) * 16;
     40e:	89 81       	ldd	r24, Y+1	; 0x01
     410:	9a 81       	ldd	r25, Y+2	; 0x02
     412:	fc 01       	movw	r30, r24
     414:	80 81       	ld	r24, Z
     416:	91 81       	ldd	r25, Z+1	; 0x01
     418:	01 96       	adiw	r24, 0x01	; 1
     41a:	9c 01       	movw	r18, r24
     41c:	22 95       	swap	r18
     41e:	32 95       	swap	r19
     420:	30 7f       	andi	r19, 0xF0	; 240
     422:	32 27       	eor	r19, r18
     424:	20 7f       	andi	r18, 0xF0	; 240
     426:	32 27       	eor	r19, r18
     428:	89 81       	ldd	r24, Y+1	; 0x01
     42a:	9a 81       	ldd	r25, Y+2	; 0x02
     42c:	fc 01       	movw	r30, r24
     42e:	31 83       	std	Z+1, r19	; 0x01
     430:	20 83       	st	Z, r18
	*overvoltage = *overvoltage * 16;
     432:	8b 81       	ldd	r24, Y+3	; 0x03
     434:	9c 81       	ldd	r25, Y+4	; 0x04
     436:	fc 01       	movw	r30, r24
     438:	80 81       	ld	r24, Z
     43a:	91 81       	ldd	r25, Z+1	; 0x01
     43c:	9c 01       	movw	r18, r24
     43e:	22 95       	swap	r18
     440:	32 95       	swap	r19
     442:	30 7f       	andi	r19, 0xF0	; 240
     444:	32 27       	eor	r19, r18
     446:	20 7f       	andi	r18, 0xF0	; 240
     448:	32 27       	eor	r19, r18
     44a:	8b 81       	ldd	r24, Y+3	; 0x03
     44c:	9c 81       	ldd	r25, Y+4	; 0x04
     44e:	fc 01       	movw	r30, r24
     450:	31 83       	std	Z+1, r19	; 0x01
     452:	20 83       	st	Z, r18
}
     454:	00 00       	nop
     456:	0f 90       	pop	r0
     458:	0f 90       	pop	r0
     45a:	0f 90       	pop	r0
     45c:	0f 90       	pop	r0
     45e:	df 91       	pop	r29
     460:	cf 91       	pop	r28
     462:	08 95       	ret

00000464 <bmschip_writeDischarge>:
// *****************************************************************************************


// *** Funktion um Konfiguration fuer das Balancing zu veraendern **************************
void bmschip_writeDischarge(uint16_t cells, uint8_t time)
{
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	00 d0       	rcall	.+0      	; 0x46a <bmschip_writeDischarge+0x6>
     46a:	1f 92       	push	r1
     46c:	cd b7       	in	r28, 0x3d	; 61
     46e:	de b7       	in	r29, 0x3e	; 62
     470:	9a 83       	std	Y+2, r25	; 0x02
     472:	89 83       	std	Y+1, r24	; 0x01
     474:	6b 83       	std	Y+3, r22	; 0x03
	ltc6804.config[4] = (uint8_t) cells;	//zu balancende Zellen eintragen
     476:	89 81       	ldd	r24, Y+1	; 0x01
     478:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <ltc6804+0x4>
	ltc6804.config[5] = (uint8_t) (((time & 0x0F) << 4) | ((cells & 0x0F00) >> 8));		//Balancing-time: Manuell
     47c:	8b 81       	ldd	r24, Y+3	; 0x03
     47e:	28 2f       	mov	r18, r24
     480:	22 95       	swap	r18
     482:	20 7f       	andi	r18, 0xF0	; 240
     484:	89 81       	ldd	r24, Y+1	; 0x01
     486:	9a 81       	ldd	r25, Y+2	; 0x02
     488:	88 27       	eor	r24, r24
     48a:	9f 70       	andi	r25, 0x0F	; 15
     48c:	89 2f       	mov	r24, r25
     48e:	99 27       	eor	r25, r25
     490:	82 2b       	or	r24, r18
     492:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <ltc6804+0x5>
	[4]		cell8	cell7	cell6	cell5	cell4	cell3	cell2	cell1
	[5]		time3	time2	time1	time0	cell12	cell11	cell10	cell9

	Balancing-Time: Je nach Kombination der 4 time-Bits
	*/
}
     496:	00 00       	nop
     498:	0f 90       	pop	r0
     49a:	0f 90       	pop	r0
     49c:	0f 90       	pop	r0
     49e:	df 91       	pop	r29
     4a0:	cf 91       	pop	r28
     4a2:	08 95       	ret

000004a4 <bmschip_writeConfig>:
// *****************************************************************************************

// *** Funktion zum Beschreiben der Slaves *************************************************
uint8_t bmschip_writeConfig(void)
{
     4a4:	ef 92       	push	r14
     4a6:	ff 92       	push	r15
     4a8:	0f 93       	push	r16
     4aa:	1f 93       	push	r17
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
     4b0:	cd b7       	in	r28, 0x3d	; 61
     4b2:	de b7       	in	r29, 0x3e	; 62
     4b4:	2d 97       	sbiw	r28, 0x0d	; 13
     4b6:	0f b6       	in	r0, 0x3f	; 63
     4b8:	f8 94       	cli
     4ba:	de bf       	out	0x3e, r29	; 62
     4bc:	0f be       	out	0x3f, r0	; 63
     4be:	cd bf       	out	0x3d, r28	; 61
		}
	}
	SPI_CS_LTC6804_HIGH;

	return 0;
}
     4c0:	0d b7       	in	r16, 0x3d	; 61
     4c2:	1e b7       	in	r17, 0x3e	; 62
}
// *****************************************************************************************

// *** Funktion zum Beschreiben der Slaves *************************************************
uint8_t bmschip_writeConfig(void)
{
     4c4:	8d b7       	in	r24, 0x3d	; 61
     4c6:	9e b7       	in	r25, 0x3e	; 62
     4c8:	7c 01       	movw	r14, r24
	uint8_t size = 12, i, j;
     4ca:	8c e0       	ldi	r24, 0x0C	; 12
     4cc:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t cmd[size], cmdAns[size];
     4ce:	2b 81       	ldd	r18, Y+3	; 0x03
     4d0:	82 2f       	mov	r24, r18
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	01 97       	sbiw	r24, 0x01	; 1
     4d6:	9d 83       	std	Y+5, r25	; 0x05
     4d8:	8c 83       	std	Y+4, r24	; 0x04
     4da:	82 2f       	mov	r24, r18
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	2d b7       	in	r18, 0x3d	; 61
     4e0:	3e b7       	in	r19, 0x3e	; 62
     4e2:	28 1b       	sub	r18, r24
     4e4:	39 0b       	sbc	r19, r25
     4e6:	0f b6       	in	r0, 0x3f	; 63
     4e8:	f8 94       	cli
     4ea:	3e bf       	out	0x3e, r19	; 62
     4ec:	0f be       	out	0x3f, r0	; 63
     4ee:	2d bf       	out	0x3d, r18	; 61
     4f0:	8d b7       	in	r24, 0x3d	; 61
     4f2:	9e b7       	in	r25, 0x3e	; 62
     4f4:	01 96       	adiw	r24, 0x01	; 1
     4f6:	9f 83       	std	Y+7, r25	; 0x07
     4f8:	8e 83       	std	Y+6, r24	; 0x06
     4fa:	2b 81       	ldd	r18, Y+3	; 0x03
     4fc:	82 2f       	mov	r24, r18
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	01 97       	sbiw	r24, 0x01	; 1
     502:	99 87       	std	Y+9, r25	; 0x09
     504:	88 87       	std	Y+8, r24	; 0x08
     506:	82 2f       	mov	r24, r18
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	4d b7       	in	r20, 0x3d	; 61
     50c:	5e b7       	in	r21, 0x3e	; 62
     50e:	48 1b       	sub	r20, r24
     510:	59 0b       	sbc	r21, r25
     512:	0f b6       	in	r0, 0x3f	; 63
     514:	f8 94       	cli
     516:	5e bf       	out	0x3e, r21	; 62
     518:	0f be       	out	0x3f, r0	; 63
     51a:	4d bf       	out	0x3d, r20	; 61
     51c:	8d b7       	in	r24, 0x3d	; 61
     51e:	9e b7       	in	r25, 0x3e	; 62
     520:	01 96       	adiw	r24, 0x01	; 1
     522:	9b 87       	std	Y+11, r25	; 0x0b
     524:	8a 87       	std	Y+10, r24	; 0x0a
	uint16_t pec;


	//Konfigurationsbefehl
	cmd[0] = 0x00; // WRCFG0
     526:	8e 81       	ldd	r24, Y+6	; 0x06
     528:	9f 81       	ldd	r25, Y+7	; 0x07
     52a:	fc 01       	movw	r30, r24
     52c:	10 82       	st	Z, r1
	cmd[1] = 0x01; // WRCFG1
     52e:	8e 81       	ldd	r24, Y+6	; 0x06
     530:	9f 81       	ldd	r25, Y+7	; 0x07
     532:	21 e0       	ldi	r18, 0x01	; 1
     534:	fc 01       	movw	r30, r24
     536:	21 83       	std	Z+1, r18	; 0x01
	pec = Pec15(cmd, 2);
     538:	8e 81       	ldd	r24, Y+6	; 0x06
     53a:	9f 81       	ldd	r25, Y+7	; 0x07
     53c:	62 e0       	ldi	r22, 0x02	; 2
     53e:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
     542:	9d 87       	std	Y+13, r25	; 0x0d
     544:	8c 87       	std	Y+12, r24	; 0x0c
	
	cmd[2] = GET_HIGH_BYTE(pec);
     546:	8c 85       	ldd	r24, Y+12	; 0x0c
     548:	9d 85       	ldd	r25, Y+13	; 0x0d
     54a:	89 2f       	mov	r24, r25
     54c:	99 27       	eor	r25, r25
     54e:	28 2f       	mov	r18, r24
     550:	8e 81       	ldd	r24, Y+6	; 0x06
     552:	9f 81       	ldd	r25, Y+7	; 0x07
     554:	fc 01       	movw	r30, r24
     556:	22 83       	std	Z+2, r18	; 0x02
	cmd[3] = GET_LOW_BYTE(pec);
     558:	2c 85       	ldd	r18, Y+12	; 0x0c
     55a:	8e 81       	ldd	r24, Y+6	; 0x06
     55c:	9f 81       	ldd	r25, Y+7	; 0x07
     55e:	fc 01       	movw	r30, r24
     560:	23 83       	std	Z+3, r18	; 0x03
	
	//Befehl und PEC schreiben
	for (i=0; i<SLAVE_BOARDS; i++)
     562:	19 82       	std	Y+1, r1	; 0x01
     564:	56 c0       	rjmp	.+172    	; 0x612 <bmschip_writeConfig+0x16e>
	{
		SPI_Transmit_Block(cmd, 1);	//Dummybyte, um den IsoSPI aufzuwecken
     566:	8e 81       	ldd	r24, Y+6	; 0x06
     568:	9f 81       	ldd	r25, Y+7	; 0x07
     56a:	61 e0       	ldi	r22, 0x01	; 1
     56c:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
		
		SPI_CS_LTC6804_HIGH;
     570:	88 e2       	ldi	r24, 0x28	; 40
     572:	90 e0       	ldi	r25, 0x00	; 0
     574:	28 e2       	ldi	r18, 0x28	; 40
     576:	30 e0       	ldi	r19, 0x00	; 0
     578:	f9 01       	movw	r30, r18
     57a:	20 81       	ld	r18, Z
     57c:	22 60       	ori	r18, 0x02	; 2
     57e:	fc 01       	movw	r30, r24
     580:	20 83       	st	Z, r18

		wait_count = TCNT1;
     582:	84 e8       	ldi	r24, 0x84	; 132
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	fc 01       	movw	r30, r24
     588:	80 81       	ld	r24, Z
     58a:	91 81       	ldd	r25, Z+1	; 0x01
     58c:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <wait_count+0x1>
     590:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <wait_count>
		while ((((wait_count + 25) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 25))));
     594:	00 00       	nop
     596:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     59a:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     59e:	9c 01       	movw	r18, r24
     5a0:	27 5e       	subi	r18, 0xE7	; 231
     5a2:	3f 4f       	sbci	r19, 0xFF	; 255
     5a4:	84 e8       	ldi	r24, 0x84	; 132
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	fc 01       	movw	r30, r24
     5aa:	80 81       	ld	r24, Z
     5ac:	91 81       	ldd	r25, Z+1	; 0x01
     5ae:	28 17       	cp	r18, r24
     5b0:	39 07       	cpc	r19, r25
     5b2:	60 f0       	brcs	.+24     	; 0x5cc <bmschip_writeConfig+0x128>
     5b4:	84 e8       	ldi	r24, 0x84	; 132
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	fc 01       	movw	r30, r24
     5ba:	20 81       	ld	r18, Z
     5bc:	31 81       	ldd	r19, Z+1	; 0x01
     5be:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     5c2:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     5c6:	82 17       	cp	r24, r18
     5c8:	93 07       	cpc	r25, r19
     5ca:	28 f3       	brcs	.-54     	; 0x596 <bmschip_writeConfig+0xf2>
     5cc:	84 e8       	ldi	r24, 0x84	; 132
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	fc 01       	movw	r30, r24
     5d2:	20 81       	ld	r18, Z
     5d4:	31 81       	ldd	r19, Z+1	; 0x01
     5d6:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     5da:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     5de:	28 17       	cp	r18, r24
     5e0:	39 07       	cpc	r19, r25
     5e2:	a0 f4       	brcc	.+40     	; 0x60c <bmschip_writeConfig+0x168>
     5e4:	84 e8       	ldi	r24, 0x84	; 132
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	fc 01       	movw	r30, r24
     5ea:	20 81       	ld	r18, Z
     5ec:	31 81       	ldd	r19, Z+1	; 0x01
     5ee:	86 e8       	ldi	r24, 0x86	; 134
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	fc 01       	movw	r30, r24
     5f4:	80 81       	ld	r24, Z
     5f6:	91 81       	ldd	r25, Z+1	; 0x01
     5f8:	28 0f       	add	r18, r24
     5fa:	39 1f       	adc	r19, r25
     5fc:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     600:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     604:	49 96       	adiw	r24, 0x19	; 25
     606:	28 17       	cp	r18, r24
     608:	39 07       	cpc	r19, r25
     60a:	28 f2       	brcs	.-118    	; 0x596 <bmschip_writeConfig+0xf2>
	
	cmd[2] = GET_HIGH_BYTE(pec);
	cmd[3] = GET_LOW_BYTE(pec);
	
	//Befehl und PEC schreiben
	for (i=0; i<SLAVE_BOARDS; i++)
     60c:	89 81       	ldd	r24, Y+1	; 0x01
     60e:	8f 5f       	subi	r24, 0xFF	; 255
     610:	89 83       	std	Y+1, r24	; 0x01
     612:	89 81       	ldd	r24, Y+1	; 0x01
     614:	84 30       	cpi	r24, 0x04	; 4
     616:	08 f4       	brcc	.+2      	; 0x61a <bmschip_writeConfig+0x176>
     618:	a6 cf       	rjmp	.-180    	; 0x566 <bmschip_writeConfig+0xc2>

		wait_count = TCNT1;
		while ((((wait_count + 25) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 25))));
	
	}	
	SPI_Transmit_Block(cmd, 4);	//Command schicken
     61a:	8e 81       	ldd	r24, Y+6	; 0x06
     61c:	9f 81       	ldd	r25, Y+7	; 0x07
     61e:	64 e0       	ldi	r22, 0x04	; 4
     620:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
	
	//CS nicht auf HIGH setzen! 
	//Jetzt Uebertragung der einzelnen Chip-Configs
	for (i=0;i<SLAVE_BOARDS;i++)
     624:	19 82       	std	Y+1, r1	; 0x01
     626:	63 c0       	rjmp	.+198    	; 0x6ee <bmschip_writeConfig+0x24a>
	{
		if(IS_TRUE(flagBalActiv))		//Abfrage, ob gebalanced werden darf?
     628:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
     62c:	88 2f       	mov	r24, r24
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	80 74       	andi	r24, 0x40	; 64
     632:	99 27       	eor	r25, r25
     634:	89 2b       	or	r24, r25
     636:	a1 f0       	breq	.+40     	; 0x660 <bmschip_writeConfig+0x1bc>
		{
			bmschip_writeDischarge(bms.balancing.cells[SLAVE_BOARDS-i-1], 0x1);
     638:	89 81       	ldd	r24, Y+1	; 0x01
     63a:	88 2f       	mov	r24, r24
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	23 e0       	ldi	r18, 0x03	; 3
     640:	30 e0       	ldi	r19, 0x00	; 0
     642:	a9 01       	movw	r20, r18
     644:	48 1b       	sub	r20, r24
     646:	59 0b       	sbc	r21, r25
     648:	ca 01       	movw	r24, r20
     64a:	88 0f       	add	r24, r24
     64c:	99 1f       	adc	r25, r25
     64e:	8a 58       	subi	r24, 0x8A	; 138
     650:	9a 4f       	sbci	r25, 0xFA	; 250
     652:	fc 01       	movw	r30, r24
     654:	80 81       	ld	r24, Z
     656:	91 81       	ldd	r25, Z+1	; 0x01
     658:	61 e0       	ldi	r22, 0x01	; 1
     65a:	0e 94 32 02 	call	0x464	; 0x464 <bmschip_writeDischarge>
     65e:	04 c0       	rjmp	.+8      	; 0x668 <bmschip_writeConfig+0x1c4>
		}
		else
		{
			ltc6804.config[4]=0x00;
     660:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <ltc6804+0x4>
			ltc6804.config[5]=0x00;
     664:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <ltc6804+0x5>
		}
		//Konfigurationsdaten der einzelnen Slaves 
		cmd[4] = ltc6804.config[0];
     668:	20 91 c5 03 	lds	r18, 0x03C5	; 0x8003c5 <ltc6804>
     66c:	8e 81       	ldd	r24, Y+6	; 0x06
     66e:	9f 81       	ldd	r25, Y+7	; 0x07
     670:	fc 01       	movw	r30, r24
     672:	24 83       	std	Z+4, r18	; 0x04
		cmd[5] = ltc6804.config[1];
     674:	20 91 c6 03 	lds	r18, 0x03C6	; 0x8003c6 <ltc6804+0x1>
     678:	8e 81       	ldd	r24, Y+6	; 0x06
     67a:	9f 81       	ldd	r25, Y+7	; 0x07
     67c:	fc 01       	movw	r30, r24
     67e:	25 83       	std	Z+5, r18	; 0x05
		cmd[6] = ltc6804.config[2];
     680:	20 91 c7 03 	lds	r18, 0x03C7	; 0x8003c7 <ltc6804+0x2>
     684:	8e 81       	ldd	r24, Y+6	; 0x06
     686:	9f 81       	ldd	r25, Y+7	; 0x07
     688:	fc 01       	movw	r30, r24
     68a:	26 83       	std	Z+6, r18	; 0x06
		cmd[7] = ltc6804.config[3];
     68c:	20 91 c8 03 	lds	r18, 0x03C8	; 0x8003c8 <ltc6804+0x3>
     690:	8e 81       	ldd	r24, Y+6	; 0x06
     692:	9f 81       	ldd	r25, Y+7	; 0x07
     694:	fc 01       	movw	r30, r24
     696:	27 83       	std	Z+7, r18	; 0x07
		cmd[8] = ltc6804.config[4];
     698:	20 91 c9 03 	lds	r18, 0x03C9	; 0x8003c9 <ltc6804+0x4>
     69c:	8e 81       	ldd	r24, Y+6	; 0x06
     69e:	9f 81       	ldd	r25, Y+7	; 0x07
     6a0:	fc 01       	movw	r30, r24
     6a2:	20 87       	std	Z+8, r18	; 0x08
		cmd[9] = ltc6804.config[5];
     6a4:	20 91 ca 03 	lds	r18, 0x03CA	; 0x8003ca <ltc6804+0x5>
     6a8:	8e 81       	ldd	r24, Y+6	; 0x06
     6aa:	9f 81       	ldd	r25, Y+7	; 0x07
     6ac:	fc 01       	movw	r30, r24
     6ae:	21 87       	std	Z+9, r18	; 0x09
		pec = Pec15(&(cmd[4]), 6);
     6b0:	8e 81       	ldd	r24, Y+6	; 0x06
     6b2:	9f 81       	ldd	r25, Y+7	; 0x07
     6b4:	04 96       	adiw	r24, 0x04	; 4
     6b6:	66 e0       	ldi	r22, 0x06	; 6
     6b8:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
     6bc:	9d 87       	std	Y+13, r25	; 0x0d
     6be:	8c 87       	std	Y+12, r24	; 0x0c
		cmd[10] = GET_HIGH_BYTE(pec);
     6c0:	8c 85       	ldd	r24, Y+12	; 0x0c
     6c2:	9d 85       	ldd	r25, Y+13	; 0x0d
     6c4:	89 2f       	mov	r24, r25
     6c6:	99 27       	eor	r25, r25
     6c8:	28 2f       	mov	r18, r24
     6ca:	8e 81       	ldd	r24, Y+6	; 0x06
     6cc:	9f 81       	ldd	r25, Y+7	; 0x07
     6ce:	fc 01       	movw	r30, r24
     6d0:	22 87       	std	Z+10, r18	; 0x0a
		cmd[11] = GET_LOW_BYTE(pec);
     6d2:	2c 85       	ldd	r18, Y+12	; 0x0c
     6d4:	8e 81       	ldd	r24, Y+6	; 0x06
     6d6:	9f 81       	ldd	r25, Y+7	; 0x07
     6d8:	fc 01       	movw	r30, r24
     6da:	23 87       	std	Z+11, r18	; 0x0b
		
		SPI_Transmit_Block(&cmd[4], 8);
     6dc:	8e 81       	ldd	r24, Y+6	; 0x06
     6de:	9f 81       	ldd	r25, Y+7	; 0x07
     6e0:	04 96       	adiw	r24, 0x04	; 4
     6e2:	68 e0       	ldi	r22, 0x08	; 8
     6e4:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
	}	
	SPI_Transmit_Block(cmd, 4);	//Command schicken
	
	//CS nicht auf HIGH setzen! 
	//Jetzt Uebertragung der einzelnen Chip-Configs
	for (i=0;i<SLAVE_BOARDS;i++)
     6e8:	89 81       	ldd	r24, Y+1	; 0x01
     6ea:	8f 5f       	subi	r24, 0xFF	; 255
     6ec:	89 83       	std	Y+1, r24	; 0x01
     6ee:	89 81       	ldd	r24, Y+1	; 0x01
     6f0:	84 30       	cpi	r24, 0x04	; 4
     6f2:	08 f4       	brcc	.+2      	; 0x6f6 <bmschip_writeConfig+0x252>
     6f4:	99 cf       	rjmp	.-206    	; 0x628 <bmschip_writeConfig+0x184>
		cmd[11] = GET_LOW_BYTE(pec);
		
		SPI_Transmit_Block(&cmd[4], 8);
	}
	
	SPI_CS_LTC6804_HIGH;
     6f6:	88 e2       	ldi	r24, 0x28	; 40
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	28 e2       	ldi	r18, 0x28	; 40
     6fc:	30 e0       	ldi	r19, 0x00	; 0
     6fe:	f9 01       	movw	r30, r18
     700:	20 81       	ld	r18, Z
     702:	22 60       	ori	r18, 0x02	; 2
     704:	fc 01       	movw	r30, r24
     706:	20 83       	st	Z, r18
	
	//Konfiguration zur Kontrolle lesen
	for (i=0; i<=SLAVE_BOARDS; i++)		//Der Reihe nach wird jetzt die Konfiguration der Boards eingeholt
     708:	19 82       	std	Y+1, r1	; 0x01
     70a:	48 c0       	rjmp	.+144    	; 0x79c <bmschip_writeConfig+0x2f8>
	{
		if(bmschip_readConfig(cmdAns, size, i) != 0)		//Konfiguration der Zellen auslesen
     70c:	8a 85       	ldd	r24, Y+10	; 0x0a
     70e:	9b 85       	ldd	r25, Y+11	; 0x0b
     710:	49 81       	ldd	r20, Y+1	; 0x01
     712:	6b 81       	ldd	r22, Y+3	; 0x03
     714:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <bmschip_readConfig>
     718:	88 23       	and	r24, r24
     71a:	59 f0       	breq	.+22     	; 0x732 <bmschip_writeConfig+0x28e>
		{
			SPI_CS_LTC6804_HIGH;
     71c:	88 e2       	ldi	r24, 0x28	; 40
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	28 e2       	ldi	r18, 0x28	; 40
     722:	30 e0       	ldi	r19, 0x00	; 0
     724:	f9 01       	movw	r30, r18
     726:	20 81       	ld	r18, Z
     728:	22 60       	ori	r18, 0x02	; 2
     72a:	fc 01       	movw	r30, r24
     72c:	20 83       	st	Z, r18
			return 1;
     72e:	81 e0       	ldi	r24, 0x01	; 1
     730:	43 c0       	rjmp	.+134    	; 0x7b8 <bmschip_writeConfig+0x314>
		}
		
		if(IS_FALSE(flagBalActiv))	//nicht beim Balancing, sondern bei Neukonfiguration
     732:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
     736:	88 2f       	mov	r24, r24
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	80 74       	andi	r24, 0x40	; 64
     73c:	99 27       	eor	r25, r25
     73e:	89 2b       	or	r24, r25
     740:	51 f5       	brne	.+84     	; 0x796 <bmschip_writeConfig+0x2f2>
		{
			//Gelesene Config auswerten
			if (i != 0) //nicht beim Senden der Konfig
     742:	89 81       	ldd	r24, Y+1	; 0x01
     744:	88 23       	and	r24, r24
     746:	39 f1       	breq	.+78     	; 0x796 <bmschip_writeConfig+0x2f2>
			{
				for(j=5;j<10;j++)	//Erstes Byte vorerst nicht, da beim Lesen an GPIOs NICHT die Konfiguration, sondern die anliegende Spannung ausgegeben wird
     748:	85 e0       	ldi	r24, 0x05	; 5
     74a:	8a 83       	std	Y+2, r24	; 0x02
     74c:	21 c0       	rjmp	.+66     	; 0x790 <bmschip_writeConfig+0x2ec>
				{
					if(cmdAns[j] != ltc6804.config[j-4])
     74e:	8a 81       	ldd	r24, Y+2	; 0x02
     750:	88 2f       	mov	r24, r24
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	2a 85       	ldd	r18, Y+10	; 0x0a
     756:	3b 85       	ldd	r19, Y+11	; 0x0b
     758:	82 0f       	add	r24, r18
     75a:	93 1f       	adc	r25, r19
     75c:	fc 01       	movw	r30, r24
     75e:	20 81       	ld	r18, Z
     760:	8a 81       	ldd	r24, Y+2	; 0x02
     762:	88 2f       	mov	r24, r24
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	04 97       	sbiw	r24, 0x04	; 4
     768:	8b 53       	subi	r24, 0x3B	; 59
     76a:	9c 4f       	sbci	r25, 0xFC	; 252
     76c:	fc 01       	movw	r30, r24
     76e:	80 81       	ld	r24, Z
     770:	28 17       	cp	r18, r24
     772:	59 f0       	breq	.+22     	; 0x78a <bmschip_writeConfig+0x2e6>
					{
						SPI_CS_LTC6804_HIGH;
     774:	88 e2       	ldi	r24, 0x28	; 40
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	28 e2       	ldi	r18, 0x28	; 40
     77a:	30 e0       	ldi	r19, 0x00	; 0
     77c:	f9 01       	movw	r30, r18
     77e:	20 81       	ld	r18, Z
     780:	22 60       	ori	r18, 0x02	; 2
     782:	fc 01       	movw	r30, r24
     784:	20 83       	st	Z, r18
						return 1;
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	17 c0       	rjmp	.+46     	; 0x7b8 <bmschip_writeConfig+0x314>
		if(IS_FALSE(flagBalActiv))	//nicht beim Balancing, sondern bei Neukonfiguration
		{
			//Gelesene Config auswerten
			if (i != 0) //nicht beim Senden der Konfig
			{
				for(j=5;j<10;j++)	//Erstes Byte vorerst nicht, da beim Lesen an GPIOs NICHT die Konfiguration, sondern die anliegende Spannung ausgegeben wird
     78a:	8a 81       	ldd	r24, Y+2	; 0x02
     78c:	8f 5f       	subi	r24, 0xFF	; 255
     78e:	8a 83       	std	Y+2, r24	; 0x02
     790:	8a 81       	ldd	r24, Y+2	; 0x02
     792:	8a 30       	cpi	r24, 0x0A	; 10
     794:	e0 f2       	brcs	.-72     	; 0x74e <bmschip_writeConfig+0x2aa>
	}
	
	SPI_CS_LTC6804_HIGH;
	
	//Konfiguration zur Kontrolle lesen
	for (i=0; i<=SLAVE_BOARDS; i++)		//Der Reihe nach wird jetzt die Konfiguration der Boards eingeholt
     796:	89 81       	ldd	r24, Y+1	; 0x01
     798:	8f 5f       	subi	r24, 0xFF	; 255
     79a:	89 83       	std	Y+1, r24	; 0x01
     79c:	89 81       	ldd	r24, Y+1	; 0x01
     79e:	85 30       	cpi	r24, 0x05	; 5
     7a0:	08 f4       	brcc	.+2      	; 0x7a4 <bmschip_writeConfig+0x300>
     7a2:	b4 cf       	rjmp	.-152    	; 0x70c <bmschip_writeConfig+0x268>
					}
				}
			}
		}
	}
	SPI_CS_LTC6804_HIGH;
     7a4:	88 e2       	ldi	r24, 0x28	; 40
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	28 e2       	ldi	r18, 0x28	; 40
     7aa:	30 e0       	ldi	r19, 0x00	; 0
     7ac:	f9 01       	movw	r30, r18
     7ae:	20 81       	ld	r18, Z
     7b0:	22 60       	ori	r18, 0x02	; 2
     7b2:	fc 01       	movw	r30, r24
     7b4:	20 83       	st	Z, r18

	return 0;
     7b6:	80 e0       	ldi	r24, 0x00	; 0
     7b8:	0f b6       	in	r0, 0x3f	; 63
     7ba:	f8 94       	cli
     7bc:	fe be       	out	0x3e, r15	; 62
     7be:	0f be       	out	0x3f, r0	; 63
     7c0:	ed be       	out	0x3d, r14	; 61
}
     7c2:	0f b6       	in	r0, 0x3f	; 63
     7c4:	f8 94       	cli
     7c6:	1e bf       	out	0x3e, r17	; 62
     7c8:	0f be       	out	0x3f, r0	; 63
     7ca:	0d bf       	out	0x3d, r16	; 61
     7cc:	2d 96       	adiw	r28, 0x0d	; 13
     7ce:	0f b6       	in	r0, 0x3f	; 63
     7d0:	f8 94       	cli
     7d2:	de bf       	out	0x3e, r29	; 62
     7d4:	0f be       	out	0x3f, r0	; 63
     7d6:	cd bf       	out	0x3d, r28	; 61
     7d8:	df 91       	pop	r29
     7da:	cf 91       	pop	r28
     7dc:	1f 91       	pop	r17
     7de:	0f 91       	pop	r16
     7e0:	ff 90       	pop	r15
     7e2:	ef 90       	pop	r14
     7e4:	08 95       	ret

000007e6 <bmschip_readConfig>:
// *****************************************************************************************

// *** Funktion zum lesen der Konfiguration der Slaves *************************************
uint8_t bmschip_readConfig(uint8_t * cmd, uint8_t size, uint8_t msg)
{
     7e6:	cf 93       	push	r28
     7e8:	df 93       	push	r29
     7ea:	cd b7       	in	r28, 0x3d	; 61
     7ec:	de b7       	in	r29, 0x3e	; 62
     7ee:	27 97       	sbiw	r28, 0x07	; 7
     7f0:	0f b6       	in	r0, 0x3f	; 63
     7f2:	f8 94       	cli
     7f4:	de bf       	out	0x3e, r29	; 62
     7f6:	0f be       	out	0x3f, r0	; 63
     7f8:	cd bf       	out	0x3d, r28	; 61
     7fa:	9d 83       	std	Y+5, r25	; 0x05
     7fc:	8c 83       	std	Y+4, r24	; 0x04
     7fe:	6e 83       	std	Y+6, r22	; 0x06
     800:	4f 83       	std	Y+7, r20	; 0x07
	uint8_t i;
	uint16_t pec;
	
	
	//Befehl und PEC schreiben
	if (msg==0)	//für msg == 0 wird der Command gesendet. Das ist zuerst immer notwendig
     802:	8f 81       	ldd	r24, Y+7	; 0x07
     804:	88 23       	and	r24, r24
     806:	31 f5       	brne	.+76     	; 0x854 <bmschip_readConfig+0x6e>
	{	
		cmd[0] = 0x00; // RDCFG0
     808:	8c 81       	ldd	r24, Y+4	; 0x04
     80a:	9d 81       	ldd	r25, Y+5	; 0x05
     80c:	fc 01       	movw	r30, r24
     80e:	10 82       	st	Z, r1
		cmd[1] = 0x02; // RDCFG1
     810:	8c 81       	ldd	r24, Y+4	; 0x04
     812:	9d 81       	ldd	r25, Y+5	; 0x05
     814:	01 96       	adiw	r24, 0x01	; 1
     816:	22 e0       	ldi	r18, 0x02	; 2
     818:	fc 01       	movw	r30, r24
     81a:	20 83       	st	Z, r18
		pec = Pec15(cmd, 2);
     81c:	8c 81       	ldd	r24, Y+4	; 0x04
     81e:	9d 81       	ldd	r25, Y+5	; 0x05
     820:	62 e0       	ldi	r22, 0x02	; 2
     822:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
     826:	9b 83       	std	Y+3, r25	; 0x03
     828:	8a 83       	std	Y+2, r24	; 0x02
		cmd[2] = GET_HIGH_BYTE(pec);
     82a:	8c 81       	ldd	r24, Y+4	; 0x04
     82c:	9d 81       	ldd	r25, Y+5	; 0x05
     82e:	02 96       	adiw	r24, 0x02	; 2
     830:	2a 81       	ldd	r18, Y+2	; 0x02
     832:	3b 81       	ldd	r19, Y+3	; 0x03
     834:	23 2f       	mov	r18, r19
     836:	33 27       	eor	r19, r19
     838:	fc 01       	movw	r30, r24
     83a:	20 83       	st	Z, r18
		cmd[3] = GET_LOW_BYTE(pec);
     83c:	8c 81       	ldd	r24, Y+4	; 0x04
     83e:	9d 81       	ldd	r25, Y+5	; 0x05
     840:	03 96       	adiw	r24, 0x03	; 3
     842:	2a 81       	ldd	r18, Y+2	; 0x02
     844:	fc 01       	movw	r30, r24
     846:	20 83       	st	Z, r18
		SPI_Transmit_Block(cmd, 4);	//Command
     848:	8c 81       	ldd	r24, Y+4	; 0x04
     84a:	9d 81       	ldd	r25, Y+5	; 0x05
     84c:	64 e0       	ldi	r22, 0x04	; 4
     84e:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
     852:	40 c0       	rjmp	.+128    	; 0x8d4 <bmschip_readConfig+0xee>
	}
	else	//Konfiguration empfangen
	{
		for(i=4; i<size; i++)
     854:	84 e0       	ldi	r24, 0x04	; 4
     856:	89 83       	std	Y+1, r24	; 0x01
     858:	0c c0       	rjmp	.+24     	; 0x872 <bmschip_readConfig+0x8c>
		{
			cmd[i] = 0x00;
     85a:	89 81       	ldd	r24, Y+1	; 0x01
     85c:	88 2f       	mov	r24, r24
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	2c 81       	ldd	r18, Y+4	; 0x04
     862:	3d 81       	ldd	r19, Y+5	; 0x05
     864:	82 0f       	add	r24, r18
     866:	93 1f       	adc	r25, r19
     868:	fc 01       	movw	r30, r24
     86a:	10 82       	st	Z, r1
		cmd[3] = GET_LOW_BYTE(pec);
		SPI_Transmit_Block(cmd, 4);	//Command
	}
	else	//Konfiguration empfangen
	{
		for(i=4; i<size; i++)
     86c:	89 81       	ldd	r24, Y+1	; 0x01
     86e:	8f 5f       	subi	r24, 0xFF	; 255
     870:	89 83       	std	Y+1, r24	; 0x01
     872:	99 81       	ldd	r25, Y+1	; 0x01
     874:	8e 81       	ldd	r24, Y+6	; 0x06
     876:	98 17       	cp	r25, r24
     878:	80 f3       	brcs	.-32     	; 0x85a <bmschip_readConfig+0x74>
		{
			cmd[i] = 0x00;
		}
		SPI_Exchange_Block(&cmd[4], 8);		
     87a:	8c 81       	ldd	r24, Y+4	; 0x04
     87c:	9d 81       	ldd	r25, Y+5	; 0x05
     87e:	04 96       	adiw	r24, 0x04	; 4
     880:	68 e0       	ldi	r22, 0x08	; 8
     882:	0e 94 38 19 	call	0x3270	; 0x3270 <SPI_Exchange_Block>
		//Auswertung
		pec = Pec15(&cmd[4], 6);
     886:	8c 81       	ldd	r24, Y+4	; 0x04
     888:	9d 81       	ldd	r25, Y+5	; 0x05
     88a:	04 96       	adiw	r24, 0x04	; 4
     88c:	66 e0       	ldi	r22, 0x06	; 6
     88e:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
     892:	9b 83       	std	Y+3, r25	; 0x03
     894:	8a 83       	std	Y+2, r24	; 0x02
		if(GET_HIGH_BYTE(pec) != cmd[10] ||	GET_LOW_BYTE(pec) != cmd[11])
     896:	8a 81       	ldd	r24, Y+2	; 0x02
     898:	9b 81       	ldd	r25, Y+3	; 0x03
     89a:	89 2f       	mov	r24, r25
     89c:	99 27       	eor	r25, r25
     89e:	9c 01       	movw	r18, r24
     8a0:	8c 81       	ldd	r24, Y+4	; 0x04
     8a2:	9d 81       	ldd	r25, Y+5	; 0x05
     8a4:	0a 96       	adiw	r24, 0x0a	; 10
     8a6:	fc 01       	movw	r30, r24
     8a8:	80 81       	ld	r24, Z
     8aa:	88 2f       	mov	r24, r24
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	28 17       	cp	r18, r24
     8b0:	39 07       	cpc	r19, r25
     8b2:	71 f4       	brne	.+28     	; 0x8d0 <bmschip_readConfig+0xea>
     8b4:	8a 81       	ldd	r24, Y+2	; 0x02
     8b6:	9b 81       	ldd	r25, Y+3	; 0x03
     8b8:	9c 01       	movw	r18, r24
     8ba:	33 27       	eor	r19, r19
     8bc:	8c 81       	ldd	r24, Y+4	; 0x04
     8be:	9d 81       	ldd	r25, Y+5	; 0x05
     8c0:	0b 96       	adiw	r24, 0x0b	; 11
     8c2:	fc 01       	movw	r30, r24
     8c4:	80 81       	ld	r24, Z
     8c6:	88 2f       	mov	r24, r24
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	28 17       	cp	r18, r24
     8cc:	39 07       	cpc	r19, r25
     8ce:	11 f0       	breq	.+4      	; 0x8d4 <bmschip_readConfig+0xee>
		{
			return 1;	//Abbruch falls PEC nicht stimmt
     8d0:	81 e0       	ldi	r24, 0x01	; 1
     8d2:	01 c0       	rjmp	.+2      	; 0x8d6 <bmschip_readConfig+0xf0>
		}
	}
	return 0;
     8d4:	80 e0       	ldi	r24, 0x00	; 0
}
     8d6:	27 96       	adiw	r28, 0x07	; 7
     8d8:	0f b6       	in	r0, 0x3f	; 63
     8da:	f8 94       	cli
     8dc:	de bf       	out	0x3e, r29	; 62
     8de:	0f be       	out	0x3f, r0	; 63
     8e0:	cd bf       	out	0x3d, r28	; 61
     8e2:	df 91       	pop	r29
     8e4:	cf 91       	pop	r28
     8e6:	08 95       	ret

000008e8 <bmschip_startAdc>:
// *****************************************************************************************

// *** Funktion zum Starten der Spannungsmessung *******************************************
void bmschip_startAdc(void)
{
     8e8:	cf 93       	push	r28
     8ea:	df 93       	push	r29
     8ec:	00 d0       	rcall	.+0      	; 0x8ee <bmschip_startAdc+0x6>
     8ee:	00 d0       	rcall	.+0      	; 0x8f0 <bmschip_startAdc+0x8>
     8f0:	1f 92       	push	r1
     8f2:	cd b7       	in	r28, 0x3d	; 61
     8f4:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t cmd[4];
	
	
	cmd[0]=0x00;
     8f6:	1a 82       	std	Y+2, r1	; 0x02
	for (i=0; i<SLAVE_BOARDS; i++)
     8f8:	19 82       	std	Y+1, r1	; 0x01
     8fa:	56 c0       	rjmp	.+172    	; 0x9a8 <bmschip_startAdc+0xc0>
	{
		SPI_Transmit_Block(cmd, 1);	//Dummybyte, um den IsoSPI aufzuwecken
     8fc:	ce 01       	movw	r24, r28
     8fe:	02 96       	adiw	r24, 0x02	; 2
     900:	61 e0       	ldi	r22, 0x01	; 1
     902:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
		SPI_CS_LTC6804_HIGH;
     906:	88 e2       	ldi	r24, 0x28	; 40
     908:	90 e0       	ldi	r25, 0x00	; 0
     90a:	28 e2       	ldi	r18, 0x28	; 40
     90c:	30 e0       	ldi	r19, 0x00	; 0
     90e:	f9 01       	movw	r30, r18
     910:	20 81       	ld	r18, Z
     912:	22 60       	ori	r18, 0x02	; 2
     914:	fc 01       	movw	r30, r24
     916:	20 83       	st	Z, r18
		wait_count = TCNT1;
     918:	84 e8       	ldi	r24, 0x84	; 132
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	fc 01       	movw	r30, r24
     91e:	80 81       	ld	r24, Z
     920:	91 81       	ldd	r25, Z+1	; 0x01
     922:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <wait_count+0x1>
     926:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <wait_count>
		while ((((wait_count + 25) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 25))));
     92a:	00 00       	nop
     92c:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     930:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     934:	9c 01       	movw	r18, r24
     936:	27 5e       	subi	r18, 0xE7	; 231
     938:	3f 4f       	sbci	r19, 0xFF	; 255
     93a:	84 e8       	ldi	r24, 0x84	; 132
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	fc 01       	movw	r30, r24
     940:	80 81       	ld	r24, Z
     942:	91 81       	ldd	r25, Z+1	; 0x01
     944:	28 17       	cp	r18, r24
     946:	39 07       	cpc	r19, r25
     948:	60 f0       	brcs	.+24     	; 0x962 <bmschip_startAdc+0x7a>
     94a:	84 e8       	ldi	r24, 0x84	; 132
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	fc 01       	movw	r30, r24
     950:	20 81       	ld	r18, Z
     952:	31 81       	ldd	r19, Z+1	; 0x01
     954:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     958:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     95c:	82 17       	cp	r24, r18
     95e:	93 07       	cpc	r25, r19
     960:	28 f3       	brcs	.-54     	; 0x92c <bmschip_startAdc+0x44>
     962:	84 e8       	ldi	r24, 0x84	; 132
     964:	90 e0       	ldi	r25, 0x00	; 0
     966:	fc 01       	movw	r30, r24
     968:	20 81       	ld	r18, Z
     96a:	31 81       	ldd	r19, Z+1	; 0x01
     96c:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     970:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     974:	28 17       	cp	r18, r24
     976:	39 07       	cpc	r19, r25
     978:	a0 f4       	brcc	.+40     	; 0x9a2 <bmschip_startAdc+0xba>
     97a:	84 e8       	ldi	r24, 0x84	; 132
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	fc 01       	movw	r30, r24
     980:	20 81       	ld	r18, Z
     982:	31 81       	ldd	r19, Z+1	; 0x01
     984:	86 e8       	ldi	r24, 0x86	; 134
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	fc 01       	movw	r30, r24
     98a:	80 81       	ld	r24, Z
     98c:	91 81       	ldd	r25, Z+1	; 0x01
     98e:	28 0f       	add	r18, r24
     990:	39 1f       	adc	r19, r25
     992:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
     996:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
     99a:	49 96       	adiw	r24, 0x19	; 25
     99c:	28 17       	cp	r18, r24
     99e:	39 07       	cpc	r19, r25
     9a0:	28 f2       	brcs	.-118    	; 0x92c <bmschip_startAdc+0x44>
	uint8_t i;
	uint8_t cmd[4];
	
	
	cmd[0]=0x00;
	for (i=0; i<SLAVE_BOARDS; i++)
     9a2:	89 81       	ldd	r24, Y+1	; 0x01
     9a4:	8f 5f       	subi	r24, 0xFF	; 255
     9a6:	89 83       	std	Y+1, r24	; 0x01
     9a8:	89 81       	ldd	r24, Y+1	; 0x01
     9aa:	84 30       	cpi	r24, 0x04	; 4
     9ac:	08 f4       	brcc	.+2      	; 0x9b0 <bmschip_startAdc+0xc8>
     9ae:	a6 cf       	rjmp	.-180    	; 0x8fc <bmschip_startAdc+0x14>
		wait_count = TCNT1;
		while ((((wait_count + 25) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 25))));
	}
	
	//Messbefehl
	cmd[0] = 0x03;	// 00000011	ADCV0	Normal-Mode
     9b0:	83 e0       	ldi	r24, 0x03	; 3
     9b2:	8a 83       	std	Y+2, r24	; 0x02
	cmd[1] = 0x60;	// 01100000	ADCV1	Normal-Mode, Balancing wird unterbrochen während der Messung
     9b4:	80 e6       	ldi	r24, 0x60	; 96
     9b6:	8b 83       	std	Y+3, r24	; 0x03
	cmd[2] = 0xF4;	// PEC-High-Byte
     9b8:	84 ef       	ldi	r24, 0xF4	; 244
     9ba:	8c 83       	std	Y+4, r24	; 0x04
	cmd[3] = 0x6C;	// PEC-Low-Byte
     9bc:	8c e6       	ldi	r24, 0x6C	; 108
     9be:	8d 83       	std	Y+5, r24	; 0x05
					== 1	Balancing nicht unterbrochen
	CH[2] + CH[1] + CH[0]	== zu messende Zellen je nach Kombination
	*/
	
	//Befehl und PEC schreiben
	SPI_Transmit_Block(cmd, 4);
     9c0:	ce 01       	movw	r24, r28
     9c2:	02 96       	adiw	r24, 0x02	; 2
     9c4:	64 e0       	ldi	r22, 0x04	; 4
     9c6:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
	
	SPI_CS_LTC6804_HIGH;
     9ca:	88 e2       	ldi	r24, 0x28	; 40
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	28 e2       	ldi	r18, 0x28	; 40
     9d0:	30 e0       	ldi	r19, 0x00	; 0
     9d2:	f9 01       	movw	r30, r18
     9d4:	20 81       	ld	r18, Z
     9d6:	22 60       	ori	r18, 0x02	; 2
     9d8:	fc 01       	movw	r30, r24
     9da:	20 83       	st	Z, r18
}
     9dc:	00 00       	nop
     9de:	0f 90       	pop	r0
     9e0:	0f 90       	pop	r0
     9e2:	0f 90       	pop	r0
     9e4:	0f 90       	pop	r0
     9e6:	0f 90       	pop	r0
     9e8:	df 91       	pop	r29
     9ea:	cf 91       	pop	r28
     9ec:	08 95       	ret

000009ee <bmschip_getVoltages>:
// *****************************************************************************************

// *** Funktion zum messen der Zellspannungen **********************************************
uint8_t bmschip_getVoltages(uint16_t *voltage)
{
     9ee:	cf 92       	push	r12
     9f0:	df 92       	push	r13
     9f2:	ef 92       	push	r14
     9f4:	ff 92       	push	r15
     9f6:	cf 93       	push	r28
     9f8:	df 93       	push	r29
     9fa:	cd b7       	in	r28, 0x3d	; 61
     9fc:	de b7       	in	r29, 0x3e	; 62
     9fe:	a1 97       	sbiw	r28, 0x21	; 33
     a00:	0f b6       	in	r0, 0x3f	; 63
     a02:	f8 94       	cli
     a04:	de bf       	out	0x3e, r29	; 62
     a06:	0f be       	out	0x3f, r0	; 63
     a08:	cd bf       	out	0x3d, r28	; 61
     a0a:	99 a3       	std	Y+33, r25	; 0x21
     a0c:	88 a3       	std	Y+32, r24	; 0x20
	uint8_t i, group;
	uint8_t ret = 0;
     a0e:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t receive[8];
	uint16_t wait_count;		//Wartezeit für ADC-Messung vom LTC6804
	uint32_t wait_milli;		//Wartezeit in Millisekunden

	// LTC ADC starten
	bmschip_startAdc();
     a10:	0e 94 74 04 	call	0x8e8	; 0x8e8 <bmschip_startAdc>
	
	//LTC ADC Wandlung abwarten (3000us) 

	wait_count = TCNT1;
     a14:	84 e8       	ldi	r24, 0x84	; 132
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	fc 01       	movw	r30, r24
     a1a:	80 81       	ld	r24, Z
     a1c:	91 81       	ldd	r25, Z+1	; 0x01
     a1e:	9d 83       	std	Y+5, r25	; 0x05
     a20:	8c 83       	std	Y+4, r24	; 0x04
	wait_milli = Get_Sys_Tick();
     a22:	0e 94 72 1c 	call	0x38e4	; 0x38e4 <Get_Sys_Tick>
     a26:	dc 01       	movw	r26, r24
     a28:	cb 01       	movw	r24, r22
     a2a:	8e 83       	std	Y+6, r24	; 0x06
     a2c:	9f 83       	std	Y+7, r25	; 0x07
     a2e:	a8 87       	std	Y+8, r26	; 0x08
     a30:	b9 87       	std	Y+9, r27	; 0x09
	while((wait_milli+2) > Get_Sys_Tick());	//2000us
     a32:	00 00       	nop
     a34:	8e 81       	ldd	r24, Y+6	; 0x06
     a36:	9f 81       	ldd	r25, Y+7	; 0x07
     a38:	a8 85       	ldd	r26, Y+8	; 0x08
     a3a:	b9 85       	ldd	r27, Y+9	; 0x09
     a3c:	6c 01       	movw	r12, r24
     a3e:	7d 01       	movw	r14, r26
     a40:	f2 e0       	ldi	r31, 0x02	; 2
     a42:	cf 0e       	add	r12, r31
     a44:	d1 1c       	adc	r13, r1
     a46:	e1 1c       	adc	r14, r1
     a48:	f1 1c       	adc	r15, r1
     a4a:	0e 94 72 1c 	call	0x38e4	; 0x38e4 <Get_Sys_Tick>
     a4e:	dc 01       	movw	r26, r24
     a50:	cb 01       	movw	r24, r22
     a52:	8c 15       	cp	r24, r12
     a54:	9d 05       	cpc	r25, r13
     a56:	ae 05       	cpc	r26, r14
     a58:	bf 05       	cpc	r27, r15
     a5a:	60 f3       	brcs	.-40     	; 0xa34 <bmschip_getVoltages+0x46>
	while(wait_count >= TCNT1);
     a5c:	00 00       	nop
     a5e:	84 e8       	ldi	r24, 0x84	; 132
     a60:	90 e0       	ldi	r25, 0x00	; 0
     a62:	fc 01       	movw	r30, r24
     a64:	20 81       	ld	r18, Z
     a66:	31 81       	ldd	r19, Z+1	; 0x01
     a68:	8c 81       	ldd	r24, Y+4	; 0x04
     a6a:	9d 81       	ldd	r25, Y+5	; 0x05
     a6c:	82 17       	cp	r24, r18
     a6e:	93 07       	cpc	r25, r19
     a70:	b0 f7       	brcc	.-20     	; 0xa5e <bmschip_getVoltages+0x70>
	wait_count = TCNT1;
     a72:	84 e8       	ldi	r24, 0x84	; 132
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	fc 01       	movw	r30, r24
     a78:	80 81       	ld	r24, Z
     a7a:	91 81       	ldd	r25, Z+1	; 0x01
     a7c:	9d 83       	std	Y+5, r25	; 0x05
     a7e:	8c 83       	std	Y+4, r24	; 0x04
	while ((((wait_count + 1000) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 1000)))); //500us
     a80:	00 00       	nop
     a82:	8c 81       	ldd	r24, Y+4	; 0x04
     a84:	9d 81       	ldd	r25, Y+5	; 0x05
     a86:	9c 01       	movw	r18, r24
     a88:	28 51       	subi	r18, 0x18	; 24
     a8a:	3c 4f       	sbci	r19, 0xFC	; 252
     a8c:	84 e8       	ldi	r24, 0x84	; 132
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	fc 01       	movw	r30, r24
     a92:	80 81       	ld	r24, Z
     a94:	91 81       	ldd	r25, Z+1	; 0x01
     a96:	28 17       	cp	r18, r24
     a98:	39 07       	cpc	r19, r25
     a9a:	50 f0       	brcs	.+20     	; 0xab0 <bmschip_getVoltages+0xc2>
     a9c:	84 e8       	ldi	r24, 0x84	; 132
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	fc 01       	movw	r30, r24
     aa2:	20 81       	ld	r18, Z
     aa4:	31 81       	ldd	r19, Z+1	; 0x01
     aa6:	8c 81       	ldd	r24, Y+4	; 0x04
     aa8:	9d 81       	ldd	r25, Y+5	; 0x05
     aaa:	82 17       	cp	r24, r18
     aac:	93 07       	cpc	r25, r19
     aae:	48 f3       	brcs	.-46     	; 0xa82 <bmschip_getVoltages+0x94>
     ab0:	84 e8       	ldi	r24, 0x84	; 132
     ab2:	90 e0       	ldi	r25, 0x00	; 0
     ab4:	fc 01       	movw	r30, r24
     ab6:	20 81       	ld	r18, Z
     ab8:	31 81       	ldd	r19, Z+1	; 0x01
     aba:	8c 81       	ldd	r24, Y+4	; 0x04
     abc:	9d 81       	ldd	r25, Y+5	; 0x05
     abe:	28 17       	cp	r18, r24
     ac0:	39 07       	cpc	r19, r25
     ac2:	98 f4       	brcc	.+38     	; 0xaea <bmschip_getVoltages+0xfc>
     ac4:	84 e8       	ldi	r24, 0x84	; 132
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	fc 01       	movw	r30, r24
     aca:	20 81       	ld	r18, Z
     acc:	31 81       	ldd	r19, Z+1	; 0x01
     ace:	86 e8       	ldi	r24, 0x86	; 134
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	fc 01       	movw	r30, r24
     ad4:	80 81       	ld	r24, Z
     ad6:	91 81       	ldd	r25, Z+1	; 0x01
     ad8:	28 0f       	add	r18, r24
     ada:	39 1f       	adc	r19, r25
     adc:	8c 81       	ldd	r24, Y+4	; 0x04
     ade:	9d 81       	ldd	r25, Y+5	; 0x05
     ae0:	88 51       	subi	r24, 0x18	; 24
     ae2:	9c 4f       	sbci	r25, 0xFC	; 252
     ae4:	28 17       	cp	r18, r24
     ae6:	39 07       	cpc	r19, r25
     ae8:	60 f2       	brcs	.-104    	; 0xa82 <bmschip_getVoltages+0x94>
		//
	//wait_milli = millisec_count;
	//while((wait_milli+3) > millisec_count);	//3000us
		
	//LTC Spannungen auslesen
	for(group = 0; group < 4; group++)		
     aea:	1a 82       	std	Y+2, r1	; 0x02
     aec:	fb c0       	rjmp	.+502    	; 0xce4 <bmschip_getVoltages+0x2f6>
	{
		for(i = 0; i < 4; i++)
     aee:	19 82       	std	Y+1, r1	; 0x01
     af0:	1d c0       	rjmp	.+58     	; 0xb2c <bmschip_getVoltages+0x13e>
		{
			cmd[i] = ltc6804.adcv[group][i];
     af2:	89 81       	ldd	r24, Y+1	; 0x01
     af4:	88 2f       	mov	r24, r24
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	2a 81       	ldd	r18, Y+2	; 0x02
     afa:	42 2f       	mov	r20, r18
     afc:	50 e0       	ldi	r21, 0x00	; 0
     afe:	29 81       	ldd	r18, Y+1	; 0x01
     b00:	22 2f       	mov	r18, r18
     b02:	30 e0       	ldi	r19, 0x00	; 0
     b04:	44 0f       	add	r20, r20
     b06:	55 1f       	adc	r21, r21
     b08:	44 0f       	add	r20, r20
     b0a:	55 1f       	adc	r21, r21
     b0c:	24 0f       	add	r18, r20
     b0e:	35 1f       	adc	r19, r21
     b10:	25 53       	subi	r18, 0x35	; 53
     b12:	3c 4f       	sbci	r19, 0xFC	; 252
     b14:	f9 01       	movw	r30, r18
     b16:	40 81       	ld	r20, Z
     b18:	9e 01       	movw	r18, r28
     b1a:	24 5f       	subi	r18, 0xF4	; 244
     b1c:	3f 4f       	sbci	r19, 0xFF	; 255
     b1e:	82 0f       	add	r24, r18
     b20:	93 1f       	adc	r25, r19
     b22:	fc 01       	movw	r30, r24
     b24:	40 83       	st	Z, r20
	//while((wait_milli+3) > millisec_count);	//3000us
		
	//LTC Spannungen auslesen
	for(group = 0; group < 4; group++)		
	{
		for(i = 0; i < 4; i++)
     b26:	89 81       	ldd	r24, Y+1	; 0x01
     b28:	8f 5f       	subi	r24, 0xFF	; 255
     b2a:	89 83       	std	Y+1, r24	; 0x01
     b2c:	89 81       	ldd	r24, Y+1	; 0x01
     b2e:	84 30       	cpi	r24, 0x04	; 4
     b30:	00 f3       	brcs	.-64     	; 0xaf2 <bmschip_getVoltages+0x104>
		{
			cmd[i] = ltc6804.adcv[group][i];
		}
		for(i = 4; i < 12; i++)
     b32:	84 e0       	ldi	r24, 0x04	; 4
     b34:	89 83       	std	Y+1, r24	; 0x01
     b36:	0d c0       	rjmp	.+26     	; 0xb52 <bmschip_getVoltages+0x164>
		{
			cmd[i] = 0x00;
     b38:	89 81       	ldd	r24, Y+1	; 0x01
     b3a:	88 2f       	mov	r24, r24
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	9e 01       	movw	r18, r28
     b40:	24 5f       	subi	r18, 0xF4	; 244
     b42:	3f 4f       	sbci	r19, 0xFF	; 255
     b44:	82 0f       	add	r24, r18
     b46:	93 1f       	adc	r25, r19
     b48:	fc 01       	movw	r30, r24
     b4a:	10 82       	st	Z, r1
	{
		for(i = 0; i < 4; i++)
		{
			cmd[i] = ltc6804.adcv[group][i];
		}
		for(i = 4; i < 12; i++)
     b4c:	89 81       	ldd	r24, Y+1	; 0x01
     b4e:	8f 5f       	subi	r24, 0xFF	; 255
     b50:	89 83       	std	Y+1, r24	; 0x01
     b52:	89 81       	ldd	r24, Y+1	; 0x01
     b54:	8c 30       	cpi	r24, 0x0C	; 12
     b56:	80 f3       	brcs	.-32     	; 0xb38 <bmschip_getVoltages+0x14a>
		{
			cmd[i] = 0x00;
		}
		
		// Befehl und PEC schreiben
		SPI_Transmit_Block(cmd, 4); //Command schicken
     b58:	ce 01       	movw	r24, r28
     b5a:	0c 96       	adiw	r24, 0x0c	; 12
     b5c:	64 e0       	ldi	r22, 0x04	; 4
     b5e:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
		
		for (i=0; i<SLAVE_BOARDS; i++)
     b62:	19 82       	std	Y+1, r1	; 0x01
     b64:	af c0       	rjmp	.+350    	; 0xcc4 <bmschip_getVoltages+0x2d6>
		{
			SPI_Transceive_Block(&cmd[4],receive, 8);			
     b66:	9e 01       	movw	r18, r28
     b68:	28 5e       	subi	r18, 0xE8	; 232
     b6a:	3f 4f       	sbci	r19, 0xFF	; 255
     b6c:	ce 01       	movw	r24, r28
     b6e:	0c 96       	adiw	r24, 0x0c	; 12
     b70:	04 96       	adiw	r24, 0x04	; 4
     b72:	48 e0       	ldi	r20, 0x08	; 8
     b74:	b9 01       	movw	r22, r18
     b76:	0e 94 83 19 	call	0x3306	; 0x3306 <SPI_Transceive_Block>
			//Emfangene Daten durch PEC-Berechnung pruefen
			pec = Pec15(&(receive[0]), 6);
     b7a:	ce 01       	movw	r24, r28
     b7c:	48 96       	adiw	r24, 0x18	; 24
     b7e:	66 e0       	ldi	r22, 0x06	; 6
     b80:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
     b84:	9b 87       	std	Y+11, r25	; 0x0b
     b86:	8a 87       	std	Y+10, r24	; 0x0a
			if(pec == ((((uint16_t)receive[6]) << 8) | receive[7]))	//Stimmt der PEC?
     b88:	8e 8d       	ldd	r24, Y+30	; 0x1e
     b8a:	88 2f       	mov	r24, r24
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	38 2f       	mov	r19, r24
     b90:	22 27       	eor	r18, r18
     b92:	8f 8d       	ldd	r24, Y+31	; 0x1f
     b94:	88 2f       	mov	r24, r24
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	28 2b       	or	r18, r24
     b9a:	39 2b       	or	r19, r25
     b9c:	8a 85       	ldd	r24, Y+10	; 0x0a
     b9e:	9b 85       	ldd	r25, Y+11	; 0x0b
     ba0:	28 17       	cp	r18, r24
     ba2:	39 07       	cpc	r19, r25
     ba4:	09 f0       	breq	.+2      	; 0xba8 <bmschip_getVoltages+0x1ba>
     ba6:	88 c0       	rjmp	.+272    	; 0xcb8 <bmschip_getVoltages+0x2ca>
			{
				//Jeweilige Zellspannung in die entsprechende Nummer im Array übertragen (Standardmäßig: bms.volt.val[])
				voltage[group * 3 + (i*12)] = (((uint16_t)receive[1]) << 8) | receive[0];		
     ba8:	8a 81       	ldd	r24, Y+2	; 0x02
     baa:	28 2f       	mov	r18, r24
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	c9 01       	movw	r24, r18
     bb0:	88 0f       	add	r24, r24
     bb2:	99 1f       	adc	r25, r25
     bb4:	82 0f       	add	r24, r18
     bb6:	93 1f       	adc	r25, r19
     bb8:	88 0f       	add	r24, r24
     bba:	99 1f       	adc	r25, r25
     bbc:	ac 01       	movw	r20, r24
     bbe:	89 81       	ldd	r24, Y+1	; 0x01
     bc0:	28 2f       	mov	r18, r24
     bc2:	30 e0       	ldi	r19, 0x00	; 0
     bc4:	c9 01       	movw	r24, r18
     bc6:	88 0f       	add	r24, r24
     bc8:	99 1f       	adc	r25, r25
     bca:	82 0f       	add	r24, r18
     bcc:	93 1f       	adc	r25, r19
     bce:	88 0f       	add	r24, r24
     bd0:	99 1f       	adc	r25, r25
     bd2:	88 0f       	add	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	88 0f       	add	r24, r24
     bd8:	99 1f       	adc	r25, r25
     bda:	84 0f       	add	r24, r20
     bdc:	95 1f       	adc	r25, r21
     bde:	9c 01       	movw	r18, r24
     be0:	88 a1       	ldd	r24, Y+32	; 0x20
     be2:	99 a1       	ldd	r25, Y+33	; 0x21
     be4:	82 0f       	add	r24, r18
     be6:	93 1f       	adc	r25, r19
     be8:	29 8d       	ldd	r18, Y+25	; 0x19
     bea:	22 2f       	mov	r18, r18
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	52 2f       	mov	r21, r18
     bf0:	44 27       	eor	r20, r20
     bf2:	28 8d       	ldd	r18, Y+24	; 0x18
     bf4:	22 2f       	mov	r18, r18
     bf6:	30 e0       	ldi	r19, 0x00	; 0
     bf8:	24 2b       	or	r18, r20
     bfa:	35 2b       	or	r19, r21
     bfc:	fc 01       	movw	r30, r24
     bfe:	31 83       	std	Z+1, r19	; 0x01
     c00:	20 83       	st	Z, r18
				voltage[group * 3 + (i*12) + 1] = (((uint16_t)receive[3]) << 8) | receive[2];
     c02:	8a 81       	ldd	r24, Y+2	; 0x02
     c04:	28 2f       	mov	r18, r24
     c06:	30 e0       	ldi	r19, 0x00	; 0
     c08:	c9 01       	movw	r24, r18
     c0a:	88 0f       	add	r24, r24
     c0c:	99 1f       	adc	r25, r25
     c0e:	82 0f       	add	r24, r18
     c10:	93 1f       	adc	r25, r19
     c12:	88 0f       	add	r24, r24
     c14:	99 1f       	adc	r25, r25
     c16:	ac 01       	movw	r20, r24
     c18:	89 81       	ldd	r24, Y+1	; 0x01
     c1a:	28 2f       	mov	r18, r24
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	c9 01       	movw	r24, r18
     c20:	88 0f       	add	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	82 0f       	add	r24, r18
     c26:	93 1f       	adc	r25, r19
     c28:	88 0f       	add	r24, r24
     c2a:	99 1f       	adc	r25, r25
     c2c:	88 0f       	add	r24, r24
     c2e:	99 1f       	adc	r25, r25
     c30:	88 0f       	add	r24, r24
     c32:	99 1f       	adc	r25, r25
     c34:	84 0f       	add	r24, r20
     c36:	95 1f       	adc	r25, r21
     c38:	02 96       	adiw	r24, 0x02	; 2
     c3a:	28 a1       	ldd	r18, Y+32	; 0x20
     c3c:	39 a1       	ldd	r19, Y+33	; 0x21
     c3e:	82 0f       	add	r24, r18
     c40:	93 1f       	adc	r25, r19
     c42:	2b 8d       	ldd	r18, Y+27	; 0x1b
     c44:	22 2f       	mov	r18, r18
     c46:	30 e0       	ldi	r19, 0x00	; 0
     c48:	52 2f       	mov	r21, r18
     c4a:	44 27       	eor	r20, r20
     c4c:	2a 8d       	ldd	r18, Y+26	; 0x1a
     c4e:	22 2f       	mov	r18, r18
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	24 2b       	or	r18, r20
     c54:	35 2b       	or	r19, r21
     c56:	fc 01       	movw	r30, r24
     c58:	31 83       	std	Z+1, r19	; 0x01
     c5a:	20 83       	st	Z, r18
				voltage[group * 3 + (i*12) + 2] = (((uint16_t)receive[5]) << 8) | receive[4];
     c5c:	8a 81       	ldd	r24, Y+2	; 0x02
     c5e:	28 2f       	mov	r18, r24
     c60:	30 e0       	ldi	r19, 0x00	; 0
     c62:	c9 01       	movw	r24, r18
     c64:	88 0f       	add	r24, r24
     c66:	99 1f       	adc	r25, r25
     c68:	82 0f       	add	r24, r18
     c6a:	93 1f       	adc	r25, r19
     c6c:	88 0f       	add	r24, r24
     c6e:	99 1f       	adc	r25, r25
     c70:	ac 01       	movw	r20, r24
     c72:	89 81       	ldd	r24, Y+1	; 0x01
     c74:	28 2f       	mov	r18, r24
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	c9 01       	movw	r24, r18
     c7a:	88 0f       	add	r24, r24
     c7c:	99 1f       	adc	r25, r25
     c7e:	82 0f       	add	r24, r18
     c80:	93 1f       	adc	r25, r19
     c82:	88 0f       	add	r24, r24
     c84:	99 1f       	adc	r25, r25
     c86:	88 0f       	add	r24, r24
     c88:	99 1f       	adc	r25, r25
     c8a:	88 0f       	add	r24, r24
     c8c:	99 1f       	adc	r25, r25
     c8e:	84 0f       	add	r24, r20
     c90:	95 1f       	adc	r25, r21
     c92:	04 96       	adiw	r24, 0x04	; 4
     c94:	28 a1       	ldd	r18, Y+32	; 0x20
     c96:	39 a1       	ldd	r19, Y+33	; 0x21
     c98:	82 0f       	add	r24, r18
     c9a:	93 1f       	adc	r25, r19
     c9c:	2d 8d       	ldd	r18, Y+29	; 0x1d
     c9e:	22 2f       	mov	r18, r18
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	52 2f       	mov	r21, r18
     ca4:	44 27       	eor	r20, r20
     ca6:	2c 8d       	ldd	r18, Y+28	; 0x1c
     ca8:	22 2f       	mov	r18, r18
     caa:	30 e0       	ldi	r19, 0x00	; 0
     cac:	24 2b       	or	r18, r20
     cae:	35 2b       	or	r19, r21
     cb0:	fc 01       	movw	r30, r24
     cb2:	31 83       	std	Z+1, r19	; 0x01
     cb4:	20 83       	st	Z, r18
     cb6:	03 c0       	rjmp	.+6      	; 0xcbe <bmschip_getVoltages+0x2d0>
			}
			else
			{
				ret = 1;	//PEC falsch!
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	8b 83       	std	Y+3, r24	; 0x03
				break;
     cbc:	07 c0       	rjmp	.+14     	; 0xccc <bmschip_getVoltages+0x2de>
		}
		
		// Befehl und PEC schreiben
		SPI_Transmit_Block(cmd, 4); //Command schicken
		
		for (i=0; i<SLAVE_BOARDS; i++)
     cbe:	89 81       	ldd	r24, Y+1	; 0x01
     cc0:	8f 5f       	subi	r24, 0xFF	; 255
     cc2:	89 83       	std	Y+1, r24	; 0x01
     cc4:	89 81       	ldd	r24, Y+1	; 0x01
     cc6:	84 30       	cpi	r24, 0x04	; 4
     cc8:	08 f4       	brcc	.+2      	; 0xccc <bmschip_getVoltages+0x2de>
     cca:	4d cf       	rjmp	.-358    	; 0xb66 <bmschip_getVoltages+0x178>
			{
				ret = 1;	//PEC falsch!
				break;
			}
		}
		SPI_CS_LTC6804_HIGH;
     ccc:	88 e2       	ldi	r24, 0x28	; 40
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	28 e2       	ldi	r18, 0x28	; 40
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	f9 01       	movw	r30, r18
     cd6:	20 81       	ld	r18, Z
     cd8:	22 60       	ori	r18, 0x02	; 2
     cda:	fc 01       	movw	r30, r24
     cdc:	20 83       	st	Z, r18
		//
	//wait_milli = millisec_count;
	//while((wait_milli+3) > millisec_count);	//3000us
		
	//LTC Spannungen auslesen
	for(group = 0; group < 4; group++)		
     cde:	8a 81       	ldd	r24, Y+2	; 0x02
     ce0:	8f 5f       	subi	r24, 0xFF	; 255
     ce2:	8a 83       	std	Y+2, r24	; 0x02
     ce4:	8a 81       	ldd	r24, Y+2	; 0x02
     ce6:	84 30       	cpi	r24, 0x04	; 4
     ce8:	08 f4       	brcc	.+2      	; 0xcec <bmschip_getVoltages+0x2fe>
     cea:	01 cf       	rjmp	.-510    	; 0xaee <bmschip_getVoltages+0x100>
				break;
			}
		}
		SPI_CS_LTC6804_HIGH;
	}
	return ret;
     cec:	8b 81       	ldd	r24, Y+3	; 0x03
}
     cee:	a1 96       	adiw	r28, 0x21	; 33
     cf0:	0f b6       	in	r0, 0x3f	; 63
     cf2:	f8 94       	cli
     cf4:	de bf       	out	0x3e, r29	; 62
     cf6:	0f be       	out	0x3f, r0	; 63
     cf8:	cd bf       	out	0x3d, r28	; 61
     cfa:	df 91       	pop	r29
     cfc:	cf 91       	pop	r28
     cfe:	ff 90       	pop	r15
     d00:	ef 90       	pop	r14
     d02:	df 90       	pop	r13
     d04:	cf 90       	pop	r12
     d06:	08 95       	ret

00000d08 <Pec15>:

// *** PEC-Berechnung **********************************************************************
// Code aus dem Datenblatt von LTC6804 übernommen 
// Funktioniert schneller als Berechnung, da Lookup-Table verwendet wird
uint16_t Pec15 (uint8_t *data, uint8_t len)
{
     d08:	cf 93       	push	r28
     d0a:	df 93       	push	r29
     d0c:	cd b7       	in	r28, 0x3d	; 61
     d0e:	de b7       	in	r29, 0x3e	; 62
     d10:	28 97       	sbiw	r28, 0x08	; 8
     d12:	0f b6       	in	r0, 0x3f	; 63
     d14:	f8 94       	cli
     d16:	de bf       	out	0x3e, r29	; 62
     d18:	0f be       	out	0x3f, r0	; 63
     d1a:	cd bf       	out	0x3d, r28	; 61
     d1c:	9f 83       	std	Y+7, r25	; 0x07
     d1e:	8e 83       	std	Y+6, r24	; 0x06
     d20:	68 87       	std	Y+8, r22	; 0x08
	uint16_t remainder = 16;	// PEC seed
     d22:	80 e1       	ldi	r24, 0x10	; 16
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	9a 83       	std	Y+2, r25	; 0x02
     d28:	89 83       	std	Y+1, r24	; 0x01
	uint16_t adr;
	uint8_t i;
	
	
	for (i = 0; i < len; i++)
     d2a:	1b 82       	std	Y+3, r1	; 0x03
     d2c:	2c c0       	rjmp	.+88     	; 0xd86 <Pec15+0x7e>
	{
		//Calculate PEC table address
		adr = ((remainder >> 7) ^ data[i]) & 0xFF;
     d2e:	89 81       	ldd	r24, Y+1	; 0x01
     d30:	9a 81       	ldd	r25, Y+2	; 0x02
     d32:	9c 01       	movw	r18, r24
     d34:	22 0f       	add	r18, r18
     d36:	23 2f       	mov	r18, r19
     d38:	22 1f       	adc	r18, r18
     d3a:	33 0b       	sbc	r19, r19
     d3c:	31 95       	neg	r19
     d3e:	8b 81       	ldd	r24, Y+3	; 0x03
     d40:	88 2f       	mov	r24, r24
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	4e 81       	ldd	r20, Y+6	; 0x06
     d46:	5f 81       	ldd	r21, Y+7	; 0x07
     d48:	84 0f       	add	r24, r20
     d4a:	95 1f       	adc	r25, r21
     d4c:	fc 01       	movw	r30, r24
     d4e:	80 81       	ld	r24, Z
     d50:	88 2f       	mov	r24, r24
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	82 27       	eor	r24, r18
     d56:	93 27       	eor	r25, r19
     d58:	99 27       	eor	r25, r25
     d5a:	9d 83       	std	Y+5, r25	; 0x05
     d5c:	8c 83       	std	Y+4, r24	; 0x04
		remainder = (remainder << 8 ) ^ crc15Table[adr];
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
     d60:	9a 81       	ldd	r25, Y+2	; 0x02
     d62:	38 2f       	mov	r19, r24
     d64:	22 27       	eor	r18, r18
     d66:	8c 81       	ldd	r24, Y+4	; 0x04
     d68:	9d 81       	ldd	r25, Y+5	; 0x05
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	87 5a       	subi	r24, 0xA7	; 167
     d70:	9e 4f       	sbci	r25, 0xFE	; 254
     d72:	fc 01       	movw	r30, r24
     d74:	80 81       	ld	r24, Z
     d76:	91 81       	ldd	r25, Z+1	; 0x01
     d78:	82 27       	eor	r24, r18
     d7a:	93 27       	eor	r25, r19
     d7c:	9a 83       	std	Y+2, r25	; 0x02
     d7e:	89 83       	std	Y+1, r24	; 0x01
	uint16_t remainder = 16;	// PEC seed
	uint16_t adr;
	uint8_t i;
	
	
	for (i = 0; i < len; i++)
     d80:	8b 81       	ldd	r24, Y+3	; 0x03
     d82:	8f 5f       	subi	r24, 0xFF	; 255
     d84:	8b 83       	std	Y+3, r24	; 0x03
     d86:	9b 81       	ldd	r25, Y+3	; 0x03
     d88:	88 85       	ldd	r24, Y+8	; 0x08
     d8a:	98 17       	cp	r25, r24
     d8c:	80 f2       	brcs	.-96     	; 0xd2e <Pec15+0x26>
		//Calculate PEC table address
		adr = ((remainder >> 7) ^ data[i]) & 0xFF;
		remainder = (remainder << 8 ) ^ crc15Table[adr];
	}
	//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
	return (remainder*2);
     d8e:	89 81       	ldd	r24, Y+1	; 0x01
     d90:	9a 81       	ldd	r25, Y+2	; 0x02
     d92:	88 0f       	add	r24, r24
     d94:	99 1f       	adc	r25, r25
}
     d96:	28 96       	adiw	r28, 0x08	; 8
     d98:	0f b6       	in	r0, 0x3f	; 63
     d9a:	f8 94       	cli
     d9c:	de bf       	out	0x3e, r29	; 62
     d9e:	0f be       	out	0x3f, r0	; 63
     da0:	cd bf       	out	0x3d, r28	; 61
     da2:	df 91       	pop	r29
     da4:	cf 91       	pop	r28
     da6:	08 95       	ret

00000da8 <bmschip_evaluate>:
// *****************************************************************************************

// *** Auswertung der Zellspannungen *******************************************************
void bmschip_evaluate(uint16_t * pvolatages, uint16_t * pmaxVolt, uint16_t * pminVolt, uint16_t * pavgVolt, uint8_t * numofcells)
{
     da8:	0f 93       	push	r16
     daa:	1f 93       	push	r17
     dac:	cf 93       	push	r28
     dae:	df 93       	push	r29
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
     db4:	69 97       	sbiw	r28, 0x19	; 25
     db6:	0f b6       	in	r0, 0x3f	; 63
     db8:	f8 94       	cli
     dba:	de bf       	out	0x3e, r29	; 62
     dbc:	0f be       	out	0x3f, r0	; 63
     dbe:	cd bf       	out	0x3d, r28	; 61
     dc0:	99 8b       	std	Y+17, r25	; 0x11
     dc2:	88 8b       	std	Y+16, r24	; 0x10
     dc4:	7b 8b       	std	Y+19, r23	; 0x13
     dc6:	6a 8b       	std	Y+18, r22	; 0x12
     dc8:	5d 8b       	std	Y+21, r21	; 0x15
     dca:	4c 8b       	std	Y+20, r20	; 0x14
     dcc:	3f 8b       	std	Y+23, r19	; 0x17
     dce:	2e 8b       	std	Y+22, r18	; 0x16
     dd0:	19 8f       	std	Y+25, r17	; 0x19
     dd2:	08 8f       	std	Y+24, r16	; 0x18
	uint16_t minVolt = 50000, maxVolt = 0;
     dd4:	80 e5       	ldi	r24, 0x50	; 80
     dd6:	93 ec       	ldi	r25, 0xC3	; 195
     dd8:	9a 83       	std	Y+2, r25	; 0x02
     dda:	89 83       	std	Y+1, r24	; 0x01
     ddc:	1c 82       	std	Y+4, r1	; 0x04
     dde:	1b 82       	std	Y+3, r1	; 0x03
	uint32_t avgVolt = 0;
     de0:	1d 82       	std	Y+5, r1	; 0x05
     de2:	1e 82       	std	Y+6, r1	; 0x06
     de4:	1f 82       	std	Y+7, r1	; 0x07
     de6:	18 86       	std	Y+8, r1	; 0x08
	uint8_t i, i1, actNr = 0, Cells[SLAVE_BOARDS];
     de8:	1b 86       	std	Y+11, r1	; 0x0b
	
	
	//Bestimmung der Zellenanzahl pro Board
	Zellen_pro_Board(Cells);
     dea:	ce 01       	movw	r24, r28
     dec:	0c 96       	adiw	r24, 0x0c	; 12
     dee:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <Zellen_pro_Board>
		
	//Bestimmung Min, Max, Avg
	for(i=0; i<SLAVE_BOARDS;i++)
     df2:	19 86       	std	Y+9, r1	; 0x09
     df4:	06 c1       	rjmp	.+524    	; 0x1002 <bmschip_evaluate+0x25a>
	{
		for(i1=0; i1<12; i1++)
     df6:	1a 86       	std	Y+10, r1	; 0x0a
     df8:	f0 c0       	rjmp	.+480    	; 0xfda <bmschip_evaluate+0x232>
		{
			//Average Voltage bestimmen
			if(cells_per_board[i] & (1<<i1))
     dfa:	89 85       	ldd	r24, Y+9	; 0x09
     dfc:	88 2f       	mov	r24, r24
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	88 0f       	add	r24, r24
     e02:	99 1f       	adc	r25, r25
     e04:	87 5c       	subi	r24, 0xC7	; 199
     e06:	9e 4f       	sbci	r25, 0xFE	; 254
     e08:	fc 01       	movw	r30, r24
     e0a:	80 81       	ld	r24, Z
     e0c:	91 81       	ldd	r25, Z+1	; 0x01
     e0e:	2a 85       	ldd	r18, Y+10	; 0x0a
     e10:	42 2f       	mov	r20, r18
     e12:	50 e0       	ldi	r21, 0x00	; 0
     e14:	21 e0       	ldi	r18, 0x01	; 1
     e16:	30 e0       	ldi	r19, 0x00	; 0
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <bmschip_evaluate+0x76>
     e1a:	22 0f       	add	r18, r18
     e1c:	33 1f       	adc	r19, r19
     e1e:	4a 95       	dec	r20
     e20:	e2 f7       	brpl	.-8      	; 0xe1a <bmschip_evaluate+0x72>
     e22:	82 23       	and	r24, r18
     e24:	93 23       	and	r25, r19
     e26:	89 2b       	or	r24, r25
     e28:	51 f1       	breq	.+84     	; 0xe7e <bmschip_evaluate+0xd6>
			{
				avgVolt += pvolatages[(i*12)+i1];
     e2a:	89 85       	ldd	r24, Y+9	; 0x09
     e2c:	28 2f       	mov	r18, r24
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	c9 01       	movw	r24, r18
     e32:	88 0f       	add	r24, r24
     e34:	99 1f       	adc	r25, r25
     e36:	82 0f       	add	r24, r18
     e38:	93 1f       	adc	r25, r19
     e3a:	88 0f       	add	r24, r24
     e3c:	99 1f       	adc	r25, r25
     e3e:	88 0f       	add	r24, r24
     e40:	99 1f       	adc	r25, r25
     e42:	9c 01       	movw	r18, r24
     e44:	8a 85       	ldd	r24, Y+10	; 0x0a
     e46:	88 2f       	mov	r24, r24
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	82 0f       	add	r24, r18
     e4c:	93 1f       	adc	r25, r19
     e4e:	88 0f       	add	r24, r24
     e50:	99 1f       	adc	r25, r25
     e52:	28 89       	ldd	r18, Y+16	; 0x10
     e54:	39 89       	ldd	r19, Y+17	; 0x11
     e56:	82 0f       	add	r24, r18
     e58:	93 1f       	adc	r25, r19
     e5a:	fc 01       	movw	r30, r24
     e5c:	80 81       	ld	r24, Z
     e5e:	91 81       	ldd	r25, Z+1	; 0x01
     e60:	cc 01       	movw	r24, r24
     e62:	a0 e0       	ldi	r26, 0x00	; 0
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	2d 81       	ldd	r18, Y+5	; 0x05
     e68:	3e 81       	ldd	r19, Y+6	; 0x06
     e6a:	4f 81       	ldd	r20, Y+7	; 0x07
     e6c:	58 85       	ldd	r21, Y+8	; 0x08
     e6e:	82 0f       	add	r24, r18
     e70:	93 1f       	adc	r25, r19
     e72:	a4 1f       	adc	r26, r20
     e74:	b5 1f       	adc	r27, r21
     e76:	8d 83       	std	Y+5, r24	; 0x05
     e78:	9e 83       	std	Y+6, r25	; 0x06
     e7a:	af 83       	std	Y+7, r26	; 0x07
     e7c:	b8 87       	std	Y+8, r27	; 0x08
			}
			
			//Min Voltage bestimmen
			if((pvolatages[(i*12)+i1] < minVolt) && (cells_per_board[i] & (1<<i1)))		//Minimalspannung
     e7e:	89 85       	ldd	r24, Y+9	; 0x09
     e80:	28 2f       	mov	r18, r24
     e82:	30 e0       	ldi	r19, 0x00	; 0
     e84:	c9 01       	movw	r24, r18
     e86:	88 0f       	add	r24, r24
     e88:	99 1f       	adc	r25, r25
     e8a:	82 0f       	add	r24, r18
     e8c:	93 1f       	adc	r25, r19
     e8e:	88 0f       	add	r24, r24
     e90:	99 1f       	adc	r25, r25
     e92:	88 0f       	add	r24, r24
     e94:	99 1f       	adc	r25, r25
     e96:	9c 01       	movw	r18, r24
     e98:	8a 85       	ldd	r24, Y+10	; 0x0a
     e9a:	88 2f       	mov	r24, r24
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	82 0f       	add	r24, r18
     ea0:	93 1f       	adc	r25, r19
     ea2:	88 0f       	add	r24, r24
     ea4:	99 1f       	adc	r25, r25
     ea6:	28 89       	ldd	r18, Y+16	; 0x10
     ea8:	39 89       	ldd	r19, Y+17	; 0x11
     eaa:	82 0f       	add	r24, r18
     eac:	93 1f       	adc	r25, r19
     eae:	fc 01       	movw	r30, r24
     eb0:	20 81       	ld	r18, Z
     eb2:	31 81       	ldd	r19, Z+1	; 0x01
     eb4:	89 81       	ldd	r24, Y+1	; 0x01
     eb6:	9a 81       	ldd	r25, Y+2	; 0x02
     eb8:	28 17       	cp	r18, r24
     eba:	39 07       	cpc	r19, r25
     ebc:	b0 f5       	brcc	.+108    	; 0xf2a <bmschip_evaluate+0x182>
     ebe:	89 85       	ldd	r24, Y+9	; 0x09
     ec0:	88 2f       	mov	r24, r24
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	87 5c       	subi	r24, 0xC7	; 199
     eca:	9e 4f       	sbci	r25, 0xFE	; 254
     ecc:	fc 01       	movw	r30, r24
     ece:	80 81       	ld	r24, Z
     ed0:	91 81       	ldd	r25, Z+1	; 0x01
     ed2:	2a 85       	ldd	r18, Y+10	; 0x0a
     ed4:	42 2f       	mov	r20, r18
     ed6:	50 e0       	ldi	r21, 0x00	; 0
     ed8:	21 e0       	ldi	r18, 0x01	; 1
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	02 c0       	rjmp	.+4      	; 0xee2 <bmschip_evaluate+0x13a>
     ede:	22 0f       	add	r18, r18
     ee0:	33 1f       	adc	r19, r19
     ee2:	4a 95       	dec	r20
     ee4:	e2 f7       	brpl	.-8      	; 0xede <bmschip_evaluate+0x136>
     ee6:	82 23       	and	r24, r18
     ee8:	93 23       	and	r25, r19
     eea:	89 2b       	or	r24, r25
     eec:	f1 f0       	breq	.+60     	; 0xf2a <bmschip_evaluate+0x182>
			{
				minVolt = pvolatages[(i*12)+i1];
     eee:	89 85       	ldd	r24, Y+9	; 0x09
     ef0:	28 2f       	mov	r18, r24
     ef2:	30 e0       	ldi	r19, 0x00	; 0
     ef4:	c9 01       	movw	r24, r18
     ef6:	88 0f       	add	r24, r24
     ef8:	99 1f       	adc	r25, r25
     efa:	82 0f       	add	r24, r18
     efc:	93 1f       	adc	r25, r19
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	88 0f       	add	r24, r24
     f04:	99 1f       	adc	r25, r25
     f06:	9c 01       	movw	r18, r24
     f08:	8a 85       	ldd	r24, Y+10	; 0x0a
     f0a:	88 2f       	mov	r24, r24
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	82 0f       	add	r24, r18
     f10:	93 1f       	adc	r25, r19
     f12:	88 0f       	add	r24, r24
     f14:	99 1f       	adc	r25, r25
     f16:	28 89       	ldd	r18, Y+16	; 0x10
     f18:	39 89       	ldd	r19, Y+17	; 0x11
     f1a:	82 0f       	add	r24, r18
     f1c:	93 1f       	adc	r25, r19
     f1e:	fc 01       	movw	r30, r24
     f20:	80 81       	ld	r24, Z
     f22:	91 81       	ldd	r25, Z+1	; 0x01
     f24:	9a 83       	std	Y+2, r25	; 0x02
     f26:	89 83       	std	Y+1, r24	; 0x01
     f28:	55 c0       	rjmp	.+170    	; 0xfd4 <bmschip_evaluate+0x22c>
			}
			
			//Max Voltage bestimmen
			else if((pvolatages[(i*12)+i1] > maxVolt) && (cells_per_board[i] & (1<<i1)))	//Maximalspannung
     f2a:	89 85       	ldd	r24, Y+9	; 0x09
     f2c:	28 2f       	mov	r18, r24
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	c9 01       	movw	r24, r18
     f32:	88 0f       	add	r24, r24
     f34:	99 1f       	adc	r25, r25
     f36:	82 0f       	add	r24, r18
     f38:	93 1f       	adc	r25, r19
     f3a:	88 0f       	add	r24, r24
     f3c:	99 1f       	adc	r25, r25
     f3e:	88 0f       	add	r24, r24
     f40:	99 1f       	adc	r25, r25
     f42:	9c 01       	movw	r18, r24
     f44:	8a 85       	ldd	r24, Y+10	; 0x0a
     f46:	88 2f       	mov	r24, r24
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	82 0f       	add	r24, r18
     f4c:	93 1f       	adc	r25, r19
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	28 89       	ldd	r18, Y+16	; 0x10
     f54:	39 89       	ldd	r19, Y+17	; 0x11
     f56:	82 0f       	add	r24, r18
     f58:	93 1f       	adc	r25, r19
     f5a:	fc 01       	movw	r30, r24
     f5c:	20 81       	ld	r18, Z
     f5e:	31 81       	ldd	r19, Z+1	; 0x01
     f60:	8b 81       	ldd	r24, Y+3	; 0x03
     f62:	9c 81       	ldd	r25, Y+4	; 0x04
     f64:	82 17       	cp	r24, r18
     f66:	93 07       	cpc	r25, r19
     f68:	a8 f5       	brcc	.+106    	; 0xfd4 <bmschip_evaluate+0x22c>
     f6a:	89 85       	ldd	r24, Y+9	; 0x09
     f6c:	88 2f       	mov	r24, r24
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	88 0f       	add	r24, r24
     f72:	99 1f       	adc	r25, r25
     f74:	87 5c       	subi	r24, 0xC7	; 199
     f76:	9e 4f       	sbci	r25, 0xFE	; 254
     f78:	fc 01       	movw	r30, r24
     f7a:	80 81       	ld	r24, Z
     f7c:	91 81       	ldd	r25, Z+1	; 0x01
     f7e:	2a 85       	ldd	r18, Y+10	; 0x0a
     f80:	42 2f       	mov	r20, r18
     f82:	50 e0       	ldi	r21, 0x00	; 0
     f84:	21 e0       	ldi	r18, 0x01	; 1
     f86:	30 e0       	ldi	r19, 0x00	; 0
     f88:	02 c0       	rjmp	.+4      	; 0xf8e <bmschip_evaluate+0x1e6>
     f8a:	22 0f       	add	r18, r18
     f8c:	33 1f       	adc	r19, r19
     f8e:	4a 95       	dec	r20
     f90:	e2 f7       	brpl	.-8      	; 0xf8a <bmschip_evaluate+0x1e2>
     f92:	82 23       	and	r24, r18
     f94:	93 23       	and	r25, r19
     f96:	89 2b       	or	r24, r25
     f98:	e9 f0       	breq	.+58     	; 0xfd4 <bmschip_evaluate+0x22c>
			{
				maxVolt = pvolatages[(i*12)+i1];
     f9a:	89 85       	ldd	r24, Y+9	; 0x09
     f9c:	28 2f       	mov	r18, r24
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	c9 01       	movw	r24, r18
     fa2:	88 0f       	add	r24, r24
     fa4:	99 1f       	adc	r25, r25
     fa6:	82 0f       	add	r24, r18
     fa8:	93 1f       	adc	r25, r19
     faa:	88 0f       	add	r24, r24
     fac:	99 1f       	adc	r25, r25
     fae:	88 0f       	add	r24, r24
     fb0:	99 1f       	adc	r25, r25
     fb2:	9c 01       	movw	r18, r24
     fb4:	8a 85       	ldd	r24, Y+10	; 0x0a
     fb6:	88 2f       	mov	r24, r24
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	82 0f       	add	r24, r18
     fbc:	93 1f       	adc	r25, r19
     fbe:	88 0f       	add	r24, r24
     fc0:	99 1f       	adc	r25, r25
     fc2:	28 89       	ldd	r18, Y+16	; 0x10
     fc4:	39 89       	ldd	r19, Y+17	; 0x11
     fc6:	82 0f       	add	r24, r18
     fc8:	93 1f       	adc	r25, r19
     fca:	fc 01       	movw	r30, r24
     fcc:	80 81       	ld	r24, Z
     fce:	91 81       	ldd	r25, Z+1	; 0x01
     fd0:	9c 83       	std	Y+4, r25	; 0x04
     fd2:	8b 83       	std	Y+3, r24	; 0x03
	Zellen_pro_Board(Cells);
		
	//Bestimmung Min, Max, Avg
	for(i=0; i<SLAVE_BOARDS;i++)
	{
		for(i1=0; i1<12; i1++)
     fd4:	8a 85       	ldd	r24, Y+10	; 0x0a
     fd6:	8f 5f       	subi	r24, 0xFF	; 255
     fd8:	8a 87       	std	Y+10, r24	; 0x0a
     fda:	8a 85       	ldd	r24, Y+10	; 0x0a
     fdc:	8c 30       	cpi	r24, 0x0C	; 12
     fde:	08 f4       	brcc	.+2      	; 0xfe2 <bmschip_evaluate+0x23a>
     fe0:	0c cf       	rjmp	.-488    	; 0xdfa <bmschip_evaluate+0x52>
			else if((pvolatages[(i*12)+i1] > maxVolt) && (cells_per_board[i] & (1<<i1)))	//Maximalspannung
			{
				maxVolt = pvolatages[(i*12)+i1];
			}
		}
		actNr += Cells[i];	//Merken, wie viele Zellen man hat
     fe2:	89 85       	ldd	r24, Y+9	; 0x09
     fe4:	88 2f       	mov	r24, r24
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	9e 01       	movw	r18, r28
     fea:	24 5f       	subi	r18, 0xF4	; 244
     fec:	3f 4f       	sbci	r19, 0xFF	; 255
     fee:	82 0f       	add	r24, r18
     ff0:	93 1f       	adc	r25, r19
     ff2:	fc 01       	movw	r30, r24
     ff4:	80 81       	ld	r24, Z
     ff6:	9b 85       	ldd	r25, Y+11	; 0x0b
     ff8:	89 0f       	add	r24, r25
     ffa:	8b 87       	std	Y+11, r24	; 0x0b
	
	//Bestimmung der Zellenanzahl pro Board
	Zellen_pro_Board(Cells);
		
	//Bestimmung Min, Max, Avg
	for(i=0; i<SLAVE_BOARDS;i++)
     ffc:	89 85       	ldd	r24, Y+9	; 0x09
     ffe:	8f 5f       	subi	r24, 0xFF	; 255
    1000:	89 87       	std	Y+9, r24	; 0x09
    1002:	89 85       	ldd	r24, Y+9	; 0x09
    1004:	84 30       	cpi	r24, 0x04	; 4
    1006:	08 f4       	brcc	.+2      	; 0x100a <bmschip_evaluate+0x262>
    1008:	f6 ce       	rjmp	.-532    	; 0xdf6 <bmschip_evaluate+0x4e>
				maxVolt = pvolatages[(i*12)+i1];
			}
		}
		actNr += Cells[i];	//Merken, wie viele Zellen man hat
	}
	avgVolt /= actNr;	//Mittelwertbildung
    100a:	8b 85       	ldd	r24, Y+11	; 0x0b
    100c:	28 2f       	mov	r18, r24
    100e:	30 e0       	ldi	r19, 0x00	; 0
    1010:	40 e0       	ldi	r20, 0x00	; 0
    1012:	50 e0       	ldi	r21, 0x00	; 0
    1014:	8d 81       	ldd	r24, Y+5	; 0x05
    1016:	9e 81       	ldd	r25, Y+6	; 0x06
    1018:	af 81       	ldd	r26, Y+7	; 0x07
    101a:	b8 85       	ldd	r27, Y+8	; 0x08
    101c:	bc 01       	movw	r22, r24
    101e:	cd 01       	movw	r24, r26
    1020:	0e 94 e1 1d 	call	0x3bc2	; 0x3bc2 <__udivmodsi4>
    1024:	da 01       	movw	r26, r20
    1026:	c9 01       	movw	r24, r18
    1028:	8d 83       	std	Y+5, r24	; 0x05
    102a:	9e 83       	std	Y+6, r25	; 0x06
    102c:	af 83       	std	Y+7, r26	; 0x07
    102e:	b8 87       	std	Y+8, r27	; 0x08
	
	//Rückgabe Min, Max, Avg
	*pmaxVolt = maxVolt;
    1030:	8a 89       	ldd	r24, Y+18	; 0x12
    1032:	9b 89       	ldd	r25, Y+19	; 0x13
    1034:	2b 81       	ldd	r18, Y+3	; 0x03
    1036:	3c 81       	ldd	r19, Y+4	; 0x04
    1038:	fc 01       	movw	r30, r24
    103a:	31 83       	std	Z+1, r19	; 0x01
    103c:	20 83       	st	Z, r18
	*pminVolt = minVolt;
    103e:	8c 89       	ldd	r24, Y+20	; 0x14
    1040:	9d 89       	ldd	r25, Y+21	; 0x15
    1042:	29 81       	ldd	r18, Y+1	; 0x01
    1044:	3a 81       	ldd	r19, Y+2	; 0x02
    1046:	fc 01       	movw	r30, r24
    1048:	31 83       	std	Z+1, r19	; 0x01
    104a:	20 83       	st	Z, r18
	*pavgVolt = (uint16_t)avgVolt;
    104c:	2d 81       	ldd	r18, Y+5	; 0x05
    104e:	3e 81       	ldd	r19, Y+6	; 0x06
    1050:	8e 89       	ldd	r24, Y+22	; 0x16
    1052:	9f 89       	ldd	r25, Y+23	; 0x17
    1054:	fc 01       	movw	r30, r24
    1056:	31 83       	std	Z+1, r19	; 0x01
    1058:	20 83       	st	Z, r18
	*numofcells = actNr;
    105a:	88 8d       	ldd	r24, Y+24	; 0x18
    105c:	99 8d       	ldd	r25, Y+25	; 0x19
    105e:	2b 85       	ldd	r18, Y+11	; 0x0b
    1060:	fc 01       	movw	r30, r24
    1062:	20 83       	st	Z, r18
}
    1064:	00 00       	nop
    1066:	69 96       	adiw	r28, 0x19	; 25
    1068:	0f b6       	in	r0, 0x3f	; 63
    106a:	f8 94       	cli
    106c:	de bf       	out	0x3e, r29	; 62
    106e:	0f be       	out	0x3f, r0	; 63
    1070:	cd bf       	out	0x3d, r28	; 61
    1072:	df 91       	pop	r29
    1074:	cf 91       	pop	r28
    1076:	1f 91       	pop	r17
    1078:	0f 91       	pop	r16
    107a:	08 95       	ret

0000107c <bmschip_checkBalancing>:
// minVolt:	Kleinste Spannung im System
// voltDiff: Different, ab welcher gebalanced werden darf
// undervoltage: Unterspannungsgrenze

void bmschip_checkBalancing(uint16_t *pvoltages, uint16_t minVolt, uint16_t undervoltage, uint16_t *pcells)
{
    107c:	cf 93       	push	r28
    107e:	df 93       	push	r29
    1080:	cd b7       	in	r28, 0x3d	; 61
    1082:	de b7       	in	r29, 0x3e	; 62
    1084:	60 97       	sbiw	r28, 0x10	; 16
    1086:	0f b6       	in	r0, 0x3f	; 63
    1088:	f8 94       	cli
    108a:	de bf       	out	0x3e, r29	; 62
    108c:	0f be       	out	0x3f, r0	; 63
    108e:	cd bf       	out	0x3d, r28	; 61
    1090:	9a 87       	std	Y+10, r25	; 0x0a
    1092:	89 87       	std	Y+9, r24	; 0x09
    1094:	7c 87       	std	Y+12, r23	; 0x0c
    1096:	6b 87       	std	Y+11, r22	; 0x0b
    1098:	5e 87       	std	Y+14, r21	; 0x0e
    109a:	4d 87       	std	Y+13, r20	; 0x0d
    109c:	38 8b       	std	Y+16, r19	; 0x10
    109e:	2f 87       	std	Y+15, r18	; 0x0f
	uint16_t cells;
	uint8_t i, k, Cells[SLAVE_BOARDS];
	
	
	//Bestimmung der Zellenanzahl pro Board
	Zellen_pro_Board(Cells);
    10a0:	ce 01       	movw	r24, r28
    10a2:	05 96       	adiw	r24, 0x05	; 5
    10a4:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <Zellen_pro_Board>

	for(k=0; k<SLAVE_BOARDS; k++)
    10a8:	1c 82       	std	Y+4, r1	; 0x04
    10aa:	a9 c0       	rjmp	.+338    	; 0x11fe <__stack+0xff>
	{
		cells = 0x0000;
    10ac:	1a 82       	std	Y+2, r1	; 0x02
    10ae:	19 82       	std	Y+1, r1	; 0x01
		for(i=0; i<12; i++)
    10b0:	1b 82       	std	Y+3, r1	; 0x03
    10b2:	90 c0       	rjmp	.+288    	; 0x11d4 <__stack+0xd5>
		{
			if((pvoltages[(k*12)+i] >= (minVolt + BAL_DIFFERENCE)) && (pvoltages[(k*12)+i] > (undervoltage + BAL_DIFFERENCE)) && (pvoltages[(k*12)+i] > BALANCING_LIMIT))
    10b4:	8c 81       	ldd	r24, Y+4	; 0x04
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	c9 01       	movw	r24, r18
    10bc:	88 0f       	add	r24, r24
    10be:	99 1f       	adc	r25, r25
    10c0:	82 0f       	add	r24, r18
    10c2:	93 1f       	adc	r25, r19
    10c4:	88 0f       	add	r24, r24
    10c6:	99 1f       	adc	r25, r25
    10c8:	88 0f       	add	r24, r24
    10ca:	99 1f       	adc	r25, r25
    10cc:	9c 01       	movw	r18, r24
    10ce:	8b 81       	ldd	r24, Y+3	; 0x03
    10d0:	88 2f       	mov	r24, r24
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	82 0f       	add	r24, r18
    10d6:	93 1f       	adc	r25, r19
    10d8:	88 0f       	add	r24, r24
    10da:	99 1f       	adc	r25, r25
    10dc:	29 85       	ldd	r18, Y+9	; 0x09
    10de:	3a 85       	ldd	r19, Y+10	; 0x0a
    10e0:	82 0f       	add	r24, r18
    10e2:	93 1f       	adc	r25, r19
    10e4:	fc 01       	movw	r30, r24
    10e6:	20 81       	ld	r18, Z
    10e8:	31 81       	ldd	r19, Z+1	; 0x01
    10ea:	8b 85       	ldd	r24, Y+11	; 0x0b
    10ec:	9c 85       	ldd	r25, Y+12	; 0x0c
    10ee:	8c 59       	subi	r24, 0x9C	; 156
    10f0:	9f 4f       	sbci	r25, 0xFF	; 255
    10f2:	28 17       	cp	r18, r24
    10f4:	39 07       	cpc	r19, r25
    10f6:	08 f4       	brcc	.+2      	; 0x10fa <bmschip_checkBalancing+0x7e>
    10f8:	6a c0       	rjmp	.+212    	; 0x11ce <__stack+0xcf>
    10fa:	8c 81       	ldd	r24, Y+4	; 0x04
    10fc:	28 2f       	mov	r18, r24
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	c9 01       	movw	r24, r18
    1102:	88 0f       	add	r24, r24
    1104:	99 1f       	adc	r25, r25
    1106:	82 0f       	add	r24, r18
    1108:	93 1f       	adc	r25, r19
    110a:	88 0f       	add	r24, r24
    110c:	99 1f       	adc	r25, r25
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    1112:	9c 01       	movw	r18, r24
    1114:	8b 81       	ldd	r24, Y+3	; 0x03
    1116:	88 2f       	mov	r24, r24
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	82 0f       	add	r24, r18
    111c:	93 1f       	adc	r25, r19
    111e:	88 0f       	add	r24, r24
    1120:	99 1f       	adc	r25, r25
    1122:	29 85       	ldd	r18, Y+9	; 0x09
    1124:	3a 85       	ldd	r19, Y+10	; 0x0a
    1126:	82 0f       	add	r24, r18
    1128:	93 1f       	adc	r25, r19
    112a:	fc 01       	movw	r30, r24
    112c:	20 81       	ld	r18, Z
    112e:	31 81       	ldd	r19, Z+1	; 0x01
    1130:	8d 85       	ldd	r24, Y+13	; 0x0d
    1132:	9e 85       	ldd	r25, Y+14	; 0x0e
    1134:	8c 59       	subi	r24, 0x9C	; 156
    1136:	9f 4f       	sbci	r25, 0xFF	; 255
    1138:	82 17       	cp	r24, r18
    113a:	93 07       	cpc	r25, r19
    113c:	08 f0       	brcs	.+2      	; 0x1140 <__stack+0x41>
    113e:	47 c0       	rjmp	.+142    	; 0x11ce <__stack+0xcf>
    1140:	8c 81       	ldd	r24, Y+4	; 0x04
    1142:	28 2f       	mov	r18, r24
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	c9 01       	movw	r24, r18
    1148:	88 0f       	add	r24, r24
    114a:	99 1f       	adc	r25, r25
    114c:	82 0f       	add	r24, r18
    114e:	93 1f       	adc	r25, r19
    1150:	88 0f       	add	r24, r24
    1152:	99 1f       	adc	r25, r25
    1154:	88 0f       	add	r24, r24
    1156:	99 1f       	adc	r25, r25
    1158:	9c 01       	movw	r18, r24
    115a:	8b 81       	ldd	r24, Y+3	; 0x03
    115c:	88 2f       	mov	r24, r24
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	82 0f       	add	r24, r18
    1162:	93 1f       	adc	r25, r19
    1164:	88 0f       	add	r24, r24
    1166:	99 1f       	adc	r25, r25
    1168:	29 85       	ldd	r18, Y+9	; 0x09
    116a:	3a 85       	ldd	r19, Y+10	; 0x0a
    116c:	82 0f       	add	r24, r18
    116e:	93 1f       	adc	r25, r19
    1170:	fc 01       	movw	r30, r24
    1172:	80 81       	ld	r24, Z
    1174:	91 81       	ldd	r25, Z+1	; 0x01
    1176:	81 33       	cpi	r24, 0x31	; 49
    1178:	95 47       	sbci	r25, 0x75	; 117
    117a:	48 f1       	brcs	.+82     	; 0x11ce <__stack+0xcf>
			{
				if(cells_per_board[k] & (1<<i))
    117c:	8c 81       	ldd	r24, Y+4	; 0x04
    117e:	88 2f       	mov	r24, r24
    1180:	90 e0       	ldi	r25, 0x00	; 0
    1182:	88 0f       	add	r24, r24
    1184:	99 1f       	adc	r25, r25
    1186:	87 5c       	subi	r24, 0xC7	; 199
    1188:	9e 4f       	sbci	r25, 0xFE	; 254
    118a:	fc 01       	movw	r30, r24
    118c:	80 81       	ld	r24, Z
    118e:	91 81       	ldd	r25, Z+1	; 0x01
    1190:	2b 81       	ldd	r18, Y+3	; 0x03
    1192:	42 2f       	mov	r20, r18
    1194:	50 e0       	ldi	r21, 0x00	; 0
    1196:	21 e0       	ldi	r18, 0x01	; 1
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	02 c0       	rjmp	.+4      	; 0x11a0 <__stack+0xa1>
    119c:	22 0f       	add	r18, r18
    119e:	33 1f       	adc	r19, r19
    11a0:	4a 95       	dec	r20
    11a2:	e2 f7       	brpl	.-8      	; 0x119c <__stack+0x9d>
    11a4:	82 23       	and	r24, r18
    11a6:	93 23       	and	r25, r19
    11a8:	89 2b       	or	r24, r25
    11aa:	89 f0       	breq	.+34     	; 0x11ce <__stack+0xcf>
				{
					cells |= (1 << i); 					
    11ac:	8b 81       	ldd	r24, Y+3	; 0x03
    11ae:	28 2f       	mov	r18, r24
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	02 c0       	rjmp	.+4      	; 0x11bc <__stack+0xbd>
    11b8:	88 0f       	add	r24, r24
    11ba:	99 1f       	adc	r25, r25
    11bc:	2a 95       	dec	r18
    11be:	e2 f7       	brpl	.-8      	; 0x11b8 <__stack+0xb9>
    11c0:	9c 01       	movw	r18, r24
    11c2:	89 81       	ldd	r24, Y+1	; 0x01
    11c4:	9a 81       	ldd	r25, Y+2	; 0x02
    11c6:	82 2b       	or	r24, r18
    11c8:	93 2b       	or	r25, r19
    11ca:	9a 83       	std	Y+2, r25	; 0x02
    11cc:	89 83       	std	Y+1, r24	; 0x01
	Zellen_pro_Board(Cells);

	for(k=0; k<SLAVE_BOARDS; k++)
	{
		cells = 0x0000;
		for(i=0; i<12; i++)
    11ce:	8b 81       	ldd	r24, Y+3	; 0x03
    11d0:	8f 5f       	subi	r24, 0xFF	; 255
    11d2:	8b 83       	std	Y+3, r24	; 0x03
    11d4:	8b 81       	ldd	r24, Y+3	; 0x03
    11d6:	8c 30       	cpi	r24, 0x0C	; 12
    11d8:	08 f4       	brcc	.+2      	; 0x11dc <__stack+0xdd>
    11da:	6c cf       	rjmp	.-296    	; 0x10b4 <bmschip_checkBalancing+0x38>
				{
					cells |= (1 << i); 					
				}
			}
		}
		pcells[k] = cells;
    11dc:	8c 81       	ldd	r24, Y+4	; 0x04
    11de:	88 2f       	mov	r24, r24
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	88 0f       	add	r24, r24
    11e4:	99 1f       	adc	r25, r25
    11e6:	2f 85       	ldd	r18, Y+15	; 0x0f
    11e8:	38 89       	ldd	r19, Y+16	; 0x10
    11ea:	82 0f       	add	r24, r18
    11ec:	93 1f       	adc	r25, r19
    11ee:	29 81       	ldd	r18, Y+1	; 0x01
    11f0:	3a 81       	ldd	r19, Y+2	; 0x02
    11f2:	fc 01       	movw	r30, r24
    11f4:	31 83       	std	Z+1, r19	; 0x01
    11f6:	20 83       	st	Z, r18
	
	
	//Bestimmung der Zellenanzahl pro Board
	Zellen_pro_Board(Cells);

	for(k=0; k<SLAVE_BOARDS; k++)
    11f8:	8c 81       	ldd	r24, Y+4	; 0x04
    11fa:	8f 5f       	subi	r24, 0xFF	; 255
    11fc:	8c 83       	std	Y+4, r24	; 0x04
    11fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1200:	84 30       	cpi	r24, 0x04	; 4
    1202:	08 f4       	brcc	.+2      	; 0x1206 <__stack+0x107>
    1204:	53 cf       	rjmp	.-346    	; 0x10ac <bmschip_checkBalancing+0x30>
			}
		}
		pcells[k] = cells;
	}
	
}
    1206:	00 00       	nop
    1208:	60 96       	adiw	r28, 0x10	; 16
    120a:	0f b6       	in	r0, 0x3f	; 63
    120c:	f8 94       	cli
    120e:	de bf       	out	0x3e, r29	; 62
    1210:	0f be       	out	0x3f, r0	; 63
    1212:	cd bf       	out	0x3d, r28	; 61
    1214:	df 91       	pop	r29
    1216:	cf 91       	pop	r28
    1218:	08 95       	ret

0000121a <bmschip_recommendBalancing>:

uint8_t bmschip_recommendBalancing(uint16_t *pvoltages, uint16_t minVolt, uint16_t undervoltage, uint16_t *pcells)
{
    121a:	cf 93       	push	r28
    121c:	df 93       	push	r29
    121e:	cd b7       	in	r28, 0x3d	; 61
    1220:	de b7       	in	r29, 0x3e	; 62
    1222:	61 97       	sbiw	r28, 0x11	; 17
    1224:	0f b6       	in	r0, 0x3f	; 63
    1226:	f8 94       	cli
    1228:	de bf       	out	0x3e, r29	; 62
    122a:	0f be       	out	0x3f, r0	; 63
    122c:	cd bf       	out	0x3d, r28	; 61
    122e:	9b 87       	std	Y+11, r25	; 0x0b
    1230:	8a 87       	std	Y+10, r24	; 0x0a
    1232:	7d 87       	std	Y+13, r23	; 0x0d
    1234:	6c 87       	std	Y+12, r22	; 0x0c
    1236:	5f 87       	std	Y+15, r21	; 0x0f
    1238:	4e 87       	std	Y+14, r20	; 0x0e
    123a:	39 8b       	std	Y+17, r19	; 0x11
    123c:	28 8b       	std	Y+16, r18	; 0x10
	uint16_t cells;
	uint8_t i, k, Cells[SLAVE_BOARDS], Anzahl=0;
    123e:	1d 82       	std	Y+5, r1	; 0x05


	//Bestimmung der Zellenanzahl pro Board
	Zellen_pro_Board(Cells);
    1240:	ce 01       	movw	r24, r28
    1242:	06 96       	adiw	r24, 0x06	; 6
    1244:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <Zellen_pro_Board>
		
	for(k=0; k<SLAVE_BOARDS; k++)
    1248:	1c 82       	std	Y+4, r1	; 0x04
    124a:	ac c0       	rjmp	.+344    	; 0x13a4 <bmschip_recommendBalancing+0x18a>
	{
		cells = 0x0000;
    124c:	1a 82       	std	Y+2, r1	; 0x02
    124e:	19 82       	std	Y+1, r1	; 0x01
		for(i=0; i<12; i++)
    1250:	1b 82       	std	Y+3, r1	; 0x03
    1252:	93 c0       	rjmp	.+294    	; 0x137a <bmschip_recommendBalancing+0x160>
		{
			if((pvoltages[(k*12)+i] >= (minVolt + BAL_REC_DIFFERENCE)) && (pvoltages[(k*12)+i] > (undervoltage + BAL_REC_DIFFERENCE)) && (pvoltages[(k*12)+i] > BALANCING_LIMIT))
    1254:	8c 81       	ldd	r24, Y+4	; 0x04
    1256:	28 2f       	mov	r18, r24
    1258:	30 e0       	ldi	r19, 0x00	; 0
    125a:	c9 01       	movw	r24, r18
    125c:	88 0f       	add	r24, r24
    125e:	99 1f       	adc	r25, r25
    1260:	82 0f       	add	r24, r18
    1262:	93 1f       	adc	r25, r19
    1264:	88 0f       	add	r24, r24
    1266:	99 1f       	adc	r25, r25
    1268:	88 0f       	add	r24, r24
    126a:	99 1f       	adc	r25, r25
    126c:	9c 01       	movw	r18, r24
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	88 2f       	mov	r24, r24
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	82 0f       	add	r24, r18
    1276:	93 1f       	adc	r25, r19
    1278:	88 0f       	add	r24, r24
    127a:	99 1f       	adc	r25, r25
    127c:	2a 85       	ldd	r18, Y+10	; 0x0a
    127e:	3b 85       	ldd	r19, Y+11	; 0x0b
    1280:	82 0f       	add	r24, r18
    1282:	93 1f       	adc	r25, r19
    1284:	fc 01       	movw	r30, r24
    1286:	20 81       	ld	r18, Z
    1288:	31 81       	ldd	r19, Z+1	; 0x01
    128a:	8c 85       	ldd	r24, Y+12	; 0x0c
    128c:	9d 85       	ldd	r25, Y+13	; 0x0d
    128e:	88 53       	subi	r24, 0x38	; 56
    1290:	9f 4f       	sbci	r25, 0xFF	; 255
    1292:	28 17       	cp	r18, r24
    1294:	39 07       	cpc	r19, r25
    1296:	08 f4       	brcc	.+2      	; 0x129a <bmschip_recommendBalancing+0x80>
    1298:	6d c0       	rjmp	.+218    	; 0x1374 <bmschip_recommendBalancing+0x15a>
    129a:	8c 81       	ldd	r24, Y+4	; 0x04
    129c:	28 2f       	mov	r18, r24
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	c9 01       	movw	r24, r18
    12a2:	88 0f       	add	r24, r24
    12a4:	99 1f       	adc	r25, r25
    12a6:	82 0f       	add	r24, r18
    12a8:	93 1f       	adc	r25, r19
    12aa:	88 0f       	add	r24, r24
    12ac:	99 1f       	adc	r25, r25
    12ae:	88 0f       	add	r24, r24
    12b0:	99 1f       	adc	r25, r25
    12b2:	9c 01       	movw	r18, r24
    12b4:	8b 81       	ldd	r24, Y+3	; 0x03
    12b6:	88 2f       	mov	r24, r24
    12b8:	90 e0       	ldi	r25, 0x00	; 0
    12ba:	82 0f       	add	r24, r18
    12bc:	93 1f       	adc	r25, r19
    12be:	88 0f       	add	r24, r24
    12c0:	99 1f       	adc	r25, r25
    12c2:	2a 85       	ldd	r18, Y+10	; 0x0a
    12c4:	3b 85       	ldd	r19, Y+11	; 0x0b
    12c6:	82 0f       	add	r24, r18
    12c8:	93 1f       	adc	r25, r19
    12ca:	fc 01       	movw	r30, r24
    12cc:	20 81       	ld	r18, Z
    12ce:	31 81       	ldd	r19, Z+1	; 0x01
    12d0:	8e 85       	ldd	r24, Y+14	; 0x0e
    12d2:	9f 85       	ldd	r25, Y+15	; 0x0f
    12d4:	88 53       	subi	r24, 0x38	; 56
    12d6:	9f 4f       	sbci	r25, 0xFF	; 255
    12d8:	82 17       	cp	r24, r18
    12da:	93 07       	cpc	r25, r19
    12dc:	08 f0       	brcs	.+2      	; 0x12e0 <bmschip_recommendBalancing+0xc6>
    12de:	4a c0       	rjmp	.+148    	; 0x1374 <bmschip_recommendBalancing+0x15a>
    12e0:	8c 81       	ldd	r24, Y+4	; 0x04
    12e2:	28 2f       	mov	r18, r24
    12e4:	30 e0       	ldi	r19, 0x00	; 0
    12e6:	c9 01       	movw	r24, r18
    12e8:	88 0f       	add	r24, r24
    12ea:	99 1f       	adc	r25, r25
    12ec:	82 0f       	add	r24, r18
    12ee:	93 1f       	adc	r25, r19
    12f0:	88 0f       	add	r24, r24
    12f2:	99 1f       	adc	r25, r25
    12f4:	88 0f       	add	r24, r24
    12f6:	99 1f       	adc	r25, r25
    12f8:	9c 01       	movw	r18, r24
    12fa:	8b 81       	ldd	r24, Y+3	; 0x03
    12fc:	88 2f       	mov	r24, r24
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	82 0f       	add	r24, r18
    1302:	93 1f       	adc	r25, r19
    1304:	88 0f       	add	r24, r24
    1306:	99 1f       	adc	r25, r25
    1308:	2a 85       	ldd	r18, Y+10	; 0x0a
    130a:	3b 85       	ldd	r19, Y+11	; 0x0b
    130c:	82 0f       	add	r24, r18
    130e:	93 1f       	adc	r25, r19
    1310:	fc 01       	movw	r30, r24
    1312:	80 81       	ld	r24, Z
    1314:	91 81       	ldd	r25, Z+1	; 0x01
    1316:	81 33       	cpi	r24, 0x31	; 49
    1318:	95 47       	sbci	r25, 0x75	; 117
    131a:	60 f1       	brcs	.+88     	; 0x1374 <bmschip_recommendBalancing+0x15a>
			{
				if(cells_per_board[k] & (1<<i))
    131c:	8c 81       	ldd	r24, Y+4	; 0x04
    131e:	88 2f       	mov	r24, r24
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	88 0f       	add	r24, r24
    1324:	99 1f       	adc	r25, r25
    1326:	87 5c       	subi	r24, 0xC7	; 199
    1328:	9e 4f       	sbci	r25, 0xFE	; 254
    132a:	fc 01       	movw	r30, r24
    132c:	80 81       	ld	r24, Z
    132e:	91 81       	ldd	r25, Z+1	; 0x01
    1330:	2b 81       	ldd	r18, Y+3	; 0x03
    1332:	42 2f       	mov	r20, r18
    1334:	50 e0       	ldi	r21, 0x00	; 0
    1336:	21 e0       	ldi	r18, 0x01	; 1
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	02 c0       	rjmp	.+4      	; 0x1340 <bmschip_recommendBalancing+0x126>
    133c:	22 0f       	add	r18, r18
    133e:	33 1f       	adc	r19, r19
    1340:	4a 95       	dec	r20
    1342:	e2 f7       	brpl	.-8      	; 0x133c <bmschip_recommendBalancing+0x122>
    1344:	82 23       	and	r24, r18
    1346:	93 23       	and	r25, r19
    1348:	89 2b       	or	r24, r25
    134a:	a1 f0       	breq	.+40     	; 0x1374 <bmschip_recommendBalancing+0x15a>
				{
					cells |= (1 << i);
    134c:	8b 81       	ldd	r24, Y+3	; 0x03
    134e:	28 2f       	mov	r18, r24
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	02 c0       	rjmp	.+4      	; 0x135c <bmschip_recommendBalancing+0x142>
    1358:	88 0f       	add	r24, r24
    135a:	99 1f       	adc	r25, r25
    135c:	2a 95       	dec	r18
    135e:	e2 f7       	brpl	.-8      	; 0x1358 <bmschip_recommendBalancing+0x13e>
    1360:	9c 01       	movw	r18, r24
    1362:	89 81       	ldd	r24, Y+1	; 0x01
    1364:	9a 81       	ldd	r25, Y+2	; 0x02
    1366:	82 2b       	or	r24, r18
    1368:	93 2b       	or	r25, r19
    136a:	9a 83       	std	Y+2, r25	; 0x02
    136c:	89 83       	std	Y+1, r24	; 0x01
					Anzahl++;
    136e:	8d 81       	ldd	r24, Y+5	; 0x05
    1370:	8f 5f       	subi	r24, 0xFF	; 255
    1372:	8d 83       	std	Y+5, r24	; 0x05
	Zellen_pro_Board(Cells);
		
	for(k=0; k<SLAVE_BOARDS; k++)
	{
		cells = 0x0000;
		for(i=0; i<12; i++)
    1374:	8b 81       	ldd	r24, Y+3	; 0x03
    1376:	8f 5f       	subi	r24, 0xFF	; 255
    1378:	8b 83       	std	Y+3, r24	; 0x03
    137a:	8b 81       	ldd	r24, Y+3	; 0x03
    137c:	8c 30       	cpi	r24, 0x0C	; 12
    137e:	08 f4       	brcc	.+2      	; 0x1382 <bmschip_recommendBalancing+0x168>
    1380:	69 cf       	rjmp	.-302    	; 0x1254 <bmschip_recommendBalancing+0x3a>
					cells |= (1 << i);
					Anzahl++;
				}					
			}
		}
		pcells[k] = cells;
    1382:	8c 81       	ldd	r24, Y+4	; 0x04
    1384:	88 2f       	mov	r24, r24
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	28 89       	ldd	r18, Y+16	; 0x10
    138e:	39 89       	ldd	r19, Y+17	; 0x11
    1390:	82 0f       	add	r24, r18
    1392:	93 1f       	adc	r25, r19
    1394:	29 81       	ldd	r18, Y+1	; 0x01
    1396:	3a 81       	ldd	r19, Y+2	; 0x02
    1398:	fc 01       	movw	r30, r24
    139a:	31 83       	std	Z+1, r19	; 0x01
    139c:	20 83       	st	Z, r18


	//Bestimmung der Zellenanzahl pro Board
	Zellen_pro_Board(Cells);
		
	for(k=0; k<SLAVE_BOARDS; k++)
    139e:	8c 81       	ldd	r24, Y+4	; 0x04
    13a0:	8f 5f       	subi	r24, 0xFF	; 255
    13a2:	8c 83       	std	Y+4, r24	; 0x04
    13a4:	8c 81       	ldd	r24, Y+4	; 0x04
    13a6:	84 30       	cpi	r24, 0x04	; 4
    13a8:	08 f4       	brcc	.+2      	; 0x13ac <bmschip_recommendBalancing+0x192>
    13aa:	50 cf       	rjmp	.-352    	; 0x124c <bmschip_recommendBalancing+0x32>
				}					
			}
		}
		pcells[k] = cells;
	}
	return(Anzahl);
    13ac:	8d 81       	ldd	r24, Y+5	; 0x05
}
    13ae:	61 96       	adiw	r28, 0x11	; 17
    13b0:	0f b6       	in	r0, 0x3f	; 63
    13b2:	f8 94       	cli
    13b4:	de bf       	out	0x3e, r29	; 62
    13b6:	0f be       	out	0x3f, r0	; 63
    13b8:	cd bf       	out	0x3d, r28	; 61
    13ba:	df 91       	pop	r29
    13bc:	cf 91       	pop	r28
    13be:	08 95       	ret

000013c0 <bmschip_startGPIO>:
// *****************************************************************************************

// *** Temperaturmessung *******************************************************************
void bmschip_startGPIO(uint8_t pin)
{
    13c0:	cf 93       	push	r28
    13c2:	df 93       	push	r29
    13c4:	cd b7       	in	r28, 0x3d	; 61
    13c6:	de b7       	in	r29, 0x3e	; 62
    13c8:	28 97       	sbiw	r28, 0x08	; 8
    13ca:	0f b6       	in	r0, 0x3f	; 63
    13cc:	f8 94       	cli
    13ce:	de bf       	out	0x3e, r29	; 62
    13d0:	0f be       	out	0x3f, r0	; 63
    13d2:	cd bf       	out	0x3d, r28	; 61
    13d4:	88 87       	std	Y+8, r24	; 0x08
	uint8_t i;
	uint8_t cmd[4];
	uint16_t pec;
	
	
	cmd[0]=0x00;	
    13d6:	1c 82       	std	Y+4, r1	; 0x04
	for (i=0; i<SLAVE_BOARDS; i++)
    13d8:	19 82       	std	Y+1, r1	; 0x01
    13da:	56 c0       	rjmp	.+172    	; 0x1488 <bmschip_startGPIO+0xc8>
	{
		SPI_Transmit_Block(cmd, 1);		//Dummybyte, um den IsoSPI aufzuwecken
    13dc:	ce 01       	movw	r24, r28
    13de:	04 96       	adiw	r24, 0x04	; 4
    13e0:	61 e0       	ldi	r22, 0x01	; 1
    13e2:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
		SPI_CS_LTC6804_HIGH;
    13e6:	88 e2       	ldi	r24, 0x28	; 40
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	28 e2       	ldi	r18, 0x28	; 40
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	f9 01       	movw	r30, r18
    13f0:	20 81       	ld	r18, Z
    13f2:	22 60       	ori	r18, 0x02	; 2
    13f4:	fc 01       	movw	r30, r24
    13f6:	20 83       	st	Z, r18
		wait_count = TCNT1;
    13f8:	84 e8       	ldi	r24, 0x84	; 132
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	fc 01       	movw	r30, r24
    13fe:	80 81       	ld	r24, Z
    1400:	91 81       	ldd	r25, Z+1	; 0x01
    1402:	90 93 c4 03 	sts	0x03C4, r25	; 0x8003c4 <wait_count+0x1>
    1406:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <wait_count>
		while ((((wait_count + 25) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 25))));
    140a:	00 00       	nop
    140c:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
    1410:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
    1414:	9c 01       	movw	r18, r24
    1416:	27 5e       	subi	r18, 0xE7	; 231
    1418:	3f 4f       	sbci	r19, 0xFF	; 255
    141a:	84 e8       	ldi	r24, 0x84	; 132
    141c:	90 e0       	ldi	r25, 0x00	; 0
    141e:	fc 01       	movw	r30, r24
    1420:	80 81       	ld	r24, Z
    1422:	91 81       	ldd	r25, Z+1	; 0x01
    1424:	28 17       	cp	r18, r24
    1426:	39 07       	cpc	r19, r25
    1428:	60 f0       	brcs	.+24     	; 0x1442 <bmschip_startGPIO+0x82>
    142a:	84 e8       	ldi	r24, 0x84	; 132
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	fc 01       	movw	r30, r24
    1430:	20 81       	ld	r18, Z
    1432:	31 81       	ldd	r19, Z+1	; 0x01
    1434:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
    1438:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
    143c:	82 17       	cp	r24, r18
    143e:	93 07       	cpc	r25, r19
    1440:	28 f3       	brcs	.-54     	; 0x140c <bmschip_startGPIO+0x4c>
    1442:	84 e8       	ldi	r24, 0x84	; 132
    1444:	90 e0       	ldi	r25, 0x00	; 0
    1446:	fc 01       	movw	r30, r24
    1448:	20 81       	ld	r18, Z
    144a:	31 81       	ldd	r19, Z+1	; 0x01
    144c:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
    1450:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
    1454:	28 17       	cp	r18, r24
    1456:	39 07       	cpc	r19, r25
    1458:	a0 f4       	brcc	.+40     	; 0x1482 <bmschip_startGPIO+0xc2>
    145a:	84 e8       	ldi	r24, 0x84	; 132
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	fc 01       	movw	r30, r24
    1460:	20 81       	ld	r18, Z
    1462:	31 81       	ldd	r19, Z+1	; 0x01
    1464:	86 e8       	ldi	r24, 0x86	; 134
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	fc 01       	movw	r30, r24
    146a:	80 81       	ld	r24, Z
    146c:	91 81       	ldd	r25, Z+1	; 0x01
    146e:	28 0f       	add	r18, r24
    1470:	39 1f       	adc	r19, r25
    1472:	80 91 c3 03 	lds	r24, 0x03C3	; 0x8003c3 <wait_count>
    1476:	90 91 c4 03 	lds	r25, 0x03C4	; 0x8003c4 <wait_count+0x1>
    147a:	49 96       	adiw	r24, 0x19	; 25
    147c:	28 17       	cp	r18, r24
    147e:	39 07       	cpc	r19, r25
    1480:	28 f2       	brcs	.-118    	; 0x140c <bmschip_startGPIO+0x4c>
	uint8_t cmd[4];
	uint16_t pec;
	
	
	cmd[0]=0x00;	
	for (i=0; i<SLAVE_BOARDS; i++)
    1482:	89 81       	ldd	r24, Y+1	; 0x01
    1484:	8f 5f       	subi	r24, 0xFF	; 255
    1486:	89 83       	std	Y+1, r24	; 0x01
    1488:	89 81       	ldd	r24, Y+1	; 0x01
    148a:	84 30       	cpi	r24, 0x04	; 4
    148c:	08 f4       	brcc	.+2      	; 0x1490 <bmschip_startGPIO+0xd0>
    148e:	a6 cf       	rjmp	.-180    	; 0x13dc <bmschip_startGPIO+0x1c>
		wait_count = TCNT1;
		while ((((wait_count + 25) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 25))));
	}
	
	//Messbefehl	
	cmd[0] = 0x05; // 00000101	ADAX0	Normal-Mode									
    1490:	85 e0       	ldi	r24, 0x05	; 5
    1492:	8c 83       	std	Y+4, r24	; 0x04
	cmd[1] = 0x60; // 01100000	ADAX1	Normal-Mode, Balancing wird unterbrochen	
    1494:	80 e6       	ldi	r24, 0x60	; 96
    1496:	8d 83       	std	Y+5, r24	; 0x05
	
	switch(pin)
    1498:	88 85       	ldd	r24, Y+8	; 0x08
    149a:	88 2f       	mov	r24, r24
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	09 2e       	mov	r0, r25
    14a0:	00 0c       	add	r0, r0
    14a2:	aa 0b       	sbc	r26, r26
    14a4:	bb 0b       	sbc	r27, r27
    14a6:	40 e0       	ldi	r20, 0x00	; 0
    14a8:	50 e0       	ldi	r21, 0x00	; 0
    14aa:	26 e0       	ldi	r18, 0x06	; 6
    14ac:	30 e0       	ldi	r19, 0x00	; 0
    14ae:	84 1b       	sub	r24, r20
    14b0:	95 0b       	sbc	r25, r21
    14b2:	28 17       	cp	r18, r24
    14b4:	39 07       	cpc	r19, r25
    14b6:	f0 f0       	brcs	.+60     	; 0x14f4 <bmschip_startGPIO+0x134>
    14b8:	82 5c       	subi	r24, 0xC2	; 194
    14ba:	9f 4f       	sbci	r25, 0xFF	; 255
    14bc:	fc 01       	movw	r30, r24
    14be:	0c 94 03 1e 	jmp	0x3c06	; 0x3c06 <__tablejump2__>
	{
		case 0:									//Alles		cmd[1] =									= 01100000
				break;
		case 1: cmd[1] |= (1<<0);				//GPIO 1	cmd[1] = 01100000 | 00000001				= 01100001
    14c2:	8d 81       	ldd	r24, Y+5	; 0x05
    14c4:	81 60       	ori	r24, 0x01	; 1
    14c6:	8d 83       	std	Y+5, r24	; 0x05
				break;
    14c8:	15 c0       	rjmp	.+42     	; 0x14f4 <bmschip_startGPIO+0x134>
		case 2: cmd[1] |= (1<<1);				//GPIO 2	cmd[1] = 01100000 | 00000010				= 01100010
    14ca:	8d 81       	ldd	r24, Y+5	; 0x05
    14cc:	82 60       	ori	r24, 0x02	; 2
    14ce:	8d 83       	std	Y+5, r24	; 0x05
				break;
    14d0:	11 c0       	rjmp	.+34     	; 0x14f4 <bmschip_startGPIO+0x134>
		case 3: cmd[1] |= (1<<1) | (1<<0);		//GPIO 3	cmd[1] = 01100000 | 00000010 | 00000001		= 01100011
    14d2:	8d 81       	ldd	r24, Y+5	; 0x05
    14d4:	83 60       	ori	r24, 0x03	; 3
    14d6:	8d 83       	std	Y+5, r24	; 0x05
				break;
    14d8:	0d c0       	rjmp	.+26     	; 0x14f4 <bmschip_startGPIO+0x134>
		case 4: cmd[1] |= (1<<2);				//GPIO 4	cmd[1] = 01100000 | 00000100				= 01100100
    14da:	8d 81       	ldd	r24, Y+5	; 0x05
    14dc:	84 60       	ori	r24, 0x04	; 4
    14de:	8d 83       	std	Y+5, r24	; 0x05
				break;
    14e0:	09 c0       	rjmp	.+18     	; 0x14f4 <bmschip_startGPIO+0x134>
		case 5: cmd[1] |= (1<<2) | (1<<0);		//GPIO 5	cmd[1] = 01100000 | 00000100 | 00000001		= 01100101		
    14e2:	8d 81       	ldd	r24, Y+5	; 0x05
    14e4:	85 60       	ori	r24, 0x05	; 5
    14e6:	8d 83       	std	Y+5, r24	; 0x05
				break;
    14e8:	05 c0       	rjmp	.+10     	; 0x14f4 <bmschip_startGPIO+0x134>
		case 6: cmd[1] |= (1<<2) | (1<<1);		//VRef		cmd[1] = 01100000 | 00000100 | 00000010		= 01100110
    14ea:	8d 81       	ldd	r24, Y+5	; 0x05
    14ec:	86 60       	ori	r24, 0x06	; 6
    14ee:	8d 83       	std	Y+5, r24	; 0x05
				break;
    14f0:	01 c0       	rjmp	.+2      	; 0x14f4 <bmschip_startGPIO+0x134>
	cmd[1] = 0x60; // 01100000	ADAX1	Normal-Mode, Balancing wird unterbrochen	
	
	switch(pin)
	{
		case 0:									//Alles		cmd[1] =									= 01100000
				break;
    14f2:	00 00       	nop
				break;
		case 6: cmd[1] |= (1<<2) | (1<<1);		//VRef		cmd[1] = 01100000 | 00000100 | 00000010		= 01100110
				break;
	}
	
	pec = Pec15(cmd, 2);
    14f4:	ce 01       	movw	r24, r28
    14f6:	04 96       	adiw	r24, 0x04	; 4
    14f8:	62 e0       	ldi	r22, 0x02	; 2
    14fa:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
    14fe:	9b 83       	std	Y+3, r25	; 0x03
    1500:	8a 83       	std	Y+2, r24	; 0x02
	cmd[2] = GET_HIGH_BYTE(pec);
    1502:	8a 81       	ldd	r24, Y+2	; 0x02
    1504:	9b 81       	ldd	r25, Y+3	; 0x03
    1506:	89 2f       	mov	r24, r25
    1508:	99 27       	eor	r25, r25
    150a:	8e 83       	std	Y+6, r24	; 0x06
	cmd[3] = GET_LOW_BYTE(pec);
    150c:	8a 81       	ldd	r24, Y+2	; 0x02
    150e:	8f 83       	std	Y+7, r24	; 0x07
		
	//Befehl und PEC schreiben
	SPI_Transmit_Block(cmd, 4);
    1510:	ce 01       	movw	r24, r28
    1512:	04 96       	adiw	r24, 0x04	; 4
    1514:	64 e0       	ldi	r22, 0x04	; 4
    1516:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>
	
	SPI_CS_LTC6804_HIGH;
    151a:	88 e2       	ldi	r24, 0x28	; 40
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	28 e2       	ldi	r18, 0x28	; 40
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	f9 01       	movw	r30, r18
    1524:	20 81       	ld	r18, Z
    1526:	22 60       	ori	r18, 0x02	; 2
    1528:	fc 01       	movw	r30, r24
    152a:	20 83       	st	Z, r18
}
    152c:	00 00       	nop
    152e:	28 96       	adiw	r28, 0x08	; 8
    1530:	0f b6       	in	r0, 0x3f	; 63
    1532:	f8 94       	cli
    1534:	de bf       	out	0x3e, r29	; 62
    1536:	0f be       	out	0x3f, r0	; 63
    1538:	cd bf       	out	0x3d, r28	; 61
    153a:	df 91       	pop	r29
    153c:	cf 91       	pop	r28
    153e:	08 95       	ret

00001540 <bmschip_getTemperature>:
// *****************************************************************************************

// *** Temperaturwerte auslesen ************************************************************
uint8_t bmschip_getTemperature(uint8_t pin)		
{
    1540:	2f 92       	push	r2
    1542:	3f 92       	push	r3
    1544:	4f 92       	push	r4
    1546:	5f 92       	push	r5
    1548:	6f 92       	push	r6
    154a:	7f 92       	push	r7
    154c:	8f 92       	push	r8
    154e:	9f 92       	push	r9
    1550:	af 92       	push	r10
    1552:	bf 92       	push	r11
    1554:	cf 92       	push	r12
    1556:	df 92       	push	r13
    1558:	ef 92       	push	r14
    155a:	ff 92       	push	r15
    155c:	0f 93       	push	r16
    155e:	1f 93       	push	r17
    1560:	cf 93       	push	r28
    1562:	df 93       	push	r29
    1564:	cd b7       	in	r28, 0x3d	; 61
    1566:	de b7       	in	r29, 0x3e	; 62
    1568:	af 97       	sbiw	r28, 0x2f	; 47
    156a:	0f b6       	in	r0, 0x3f	; 63
    156c:	f8 94       	cli
    156e:	de bf       	out	0x3e, r29	; 62
    1570:	0f be       	out	0x3f, r0	; 63
    1572:	cd bf       	out	0x3d, r28	; 61
    1574:	8f a3       	std	Y+39, r24	; 0x27
	uint8_t i;
	uint8_t gpio = pin;
    1576:	8f a1       	ldd	r24, Y+39	; 0x27
    1578:	8e 83       	std	Y+6, r24	; 0x06
	uint16_t pec;
	uint8_t cmd[12];
	uint8_t receive[8];
	uint16_t wait_count;		//Wartezeit für ADC-Messung vom LTC6804
	sint32_t max = 0;			//Zwischenwert für Maximaltemperatur im System
    157a:	1a 82       	std	Y+2, r1	; 0x02
    157c:	1b 82       	std	Y+3, r1	; 0x03
    157e:	1c 82       	std	Y+4, r1	; 0x04
    1580:	1d 82       	std	Y+5, r1	; 0x05
	sint64_t x;					//Zwischenwert für Temperaturkennlinie
	
	
	bmschip_startGPIO(gpio);		//Spannung an jeweiligem GPIO
    1582:	8e 81       	ldd	r24, Y+6	; 0x06
    1584:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <bmschip_startGPIO>
	
	for(i = 0;i<7;i++)
    1588:	19 82       	std	Y+1, r1	; 0x01
    158a:	3f c0       	rjmp	.+126    	; 0x160a <bmschip_getTemperature+0xca>
	{
		wait_count = TCNT1;
    158c:	84 e8       	ldi	r24, 0x84	; 132
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	fc 01       	movw	r30, r24
    1592:	80 81       	ld	r24, Z
    1594:	91 81       	ldd	r25, Z+1	; 0x01
    1596:	98 87       	std	Y+8, r25	; 0x08
    1598:	8f 83       	std	Y+7, r24	; 0x07
		while ((((wait_count + 810) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 900)))); //405us
    159a:	00 00       	nop
    159c:	8f 81       	ldd	r24, Y+7	; 0x07
    159e:	98 85       	ldd	r25, Y+8	; 0x08
    15a0:	9c 01       	movw	r18, r24
    15a2:	26 5d       	subi	r18, 0xD6	; 214
    15a4:	3c 4f       	sbci	r19, 0xFC	; 252
    15a6:	84 e8       	ldi	r24, 0x84	; 132
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	fc 01       	movw	r30, r24
    15ac:	80 81       	ld	r24, Z
    15ae:	91 81       	ldd	r25, Z+1	; 0x01
    15b0:	28 17       	cp	r18, r24
    15b2:	39 07       	cpc	r19, r25
    15b4:	50 f0       	brcs	.+20     	; 0x15ca <bmschip_getTemperature+0x8a>
    15b6:	84 e8       	ldi	r24, 0x84	; 132
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	fc 01       	movw	r30, r24
    15bc:	20 81       	ld	r18, Z
    15be:	31 81       	ldd	r19, Z+1	; 0x01
    15c0:	8f 81       	ldd	r24, Y+7	; 0x07
    15c2:	98 85       	ldd	r25, Y+8	; 0x08
    15c4:	82 17       	cp	r24, r18
    15c6:	93 07       	cpc	r25, r19
    15c8:	48 f3       	brcs	.-46     	; 0x159c <bmschip_getTemperature+0x5c>
    15ca:	84 e8       	ldi	r24, 0x84	; 132
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	fc 01       	movw	r30, r24
    15d0:	20 81       	ld	r18, Z
    15d2:	31 81       	ldd	r19, Z+1	; 0x01
    15d4:	8f 81       	ldd	r24, Y+7	; 0x07
    15d6:	98 85       	ldd	r25, Y+8	; 0x08
    15d8:	28 17       	cp	r18, r24
    15da:	39 07       	cpc	r19, r25
    15dc:	98 f4       	brcc	.+38     	; 0x1604 <bmschip_getTemperature+0xc4>
    15de:	84 e8       	ldi	r24, 0x84	; 132
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	fc 01       	movw	r30, r24
    15e4:	20 81       	ld	r18, Z
    15e6:	31 81       	ldd	r19, Z+1	; 0x01
    15e8:	86 e8       	ldi	r24, 0x86	; 134
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	fc 01       	movw	r30, r24
    15ee:	80 81       	ld	r24, Z
    15f0:	91 81       	ldd	r25, Z+1	; 0x01
    15f2:	28 0f       	add	r18, r24
    15f4:	39 1f       	adc	r19, r25
    15f6:	8f 81       	ldd	r24, Y+7	; 0x07
    15f8:	98 85       	ldd	r25, Y+8	; 0x08
    15fa:	8c 57       	subi	r24, 0x7C	; 124
    15fc:	9c 4f       	sbci	r25, 0xFC	; 252
    15fe:	28 17       	cp	r18, r24
    1600:	39 07       	cpc	r19, r25
    1602:	60 f2       	brcs	.-104    	; 0x159c <bmschip_getTemperature+0x5c>
	sint64_t x;					//Zwischenwert für Temperaturkennlinie
	
	
	bmschip_startGPIO(gpio);		//Spannung an jeweiligem GPIO
	
	for(i = 0;i<7;i++)
    1604:	89 81       	ldd	r24, Y+1	; 0x01
    1606:	8f 5f       	subi	r24, 0xFF	; 255
    1608:	89 83       	std	Y+1, r24	; 0x01
    160a:	89 81       	ldd	r24, Y+1	; 0x01
    160c:	87 30       	cpi	r24, 0x07	; 7
    160e:	08 f4       	brcc	.+2      	; 0x1612 <bmschip_getTemperature+0xd2>
    1610:	bd cf       	rjmp	.-134    	; 0x158c <bmschip_getTemperature+0x4c>
		wait_count = TCNT1;
		while ((((wait_count + 810) >= TCNT1)&&(wait_count<TCNT1)) || ((wait_count>TCNT1) && ((TCNT1 + ICR1)<(wait_count + 900)))); //405us
	}
	//LTC-Temperatur auslesen	
	//Register A lesen
	cmd[0] = 0x00;		//00000000
    1612:	1b 8a       	std	Y+19, r1	; 0x13
	cmd[1] = 0x0C;		//00001100
    1614:	8c e0       	ldi	r24, 0x0C	; 12
    1616:	8c 8b       	std	Y+20, r24	; 0x14
	pec = Pec15(cmd, 2);
    1618:	ce 01       	movw	r24, r28
    161a:	43 96       	adiw	r24, 0x13	; 19
    161c:	62 e0       	ldi	r22, 0x02	; 2
    161e:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
    1622:	9a 87       	std	Y+10, r25	; 0x0a
    1624:	89 87       	std	Y+9, r24	; 0x09
	cmd[2] = GET_HIGH_BYTE(pec);
    1626:	89 85       	ldd	r24, Y+9	; 0x09
    1628:	9a 85       	ldd	r25, Y+10	; 0x0a
    162a:	89 2f       	mov	r24, r25
    162c:	99 27       	eor	r25, r25
    162e:	8d 8b       	std	Y+21, r24	; 0x15
	cmd[3] = GET_LOW_BYTE(pec);
    1630:	89 85       	ldd	r24, Y+9	; 0x09
    1632:	8e 8b       	std	Y+22, r24	; 0x16
	
	for(i = 4; i < 12; i++)
    1634:	84 e0       	ldi	r24, 0x04	; 4
    1636:	89 83       	std	Y+1, r24	; 0x01
    1638:	0d c0       	rjmp	.+26     	; 0x1654 <bmschip_getTemperature+0x114>
	{
		cmd[i] = 0x00;
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	88 2f       	mov	r24, r24
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	9e 01       	movw	r18, r28
    1642:	2d 5e       	subi	r18, 0xED	; 237
    1644:	3f 4f       	sbci	r19, 0xFF	; 255
    1646:	82 0f       	add	r24, r18
    1648:	93 1f       	adc	r25, r19
    164a:	fc 01       	movw	r30, r24
    164c:	10 82       	st	Z, r1
	cmd[1] = 0x0C;		//00001100
	pec = Pec15(cmd, 2);
	cmd[2] = GET_HIGH_BYTE(pec);
	cmd[3] = GET_LOW_BYTE(pec);
	
	for(i = 4; i < 12; i++)
    164e:	89 81       	ldd	r24, Y+1	; 0x01
    1650:	8f 5f       	subi	r24, 0xFF	; 255
    1652:	89 83       	std	Y+1, r24	; 0x01
    1654:	89 81       	ldd	r24, Y+1	; 0x01
    1656:	8c 30       	cpi	r24, 0x0C	; 12
    1658:	80 f3       	brcs	.-32     	; 0x163a <bmschip_getTemperature+0xfa>
	{
		cmd[i] = 0x00;
	}
	
	SPI_Transmit_Block(cmd, 4); //Command schicken
    165a:	ce 01       	movw	r24, r28
    165c:	43 96       	adiw	r24, 0x13	; 19
    165e:	64 e0       	ldi	r22, 0x04	; 4
    1660:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>

	//Spannungswerte an GPIO3 in bms.temp.V_temp[] uebertragen
	for(i=0; i<SLAVE_BOARDS; i++)
    1664:	19 82       	std	Y+1, r1	; 0x01
    1666:	6e c0       	rjmp	.+220    	; 0x1744 <bmschip_getTemperature+0x204>
	{
		SPI_Transceive_Block(&cmd[4],receive, 8);
    1668:	9e 01       	movw	r18, r28
    166a:	21 5e       	subi	r18, 0xE1	; 225
    166c:	3f 4f       	sbci	r19, 0xFF	; 255
    166e:	ce 01       	movw	r24, r28
    1670:	43 96       	adiw	r24, 0x13	; 19
    1672:	04 96       	adiw	r24, 0x04	; 4
    1674:	48 e0       	ldi	r20, 0x08	; 8
    1676:	b9 01       	movw	r22, r18
    1678:	0e 94 83 19 	call	0x3306	; 0x3306 <SPI_Transceive_Block>
		// Emfangene Daten durch Pec-Berechnung pruefen
		pec = Pec15(&(receive[0]), 6);
    167c:	ce 01       	movw	r24, r28
    167e:	4f 96       	adiw	r24, 0x1f	; 31
    1680:	66 e0       	ldi	r22, 0x06	; 6
    1682:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
    1686:	9a 87       	std	Y+10, r25	; 0x0a
    1688:	89 87       	std	Y+9, r24	; 0x09
		if(pec == ((((uint16_t)receive[6]) << 8) | receive[7]))
    168a:	8d a1       	ldd	r24, Y+37	; 0x25
    168c:	88 2f       	mov	r24, r24
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	38 2f       	mov	r19, r24
    1692:	22 27       	eor	r18, r18
    1694:	8e a1       	ldd	r24, Y+38	; 0x26
    1696:	88 2f       	mov	r24, r24
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	28 2b       	or	r18, r24
    169c:	39 2b       	or	r19, r25
    169e:	89 85       	ldd	r24, Y+9	; 0x09
    16a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    16a2:	28 17       	cp	r18, r24
    16a4:	39 07       	cpc	r19, r25
    16a6:	09 f0       	breq	.+2      	; 0x16aa <bmschip_getTemperature+0x16a>
    16a8:	3f c0       	rjmp	.+126    	; 0x1728 <bmschip_getTemperature+0x1e8>
		{
			bms.temp.V_temp[0][i] = (((uint16_t)receive[1]) << 8) | receive[0];	//GPIO1
    16aa:	89 81       	ldd	r24, Y+1	; 0x01
    16ac:	88 2f       	mov	r24, r24
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	28 a1       	ldd	r18, Y+32	; 0x20
    16b2:	22 2f       	mov	r18, r18
    16b4:	30 e0       	ldi	r19, 0x00	; 0
    16b6:	52 2f       	mov	r21, r18
    16b8:	44 27       	eor	r20, r20
    16ba:	2f 8d       	ldd	r18, Y+31	; 0x1f
    16bc:	22 2f       	mov	r18, r18
    16be:	30 e0       	ldi	r19, 0x00	; 0
    16c0:	24 2b       	or	r18, r20
    16c2:	35 2b       	or	r19, r21
    16c4:	88 0f       	add	r24, r24
    16c6:	99 1f       	adc	r25, r25
    16c8:	82 54       	subi	r24, 0x42	; 66
    16ca:	9a 4f       	sbci	r25, 0xFA	; 250
    16cc:	fc 01       	movw	r30, r24
    16ce:	31 83       	std	Z+1, r19	; 0x01
    16d0:	20 83       	st	Z, r18
			bms.temp.V_temp[1][i] = (((uint16_t)receive[3]) << 8) | receive[2];	//GPIO2
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	88 2f       	mov	r24, r24
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	2a a1       	ldd	r18, Y+34	; 0x22
    16da:	22 2f       	mov	r18, r18
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	52 2f       	mov	r21, r18
    16e0:	44 27       	eor	r20, r20
    16e2:	29 a1       	ldd	r18, Y+33	; 0x21
    16e4:	22 2f       	mov	r18, r18
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	24 2b       	or	r18, r20
    16ea:	35 2b       	or	r19, r21
    16ec:	04 96       	adiw	r24, 0x04	; 4
    16ee:	88 0f       	add	r24, r24
    16f0:	99 1f       	adc	r25, r25
    16f2:	82 54       	subi	r24, 0x42	; 66
    16f4:	9a 4f       	sbci	r25, 0xFA	; 250
    16f6:	fc 01       	movw	r30, r24
    16f8:	31 83       	std	Z+1, r19	; 0x01
    16fa:	20 83       	st	Z, r18
			bms.temp.V_temp[2][i] = (((uint16_t)receive[5]) << 8) | receive[4];	//GPIO3
    16fc:	89 81       	ldd	r24, Y+1	; 0x01
    16fe:	88 2f       	mov	r24, r24
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	2c a1       	ldd	r18, Y+36	; 0x24
    1704:	22 2f       	mov	r18, r18
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	52 2f       	mov	r21, r18
    170a:	44 27       	eor	r20, r20
    170c:	2b a1       	ldd	r18, Y+35	; 0x23
    170e:	22 2f       	mov	r18, r18
    1710:	30 e0       	ldi	r19, 0x00	; 0
    1712:	24 2b       	or	r18, r20
    1714:	35 2b       	or	r19, r21
    1716:	08 96       	adiw	r24, 0x08	; 8
    1718:	88 0f       	add	r24, r24
    171a:	99 1f       	adc	r25, r25
    171c:	82 54       	subi	r24, 0x42	; 66
    171e:	9a 4f       	sbci	r25, 0xFA	; 250
    1720:	fc 01       	movw	r30, r24
    1722:	31 83       	std	Z+1, r19	; 0x01
    1724:	20 83       	st	Z, r18
    1726:	0b c0       	rjmp	.+22     	; 0x173e <bmschip_getTemperature+0x1fe>
		}
		else
		{
			SPI_CS_LTC6804_HIGH;
    1728:	88 e2       	ldi	r24, 0x28	; 40
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	28 e2       	ldi	r18, 0x28	; 40
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	f9 01       	movw	r30, r18
    1732:	20 81       	ld	r18, Z
    1734:	22 60       	ori	r18, 0x02	; 2
    1736:	fc 01       	movw	r30, r24
    1738:	20 83       	st	Z, r18
			return 1;
    173a:	81 e0       	ldi	r24, 0x01	; 1
    173c:	23 c3       	rjmp	.+1606   	; 0x1d84 <bmschip_getTemperature+0x844>
	}
	
	SPI_Transmit_Block(cmd, 4); //Command schicken

	//Spannungswerte an GPIO3 in bms.temp.V_temp[] uebertragen
	for(i=0; i<SLAVE_BOARDS; i++)
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	8f 5f       	subi	r24, 0xFF	; 255
    1742:	89 83       	std	Y+1, r24	; 0x01
    1744:	89 81       	ldd	r24, Y+1	; 0x01
    1746:	84 30       	cpi	r24, 0x04	; 4
    1748:	08 f4       	brcc	.+2      	; 0x174c <bmschip_getTemperature+0x20c>
    174a:	8e cf       	rjmp	.-228    	; 0x1668 <bmschip_getTemperature+0x128>
		{
			SPI_CS_LTC6804_HIGH;
			return 1;
		} 
	}
	SPI_CS_LTC6804_HIGH;
    174c:	88 e2       	ldi	r24, 0x28	; 40
    174e:	90 e0       	ldi	r25, 0x00	; 0
    1750:	28 e2       	ldi	r18, 0x28	; 40
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	f9 01       	movw	r30, r18
    1756:	20 81       	ld	r18, Z
    1758:	22 60       	ori	r18, 0x02	; 2
    175a:	fc 01       	movw	r30, r24
    175c:	20 83       	st	Z, r18
		
	//Register B lesen
	cmd[0] = 0x00;		//00000000
    175e:	1b 8a       	std	Y+19, r1	; 0x13
	cmd[1] = 0x0E;		//00001110
    1760:	8e e0       	ldi	r24, 0x0E	; 14
    1762:	8c 8b       	std	Y+20, r24	; 0x14
	pec = Pec15(cmd, 2);
    1764:	ce 01       	movw	r24, r28
    1766:	43 96       	adiw	r24, 0x13	; 19
    1768:	62 e0       	ldi	r22, 0x02	; 2
    176a:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
    176e:	9a 87       	std	Y+10, r25	; 0x0a
    1770:	89 87       	std	Y+9, r24	; 0x09
	cmd[2] = GET_HIGH_BYTE(pec);
    1772:	89 85       	ldd	r24, Y+9	; 0x09
    1774:	9a 85       	ldd	r25, Y+10	; 0x0a
    1776:	89 2f       	mov	r24, r25
    1778:	99 27       	eor	r25, r25
    177a:	8d 8b       	std	Y+21, r24	; 0x15
	cmd[3] = GET_LOW_BYTE(pec);
    177c:	89 85       	ldd	r24, Y+9	; 0x09
    177e:	8e 8b       	std	Y+22, r24	; 0x16
	
	for(i = 4; i < 12; i++)
    1780:	84 e0       	ldi	r24, 0x04	; 4
    1782:	89 83       	std	Y+1, r24	; 0x01
    1784:	0d c0       	rjmp	.+26     	; 0x17a0 <bmschip_getTemperature+0x260>
	{
		cmd[i] = 0x00;
    1786:	89 81       	ldd	r24, Y+1	; 0x01
    1788:	88 2f       	mov	r24, r24
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	9e 01       	movw	r18, r28
    178e:	2d 5e       	subi	r18, 0xED	; 237
    1790:	3f 4f       	sbci	r19, 0xFF	; 255
    1792:	82 0f       	add	r24, r18
    1794:	93 1f       	adc	r25, r19
    1796:	fc 01       	movw	r30, r24
    1798:	10 82       	st	Z, r1
	cmd[1] = 0x0E;		//00001110
	pec = Pec15(cmd, 2);
	cmd[2] = GET_HIGH_BYTE(pec);
	cmd[3] = GET_LOW_BYTE(pec);
	
	for(i = 4; i < 12; i++)
    179a:	89 81       	ldd	r24, Y+1	; 0x01
    179c:	8f 5f       	subi	r24, 0xFF	; 255
    179e:	89 83       	std	Y+1, r24	; 0x01
    17a0:	89 81       	ldd	r24, Y+1	; 0x01
    17a2:	8c 30       	cpi	r24, 0x0C	; 12
    17a4:	80 f3       	brcs	.-32     	; 0x1786 <bmschip_getTemperature+0x246>
	{
		cmd[i] = 0x00;
	}
	
	SPI_Transmit_Block(cmd, 4); //Command schicken
    17a6:	ce 01       	movw	r24, r28
    17a8:	43 96       	adiw	r24, 0x13	; 19
    17aa:	64 e0       	ldi	r22, 0x04	; 4
    17ac:	0e 94 d4 19 	call	0x33a8	; 0x33a8 <SPI_Transmit_Block>

	//Spannungswerte von V_REF2 in bms.temp.V_temp[] uebertragen
	for(i=0; i<SLAVE_BOARDS; i++)
    17b0:	19 82       	std	Y+1, r1	; 0x01
    17b2:	73 c0       	rjmp	.+230    	; 0x189a <bmschip_getTemperature+0x35a>
	{
		SPI_Transceive_Block(&cmd[4],receive, 8);
    17b4:	9e 01       	movw	r18, r28
    17b6:	21 5e       	subi	r18, 0xE1	; 225
    17b8:	3f 4f       	sbci	r19, 0xFF	; 255
    17ba:	ce 01       	movw	r24, r28
    17bc:	43 96       	adiw	r24, 0x13	; 19
    17be:	04 96       	adiw	r24, 0x04	; 4
    17c0:	48 e0       	ldi	r20, 0x08	; 8
    17c2:	b9 01       	movw	r22, r18
    17c4:	0e 94 83 19 	call	0x3306	; 0x3306 <SPI_Transceive_Block>
		//Emfangene Daten durch Pec-Berechnung pruefen
		pec = Pec15(&(receive[0]), 6);
    17c8:	ce 01       	movw	r24, r28
    17ca:	4f 96       	adiw	r24, 0x1f	; 31
    17cc:	66 e0       	ldi	r22, 0x06	; 6
    17ce:	0e 94 84 06 	call	0xd08	; 0xd08 <Pec15>
    17d2:	9a 87       	std	Y+10, r25	; 0x0a
    17d4:	89 87       	std	Y+9, r24	; 0x09
		if(pec == ((((uint16_t)receive[6]) << 8) | receive[7]))
    17d6:	8d a1       	ldd	r24, Y+37	; 0x25
    17d8:	88 2f       	mov	r24, r24
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	38 2f       	mov	r19, r24
    17de:	22 27       	eor	r18, r18
    17e0:	8e a1       	ldd	r24, Y+38	; 0x26
    17e2:	88 2f       	mov	r24, r24
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	28 2b       	or	r18, r24
    17e8:	39 2b       	or	r19, r25
    17ea:	89 85       	ldd	r24, Y+9	; 0x09
    17ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ee:	28 17       	cp	r18, r24
    17f0:	39 07       	cpc	r19, r25
    17f2:	09 f0       	breq	.+2      	; 0x17f6 <bmschip_getTemperature+0x2b6>
    17f4:	40 c0       	rjmp	.+128    	; 0x1876 <bmschip_getTemperature+0x336>
		{
			bms.temp.V_temp[3][i] = (((uint16_t)receive[1]) << 8) | receive[0];		//GPIO4
    17f6:	89 81       	ldd	r24, Y+1	; 0x01
    17f8:	88 2f       	mov	r24, r24
    17fa:	90 e0       	ldi	r25, 0x00	; 0
    17fc:	28 a1       	ldd	r18, Y+32	; 0x20
    17fe:	22 2f       	mov	r18, r18
    1800:	30 e0       	ldi	r19, 0x00	; 0
    1802:	52 2f       	mov	r21, r18
    1804:	44 27       	eor	r20, r20
    1806:	2f 8d       	ldd	r18, Y+31	; 0x1f
    1808:	22 2f       	mov	r18, r18
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	24 2b       	or	r18, r20
    180e:	35 2b       	or	r19, r21
    1810:	0c 96       	adiw	r24, 0x0c	; 12
    1812:	88 0f       	add	r24, r24
    1814:	99 1f       	adc	r25, r25
    1816:	82 54       	subi	r24, 0x42	; 66
    1818:	9a 4f       	sbci	r25, 0xFA	; 250
    181a:	fc 01       	movw	r30, r24
    181c:	31 83       	std	Z+1, r19	; 0x01
    181e:	20 83       	st	Z, r18
			bms.temp.V_temp[4][i] = (((uint16_t)receive[3]) << 8) | receive[2];		//GPIO5
    1820:	89 81       	ldd	r24, Y+1	; 0x01
    1822:	88 2f       	mov	r24, r24
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	2a a1       	ldd	r18, Y+34	; 0x22
    1828:	22 2f       	mov	r18, r18
    182a:	30 e0       	ldi	r19, 0x00	; 0
    182c:	52 2f       	mov	r21, r18
    182e:	44 27       	eor	r20, r20
    1830:	29 a1       	ldd	r18, Y+33	; 0x21
    1832:	22 2f       	mov	r18, r18
    1834:	30 e0       	ldi	r19, 0x00	; 0
    1836:	24 2b       	or	r18, r20
    1838:	35 2b       	or	r19, r21
    183a:	40 96       	adiw	r24, 0x10	; 16
    183c:	88 0f       	add	r24, r24
    183e:	99 1f       	adc	r25, r25
    1840:	82 54       	subi	r24, 0x42	; 66
    1842:	9a 4f       	sbci	r25, 0xFA	; 250
    1844:	fc 01       	movw	r30, r24
    1846:	31 83       	std	Z+1, r19	; 0x01
    1848:	20 83       	st	Z, r18
			bms.temp.V_reference[i] = (((uint16_t)receive[5]) << 8) | receive[4];	//V_REF2
    184a:	89 81       	ldd	r24, Y+1	; 0x01
    184c:	88 2f       	mov	r24, r24
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	2c a1       	ldd	r18, Y+36	; 0x24
    1852:	22 2f       	mov	r18, r18
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	52 2f       	mov	r21, r18
    1858:	44 27       	eor	r20, r20
    185a:	2b a1       	ldd	r18, Y+35	; 0x23
    185c:	22 2f       	mov	r18, r18
    185e:	30 e0       	ldi	r19, 0x00	; 0
    1860:	24 2b       	or	r18, r20
    1862:	35 2b       	or	r19, r21
    1864:	44 96       	adiw	r24, 0x14	; 20
    1866:	88 0f       	add	r24, r24
    1868:	99 1f       	adc	r25, r25
    186a:	82 54       	subi	r24, 0x42	; 66
    186c:	9a 4f       	sbci	r25, 0xFA	; 250
    186e:	fc 01       	movw	r30, r24
    1870:	31 83       	std	Z+1, r19	; 0x01
    1872:	20 83       	st	Z, r18
    1874:	0f c0       	rjmp	.+30     	; 0x1894 <bmschip_getTemperature+0x354>
		}
		else
		{
			usart_transmit_string("F2");
    1876:	81 e1       	ldi	r24, 0x11	; 17
    1878:	91 e0       	ldi	r25, 0x01	; 1
    187a:	0e 94 5f 1d 	call	0x3abe	; 0x3abe <usart_transmit_string>
			SPI_CS_LTC6804_HIGH;
    187e:	88 e2       	ldi	r24, 0x28	; 40
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	28 e2       	ldi	r18, 0x28	; 40
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	f9 01       	movw	r30, r18
    1888:	20 81       	ld	r18, Z
    188a:	22 60       	ori	r18, 0x02	; 2
    188c:	fc 01       	movw	r30, r24
    188e:	20 83       	st	Z, r18
			return 1;
    1890:	81 e0       	ldi	r24, 0x01	; 1
    1892:	78 c2       	rjmp	.+1264   	; 0x1d84 <bmschip_getTemperature+0x844>
	}
	
	SPI_Transmit_Block(cmd, 4); //Command schicken

	//Spannungswerte von V_REF2 in bms.temp.V_temp[] uebertragen
	for(i=0; i<SLAVE_BOARDS; i++)
    1894:	89 81       	ldd	r24, Y+1	; 0x01
    1896:	8f 5f       	subi	r24, 0xFF	; 255
    1898:	89 83       	std	Y+1, r24	; 0x01
    189a:	89 81       	ldd	r24, Y+1	; 0x01
    189c:	84 30       	cpi	r24, 0x04	; 4
    189e:	08 f4       	brcc	.+2      	; 0x18a2 <bmschip_getTemperature+0x362>
    18a0:	89 cf       	rjmp	.-238    	; 0x17b4 <bmschip_getTemperature+0x274>
			usart_transmit_string("F2");
			SPI_CS_LTC6804_HIGH;
			return 1;
		}
	}
	SPI_CS_LTC6804_HIGH;
    18a2:	88 e2       	ldi	r24, 0x28	; 40
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	28 e2       	ldi	r18, 0x28	; 40
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	f9 01       	movw	r30, r18
    18ac:	20 81       	ld	r18, Z
    18ae:	22 60       	ori	r18, 0x02	; 2
    18b0:	fc 01       	movw	r30, r24
    18b2:	20 83       	st	Z, r18
	
	//Nachbildung der Thermistorkennlinie und Berechnung der Temperatur
	
	//for(int k=0;k<5;k++) //Thermistor 1-5
	//{
		for(i=0; i<SLAVE_BOARDS; i++)
    18b4:	19 82       	std	Y+1, r1	; 0x01
    18b6:	1e c2       	rjmp	.+1084   	; 0x1cf4 <bmschip_getTemperature+0x7b4>
		{
			x = (((sint64_t)bms.temp.V_temp[2][i])*1000000)/(sint64_t)bms.temp.V_reference[2];
    18b8:	89 81       	ldd	r24, Y+1	; 0x01
    18ba:	88 2f       	mov	r24, r24
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	08 96       	adiw	r24, 0x08	; 8
    18c0:	88 0f       	add	r24, r24
    18c2:	99 1f       	adc	r25, r25
    18c4:	82 54       	subi	r24, 0x42	; 66
    18c6:	9a 4f       	sbci	r25, 0xFA	; 250
    18c8:	fc 01       	movw	r30, r24
    18ca:	80 81       	ld	r24, Z
    18cc:	91 81       	ldd	r25, Z+1	; 0x01
    18ce:	1c 01       	movw	r2, r24
    18d0:	41 2c       	mov	r4, r1
    18d2:	51 2c       	mov	r5, r1
    18d4:	61 2c       	mov	r6, r1
    18d6:	71 2c       	mov	r7, r1
    18d8:	43 01       	movw	r8, r6
    18da:	68 94       	set
    18dc:	aa 24       	eor	r10, r10
    18de:	a6 f8       	bld	r10, 6
    18e0:	0f 2e       	mov	r0, r31
    18e2:	f2 e4       	ldi	r31, 0x42	; 66
    18e4:	bf 2e       	mov	r11, r31
    18e6:	f0 2d       	mov	r31, r0
    18e8:	0f 2e       	mov	r0, r31
    18ea:	ff e0       	ldi	r31, 0x0F	; 15
    18ec:	cf 2e       	mov	r12, r31
    18ee:	f0 2d       	mov	r31, r0
    18f0:	d1 2c       	mov	r13, r1
    18f2:	e1 2c       	mov	r14, r1
    18f4:	f1 2c       	mov	r15, r1
    18f6:	00 e0       	ldi	r16, 0x00	; 0
    18f8:	10 e0       	ldi	r17, 0x00	; 0
    18fa:	22 2d       	mov	r18, r2
    18fc:	33 2d       	mov	r19, r3
    18fe:	44 2d       	mov	r20, r4
    1900:	55 2d       	mov	r21, r5
    1902:	66 2d       	mov	r22, r6
    1904:	77 2d       	mov	r23, r7
    1906:	88 2d       	mov	r24, r8
    1908:	99 2d       	mov	r25, r9
    190a:	0e 94 09 1e 	call	0x3c12	; 0x3c12 <__muldi3>
    190e:	a2 2e       	mov	r10, r18
    1910:	b3 2e       	mov	r11, r19
    1912:	c4 2e       	mov	r12, r20
    1914:	d5 2e       	mov	r13, r21
    1916:	e6 2e       	mov	r14, r22
    1918:	f7 2e       	mov	r15, r23
    191a:	08 2f       	mov	r16, r24
    191c:	19 2f       	mov	r17, r25
    191e:	2a 2c       	mov	r2, r10
    1920:	3b 2c       	mov	r3, r11
    1922:	4c 2c       	mov	r4, r12
    1924:	5d 2c       	mov	r5, r13
    1926:	6e 2c       	mov	r6, r14
    1928:	7f 2c       	mov	r7, r15
    192a:	80 2e       	mov	r8, r16
    192c:	91 2e       	mov	r9, r17
    192e:	80 91 ea 05 	lds	r24, 0x05EA	; 0x8005ea <bms+0x201>
    1932:	90 91 eb 05 	lds	r25, 0x05EB	; 0x8005eb <bms+0x202>
    1936:	9c 01       	movw	r18, r24
    1938:	40 e0       	ldi	r20, 0x00	; 0
    193a:	50 e0       	ldi	r21, 0x00	; 0
    193c:	60 e0       	ldi	r22, 0x00	; 0
    193e:	70 e0       	ldi	r23, 0x00	; 0
    1940:	cb 01       	movw	r24, r22
    1942:	a2 2e       	mov	r10, r18
    1944:	b3 2e       	mov	r11, r19
    1946:	c4 2e       	mov	r12, r20
    1948:	d5 2e       	mov	r13, r21
    194a:	e6 2e       	mov	r14, r22
    194c:	f7 2e       	mov	r15, r23
    194e:	08 2f       	mov	r16, r24
    1950:	19 2f       	mov	r17, r25
    1952:	22 2d       	mov	r18, r2
    1954:	33 2d       	mov	r19, r3
    1956:	44 2d       	mov	r20, r4
    1958:	55 2d       	mov	r21, r5
    195a:	66 2d       	mov	r22, r6
    195c:	77 2d       	mov	r23, r7
    195e:	88 2d       	mov	r24, r8
    1960:	99 2d       	mov	r25, r9
    1962:	0e 94 64 1e 	call	0x3cc8	; 0x3cc8 <__divdi3>
    1966:	a2 2e       	mov	r10, r18
    1968:	b3 2e       	mov	r11, r19
    196a:	c4 2e       	mov	r12, r20
    196c:	d5 2e       	mov	r13, r21
    196e:	e6 2e       	mov	r14, r22
    1970:	f7 2e       	mov	r15, r23
    1972:	08 2f       	mov	r16, r24
    1974:	19 2f       	mov	r17, r25
    1976:	ab 86       	std	Y+11, r10	; 0x0b
    1978:	bc 86       	std	Y+12, r11	; 0x0c
    197a:	cd 86       	std	Y+13, r12	; 0x0d
    197c:	de 86       	std	Y+14, r13	; 0x0e
    197e:	ef 86       	std	Y+15, r14	; 0x0f
    1980:	f8 8a       	std	Y+16, r15	; 0x10
    1982:	09 8b       	std	Y+17, r16	; 0x11
    1984:	1a 8b       	std	Y+18, r17	; 0x12
			
			if(x>=780000)
    1986:	ab 84       	ldd	r10, Y+11	; 0x0b
    1988:	bc 84       	ldd	r11, Y+12	; 0x0c
    198a:	cd 84       	ldd	r12, Y+13	; 0x0d
    198c:	de 84       	ldd	r13, Y+14	; 0x0e
    198e:	ef 84       	ldd	r14, Y+15	; 0x0f
    1990:	f8 88       	ldd	r15, Y+16	; 0x10
    1992:	09 89       	ldd	r16, Y+17	; 0x11
    1994:	1a 89       	ldd	r17, Y+18	; 0x12
    1996:	2a 2d       	mov	r18, r10
    1998:	3b 2d       	mov	r19, r11
    199a:	4c 2d       	mov	r20, r12
    199c:	5d 2d       	mov	r21, r13
    199e:	6e 2d       	mov	r22, r14
    19a0:	7f 2d       	mov	r23, r15
    19a2:	80 2f       	mov	r24, r16
    19a4:	91 2f       	mov	r25, r17
    19a6:	2f 3d       	cpi	r18, 0xDF	; 223
    19a8:	36 4e       	sbci	r19, 0xE6	; 230
    19aa:	4b 40       	sbci	r20, 0x0B	; 11
    19ac:	51 05       	cpc	r21, r1
    19ae:	61 05       	cpc	r22, r1
    19b0:	71 05       	cpc	r23, r1
    19b2:	81 05       	cpc	r24, r1
    19b4:	91 05       	cpc	r25, r1
    19b6:	09 f0       	breq	.+2      	; 0x19ba <bmschip_getTemperature+0x47a>
    19b8:	0c f4       	brge	.+2      	; 0x19bc <bmschip_getTemperature+0x47c>
    19ba:	59 c0       	rjmp	.+178    	; 0x1a6e <bmschip_getTemperature+0x52e>
			{
				bms.temp.temp_transmit[2][i] = (sint32_t)((x-780000)/(-70));
    19bc:	89 81       	ldd	r24, Y+1	; 0x01
    19be:	28 2f       	mov	r18, r24
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	39 a7       	std	Y+41, r19	; 0x29
    19c4:	28 a7       	std	Y+40, r18	; 0x28
    19c6:	2b 85       	ldd	r18, Y+11	; 0x0b
    19c8:	3c 85       	ldd	r19, Y+12	; 0x0c
    19ca:	4d 85       	ldd	r20, Y+13	; 0x0d
    19cc:	5e 85       	ldd	r21, Y+14	; 0x0e
    19ce:	6f 85       	ldd	r22, Y+15	; 0x0f
    19d0:	78 89       	ldd	r23, Y+16	; 0x10
    19d2:	89 89       	ldd	r24, Y+17	; 0x11
    19d4:	9a 89       	ldd	r25, Y+18	; 0x12
    19d6:	20 5e       	subi	r18, 0xE0	; 224
    19d8:	36 4e       	sbci	r19, 0xE6	; 230
    19da:	4b 40       	sbci	r20, 0x0B	; 11
    19dc:	51 09       	sbc	r21, r1
    19de:	61 09       	sbc	r22, r1
    19e0:	71 09       	sbc	r23, r1
    19e2:	81 09       	sbc	r24, r1
    19e4:	91 09       	sbc	r25, r1
    19e6:	22 2e       	mov	r2, r18
    19e8:	33 2e       	mov	r3, r19
    19ea:	44 2e       	mov	r4, r20
    19ec:	55 2e       	mov	r5, r21
    19ee:	66 2e       	mov	r6, r22
    19f0:	77 2e       	mov	r7, r23
    19f2:	88 2e       	mov	r8, r24
    19f4:	99 2e       	mov	r9, r25
    19f6:	0f 2e       	mov	r0, r31
    19f8:	fa eb       	ldi	r31, 0xBA	; 186
    19fa:	af 2e       	mov	r10, r31
    19fc:	f0 2d       	mov	r31, r0
    19fe:	bb 24       	eor	r11, r11
    1a00:	ba 94       	dec	r11
    1a02:	cc 24       	eor	r12, r12
    1a04:	ca 94       	dec	r12
    1a06:	dd 24       	eor	r13, r13
    1a08:	da 94       	dec	r13
    1a0a:	ee 24       	eor	r14, r14
    1a0c:	ea 94       	dec	r14
    1a0e:	ff 24       	eor	r15, r15
    1a10:	fa 94       	dec	r15
    1a12:	0f ef       	ldi	r16, 0xFF	; 255
    1a14:	1f ef       	ldi	r17, 0xFF	; 255
    1a16:	22 2d       	mov	r18, r2
    1a18:	33 2d       	mov	r19, r3
    1a1a:	44 2d       	mov	r20, r4
    1a1c:	55 2d       	mov	r21, r5
    1a1e:	66 2d       	mov	r22, r6
    1a20:	77 2d       	mov	r23, r7
    1a22:	88 2d       	mov	r24, r8
    1a24:	99 2d       	mov	r25, r9
    1a26:	0e 94 64 1e 	call	0x3cc8	; 0x3cc8 <__divdi3>
    1a2a:	a2 2e       	mov	r10, r18
    1a2c:	b3 2e       	mov	r11, r19
    1a2e:	c4 2e       	mov	r12, r20
    1a30:	d5 2e       	mov	r13, r21
    1a32:	e6 2e       	mov	r14, r22
    1a34:	f7 2e       	mov	r15, r23
    1a36:	08 2f       	mov	r16, r24
    1a38:	19 2f       	mov	r17, r25
    1a3a:	2a 2d       	mov	r18, r10
    1a3c:	3b 2d       	mov	r19, r11
    1a3e:	4c 2d       	mov	r20, r12
    1a40:	5d 2d       	mov	r21, r13
    1a42:	6e 2d       	mov	r22, r14
    1a44:	7f 2d       	mov	r23, r15
    1a46:	80 2f       	mov	r24, r16
    1a48:	91 2f       	mov	r25, r17
    1a4a:	da 01       	movw	r26, r20
    1a4c:	c9 01       	movw	r24, r18
    1a4e:	28 a5       	ldd	r18, Y+40	; 0x28
    1a50:	39 a5       	ldd	r19, Y+41	; 0x29
    1a52:	2c 5e       	subi	r18, 0xEC	; 236
    1a54:	3f 4f       	sbci	r19, 0xFF	; 255
    1a56:	22 0f       	add	r18, r18
    1a58:	33 1f       	adc	r19, r19
    1a5a:	22 0f       	add	r18, r18
    1a5c:	33 1f       	adc	r19, r19
    1a5e:	22 54       	subi	r18, 0x42	; 66
    1a60:	3a 4f       	sbci	r19, 0xFA	; 250
    1a62:	f9 01       	movw	r30, r18
    1a64:	80 83       	st	Z, r24
    1a66:	91 83       	std	Z+1, r25	; 0x01
    1a68:	a2 83       	std	Z+2, r26	; 0x02
    1a6a:	b3 83       	std	Z+3, r27	; 0x03
    1a6c:	40 c1       	rjmp	.+640    	; 0x1cee <bmschip_getTemperature+0x7ae>
			}
			else if(x>=340000)
    1a6e:	ab 84       	ldd	r10, Y+11	; 0x0b
    1a70:	bc 84       	ldd	r11, Y+12	; 0x0c
    1a72:	cd 84       	ldd	r12, Y+13	; 0x0d
    1a74:	de 84       	ldd	r13, Y+14	; 0x0e
    1a76:	ef 84       	ldd	r14, Y+15	; 0x0f
    1a78:	f8 88       	ldd	r15, Y+16	; 0x10
    1a7a:	09 89       	ldd	r16, Y+17	; 0x11
    1a7c:	1a 89       	ldd	r17, Y+18	; 0x12
    1a7e:	2a 2d       	mov	r18, r10
    1a80:	3b 2d       	mov	r19, r11
    1a82:	4c 2d       	mov	r20, r12
    1a84:	5d 2d       	mov	r21, r13
    1a86:	6e 2d       	mov	r22, r14
    1a88:	7f 2d       	mov	r23, r15
    1a8a:	80 2f       	mov	r24, r16
    1a8c:	91 2f       	mov	r25, r17
    1a8e:	2f 31       	cpi	r18, 0x1F	; 31
    1a90:	30 43       	sbci	r19, 0x30	; 48
    1a92:	45 40       	sbci	r20, 0x05	; 5
    1a94:	51 05       	cpc	r21, r1
    1a96:	61 05       	cpc	r22, r1
    1a98:	71 05       	cpc	r23, r1
    1a9a:	81 05       	cpc	r24, r1
    1a9c:	91 05       	cpc	r25, r1
    1a9e:	09 f0       	breq	.+2      	; 0x1aa2 <bmschip_getTemperature+0x562>
    1aa0:	0c f4       	brge	.+2      	; 0x1aa4 <bmschip_getTemperature+0x564>
    1aa2:	59 c0       	rjmp	.+178    	; 0x1b56 <bmschip_getTemperature+0x616>
			{
				bms.temp.temp_transmit[2][i] = (sint32_t)((x-780000)/(-110));
    1aa4:	89 81       	ldd	r24, Y+1	; 0x01
    1aa6:	28 2f       	mov	r18, r24
    1aa8:	30 e0       	ldi	r19, 0x00	; 0
    1aaa:	3b a7       	std	Y+43, r19	; 0x2b
    1aac:	2a a7       	std	Y+42, r18	; 0x2a
    1aae:	2b 85       	ldd	r18, Y+11	; 0x0b
    1ab0:	3c 85       	ldd	r19, Y+12	; 0x0c
    1ab2:	4d 85       	ldd	r20, Y+13	; 0x0d
    1ab4:	5e 85       	ldd	r21, Y+14	; 0x0e
    1ab6:	6f 85       	ldd	r22, Y+15	; 0x0f
    1ab8:	78 89       	ldd	r23, Y+16	; 0x10
    1aba:	89 89       	ldd	r24, Y+17	; 0x11
    1abc:	9a 89       	ldd	r25, Y+18	; 0x12
    1abe:	20 5e       	subi	r18, 0xE0	; 224
    1ac0:	36 4e       	sbci	r19, 0xE6	; 230
    1ac2:	4b 40       	sbci	r20, 0x0B	; 11
    1ac4:	51 09       	sbc	r21, r1
    1ac6:	61 09       	sbc	r22, r1
    1ac8:	71 09       	sbc	r23, r1
    1aca:	81 09       	sbc	r24, r1
    1acc:	91 09       	sbc	r25, r1
    1ace:	22 2e       	mov	r2, r18
    1ad0:	33 2e       	mov	r3, r19
    1ad2:	44 2e       	mov	r4, r20
    1ad4:	55 2e       	mov	r5, r21
    1ad6:	66 2e       	mov	r6, r22
    1ad8:	77 2e       	mov	r7, r23
    1ada:	88 2e       	mov	r8, r24
    1adc:	99 2e       	mov	r9, r25
    1ade:	0f 2e       	mov	r0, r31
    1ae0:	f2 e9       	ldi	r31, 0x92	; 146
    1ae2:	af 2e       	mov	r10, r31
    1ae4:	f0 2d       	mov	r31, r0
    1ae6:	bb 24       	eor	r11, r11
    1ae8:	ba 94       	dec	r11
    1aea:	cc 24       	eor	r12, r12
    1aec:	ca 94       	dec	r12
    1aee:	dd 24       	eor	r13, r13
    1af0:	da 94       	dec	r13
    1af2:	ee 24       	eor	r14, r14
    1af4:	ea 94       	dec	r14
    1af6:	ff 24       	eor	r15, r15
    1af8:	fa 94       	dec	r15
    1afa:	0f ef       	ldi	r16, 0xFF	; 255
    1afc:	1f ef       	ldi	r17, 0xFF	; 255
    1afe:	22 2d       	mov	r18, r2
    1b00:	33 2d       	mov	r19, r3
    1b02:	44 2d       	mov	r20, r4
    1b04:	55 2d       	mov	r21, r5
    1b06:	66 2d       	mov	r22, r6
    1b08:	77 2d       	mov	r23, r7
    1b0a:	88 2d       	mov	r24, r8
    1b0c:	99 2d       	mov	r25, r9
    1b0e:	0e 94 64 1e 	call	0x3cc8	; 0x3cc8 <__divdi3>
    1b12:	a2 2e       	mov	r10, r18
    1b14:	b3 2e       	mov	r11, r19
    1b16:	c4 2e       	mov	r12, r20
    1b18:	d5 2e       	mov	r13, r21
    1b1a:	e6 2e       	mov	r14, r22
    1b1c:	f7 2e       	mov	r15, r23
    1b1e:	08 2f       	mov	r16, r24
    1b20:	19 2f       	mov	r17, r25
    1b22:	2a 2d       	mov	r18, r10
    1b24:	3b 2d       	mov	r19, r11
    1b26:	4c 2d       	mov	r20, r12
    1b28:	5d 2d       	mov	r21, r13
    1b2a:	6e 2d       	mov	r22, r14
    1b2c:	7f 2d       	mov	r23, r15
    1b2e:	80 2f       	mov	r24, r16
    1b30:	91 2f       	mov	r25, r17
    1b32:	da 01       	movw	r26, r20
    1b34:	c9 01       	movw	r24, r18
    1b36:	2a a5       	ldd	r18, Y+42	; 0x2a
    1b38:	3b a5       	ldd	r19, Y+43	; 0x2b
    1b3a:	2c 5e       	subi	r18, 0xEC	; 236
    1b3c:	3f 4f       	sbci	r19, 0xFF	; 255
    1b3e:	22 0f       	add	r18, r18
    1b40:	33 1f       	adc	r19, r19
    1b42:	22 0f       	add	r18, r18
    1b44:	33 1f       	adc	r19, r19
    1b46:	22 54       	subi	r18, 0x42	; 66
    1b48:	3a 4f       	sbci	r19, 0xFA	; 250
    1b4a:	f9 01       	movw	r30, r18
    1b4c:	80 83       	st	Z, r24
    1b4e:	91 83       	std	Z+1, r25	; 0x01
    1b50:	a2 83       	std	Z+2, r26	; 0x02
    1b52:	b3 83       	std	Z+3, r27	; 0x03
    1b54:	cc c0       	rjmp	.+408    	; 0x1cee <bmschip_getTemperature+0x7ae>
			}
			else if(x<183000)
    1b56:	ab 84       	ldd	r10, Y+11	; 0x0b
    1b58:	bc 84       	ldd	r11, Y+12	; 0x0c
    1b5a:	cd 84       	ldd	r12, Y+13	; 0x0d
    1b5c:	de 84       	ldd	r13, Y+14	; 0x0e
    1b5e:	ef 84       	ldd	r14, Y+15	; 0x0f
    1b60:	f8 88       	ldd	r15, Y+16	; 0x10
    1b62:	09 89       	ldd	r16, Y+17	; 0x11
    1b64:	1a 89       	ldd	r17, Y+18	; 0x12
    1b66:	2a 2d       	mov	r18, r10
    1b68:	3b 2d       	mov	r19, r11
    1b6a:	4c 2d       	mov	r20, r12
    1b6c:	5d 2d       	mov	r21, r13
    1b6e:	6e 2d       	mov	r22, r14
    1b70:	7f 2d       	mov	r23, r15
    1b72:	80 2f       	mov	r24, r16
    1b74:	91 2f       	mov	r25, r17
    1b76:	27 3d       	cpi	r18, 0xD7	; 215
    1b78:	3a 4c       	sbci	r19, 0xCA	; 202
    1b7a:	42 40       	sbci	r20, 0x02	; 2
    1b7c:	51 05       	cpc	r21, r1
    1b7e:	61 05       	cpc	r22, r1
    1b80:	71 05       	cpc	r23, r1
    1b82:	81 05       	cpc	r24, r1
    1b84:	91 05       	cpc	r25, r1
    1b86:	11 f0       	breq	.+4      	; 0x1b8c <bmschip_getTemperature+0x64c>
    1b88:	0c f0       	brlt	.+2      	; 0x1b8c <bmschip_getTemperature+0x64c>
    1b8a:	59 c0       	rjmp	.+178    	; 0x1c3e <bmschip_getTemperature+0x6fe>
			{
				bms.temp.temp_transmit[2][i] = (sint32_t)((x-490000)/(-51));
    1b8c:	89 81       	ldd	r24, Y+1	; 0x01
    1b8e:	28 2f       	mov	r18, r24
    1b90:	30 e0       	ldi	r19, 0x00	; 0
    1b92:	3d a7       	std	Y+45, r19	; 0x2d
    1b94:	2c a7       	std	Y+44, r18	; 0x2c
    1b96:	2b 85       	ldd	r18, Y+11	; 0x0b
    1b98:	3c 85       	ldd	r19, Y+12	; 0x0c
    1b9a:	4d 85       	ldd	r20, Y+13	; 0x0d
    1b9c:	5e 85       	ldd	r21, Y+14	; 0x0e
    1b9e:	6f 85       	ldd	r22, Y+15	; 0x0f
    1ba0:	78 89       	ldd	r23, Y+16	; 0x10
    1ba2:	89 89       	ldd	r24, Y+17	; 0x11
    1ba4:	9a 89       	ldd	r25, Y+18	; 0x12
    1ba6:	20 51       	subi	r18, 0x10	; 16
    1ba8:	3a 47       	sbci	r19, 0x7A	; 122
    1baa:	47 40       	sbci	r20, 0x07	; 7
    1bac:	51 09       	sbc	r21, r1
    1bae:	61 09       	sbc	r22, r1
    1bb0:	71 09       	sbc	r23, r1
    1bb2:	81 09       	sbc	r24, r1
    1bb4:	91 09       	sbc	r25, r1
    1bb6:	22 2e       	mov	r2, r18
    1bb8:	33 2e       	mov	r3, r19
    1bba:	44 2e       	mov	r4, r20
    1bbc:	55 2e       	mov	r5, r21
    1bbe:	66 2e       	mov	r6, r22
    1bc0:	77 2e       	mov	r7, r23
    1bc2:	88 2e       	mov	r8, r24
    1bc4:	99 2e       	mov	r9, r25
    1bc6:	0f 2e       	mov	r0, r31
    1bc8:	fd ec       	ldi	r31, 0xCD	; 205
    1bca:	af 2e       	mov	r10, r31
    1bcc:	f0 2d       	mov	r31, r0
    1bce:	bb 24       	eor	r11, r11
    1bd0:	ba 94       	dec	r11
    1bd2:	cc 24       	eor	r12, r12
    1bd4:	ca 94       	dec	r12
    1bd6:	dd 24       	eor	r13, r13
    1bd8:	da 94       	dec	r13
    1bda:	ee 24       	eor	r14, r14
    1bdc:	ea 94       	dec	r14
    1bde:	ff 24       	eor	r15, r15
    1be0:	fa 94       	dec	r15
    1be2:	0f ef       	ldi	r16, 0xFF	; 255
    1be4:	1f ef       	ldi	r17, 0xFF	; 255
    1be6:	22 2d       	mov	r18, r2
    1be8:	33 2d       	mov	r19, r3
    1bea:	44 2d       	mov	r20, r4
    1bec:	55 2d       	mov	r21, r5
    1bee:	66 2d       	mov	r22, r6
    1bf0:	77 2d       	mov	r23, r7
    1bf2:	88 2d       	mov	r24, r8
    1bf4:	99 2d       	mov	r25, r9
    1bf6:	0e 94 64 1e 	call	0x3cc8	; 0x3cc8 <__divdi3>
    1bfa:	a2 2e       	mov	r10, r18
    1bfc:	b3 2e       	mov	r11, r19
    1bfe:	c4 2e       	mov	r12, r20
    1c00:	d5 2e       	mov	r13, r21
    1c02:	e6 2e       	mov	r14, r22
    1c04:	f7 2e       	mov	r15, r23
    1c06:	08 2f       	mov	r16, r24
    1c08:	19 2f       	mov	r17, r25
    1c0a:	2a 2d       	mov	r18, r10
    1c0c:	3b 2d       	mov	r19, r11
    1c0e:	4c 2d       	mov	r20, r12
    1c10:	5d 2d       	mov	r21, r13
    1c12:	6e 2d       	mov	r22, r14
    1c14:	7f 2d       	mov	r23, r15
    1c16:	80 2f       	mov	r24, r16
    1c18:	91 2f       	mov	r25, r17
    1c1a:	da 01       	movw	r26, r20
    1c1c:	c9 01       	movw	r24, r18
    1c1e:	2c a5       	ldd	r18, Y+44	; 0x2c
    1c20:	3d a5       	ldd	r19, Y+45	; 0x2d
    1c22:	2c 5e       	subi	r18, 0xEC	; 236
    1c24:	3f 4f       	sbci	r19, 0xFF	; 255
    1c26:	22 0f       	add	r18, r18
    1c28:	33 1f       	adc	r19, r19
    1c2a:	22 0f       	add	r18, r18
    1c2c:	33 1f       	adc	r19, r19
    1c2e:	22 54       	subi	r18, 0x42	; 66
    1c30:	3a 4f       	sbci	r19, 0xFA	; 250
    1c32:	f9 01       	movw	r30, r18
    1c34:	80 83       	st	Z, r24
    1c36:	91 83       	std	Z+1, r25	; 0x01
    1c38:	a2 83       	std	Z+2, r26	; 0x02
    1c3a:	b3 83       	std	Z+3, r27	; 0x03
    1c3c:	58 c0       	rjmp	.+176    	; 0x1cee <bmschip_getTemperature+0x7ae>
			}
			else
			{
				bms.temp.temp_transmit[2][i] = (sint32_t)((x-645000)/(-77));
    1c3e:	89 81       	ldd	r24, Y+1	; 0x01
    1c40:	28 2f       	mov	r18, r24
    1c42:	30 e0       	ldi	r19, 0x00	; 0
    1c44:	3f a7       	std	Y+47, r19	; 0x2f
    1c46:	2e a7       	std	Y+46, r18	; 0x2e
    1c48:	2b 85       	ldd	r18, Y+11	; 0x0b
    1c4a:	3c 85       	ldd	r19, Y+12	; 0x0c
    1c4c:	4d 85       	ldd	r20, Y+13	; 0x0d
    1c4e:	5e 85       	ldd	r21, Y+14	; 0x0e
    1c50:	6f 85       	ldd	r22, Y+15	; 0x0f
    1c52:	78 89       	ldd	r23, Y+16	; 0x10
    1c54:	89 89       	ldd	r24, Y+17	; 0x11
    1c56:	9a 89       	ldd	r25, Y+18	; 0x12
    1c58:	28 58       	subi	r18, 0x88	; 136
    1c5a:	37 4d       	sbci	r19, 0xD7	; 215
    1c5c:	49 40       	sbci	r20, 0x09	; 9
    1c5e:	51 09       	sbc	r21, r1
    1c60:	61 09       	sbc	r22, r1
    1c62:	71 09       	sbc	r23, r1
    1c64:	81 09       	sbc	r24, r1
    1c66:	91 09       	sbc	r25, r1
    1c68:	22 2e       	mov	r2, r18
    1c6a:	33 2e       	mov	r3, r19
    1c6c:	44 2e       	mov	r4, r20
    1c6e:	55 2e       	mov	r5, r21
    1c70:	66 2e       	mov	r6, r22
    1c72:	77 2e       	mov	r7, r23
    1c74:	88 2e       	mov	r8, r24
    1c76:	99 2e       	mov	r9, r25
    1c78:	0f 2e       	mov	r0, r31
    1c7a:	f3 eb       	ldi	r31, 0xB3	; 179
    1c7c:	af 2e       	mov	r10, r31
    1c7e:	f0 2d       	mov	r31, r0
    1c80:	bb 24       	eor	r11, r11
    1c82:	ba 94       	dec	r11
    1c84:	cc 24       	eor	r12, r12
    1c86:	ca 94       	dec	r12
    1c88:	dd 24       	eor	r13, r13
    1c8a:	da 94       	dec	r13
    1c8c:	ee 24       	eor	r14, r14
    1c8e:	ea 94       	dec	r14
    1c90:	ff 24       	eor	r15, r15
    1c92:	fa 94       	dec	r15
    1c94:	0f ef       	ldi	r16, 0xFF	; 255
    1c96:	1f ef       	ldi	r17, 0xFF	; 255
    1c98:	22 2d       	mov	r18, r2
    1c9a:	33 2d       	mov	r19, r3
    1c9c:	44 2d       	mov	r20, r4
    1c9e:	55 2d       	mov	r21, r5
    1ca0:	66 2d       	mov	r22, r6
    1ca2:	77 2d       	mov	r23, r7
    1ca4:	88 2d       	mov	r24, r8
    1ca6:	99 2d       	mov	r25, r9
    1ca8:	0e 94 64 1e 	call	0x3cc8	; 0x3cc8 <__divdi3>
    1cac:	a2 2e       	mov	r10, r18
    1cae:	b3 2e       	mov	r11, r19
    1cb0:	c4 2e       	mov	r12, r20
    1cb2:	d5 2e       	mov	r13, r21
    1cb4:	e6 2e       	mov	r14, r22
    1cb6:	f7 2e       	mov	r15, r23
    1cb8:	08 2f       	mov	r16, r24
    1cba:	19 2f       	mov	r17, r25
    1cbc:	2a 2d       	mov	r18, r10
    1cbe:	3b 2d       	mov	r19, r11
    1cc0:	4c 2d       	mov	r20, r12
    1cc2:	5d 2d       	mov	r21, r13
    1cc4:	6e 2d       	mov	r22, r14
    1cc6:	7f 2d       	mov	r23, r15
    1cc8:	80 2f       	mov	r24, r16
    1cca:	91 2f       	mov	r25, r17
    1ccc:	da 01       	movw	r26, r20
    1cce:	c9 01       	movw	r24, r18
    1cd0:	2e a5       	ldd	r18, Y+46	; 0x2e
    1cd2:	3f a5       	ldd	r19, Y+47	; 0x2f
    1cd4:	2c 5e       	subi	r18, 0xEC	; 236
    1cd6:	3f 4f       	sbci	r19, 0xFF	; 255
    1cd8:	22 0f       	add	r18, r18
    1cda:	33 1f       	adc	r19, r19
    1cdc:	22 0f       	add	r18, r18
    1cde:	33 1f       	adc	r19, r19
    1ce0:	22 54       	subi	r18, 0x42	; 66
    1ce2:	3a 4f       	sbci	r19, 0xFA	; 250
    1ce4:	f9 01       	movw	r30, r18
    1ce6:	80 83       	st	Z, r24
    1ce8:	91 83       	std	Z+1, r25	; 0x01
    1cea:	a2 83       	std	Z+2, r26	; 0x02
    1cec:	b3 83       	std	Z+3, r27	; 0x03
	
	//Nachbildung der Thermistorkennlinie und Berechnung der Temperatur
	
	//for(int k=0;k<5;k++) //Thermistor 1-5
	//{
		for(i=0; i<SLAVE_BOARDS; i++)
    1cee:	89 81       	ldd	r24, Y+1	; 0x01
    1cf0:	8f 5f       	subi	r24, 0xFF	; 255
    1cf2:	89 83       	std	Y+1, r24	; 0x01
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	84 30       	cpi	r24, 0x04	; 4
    1cf8:	08 f4       	brcc	.+2      	; 0x1cfc <bmschip_getTemperature+0x7bc>
    1cfa:	de cd       	rjmp	.-1092   	; 0x18b8 <bmschip_getTemperature+0x378>
		}
	//}
	
	
	//Maximaltemperatur
	max = 0;
    1cfc:	1a 82       	std	Y+2, r1	; 0x02
    1cfe:	1b 82       	std	Y+3, r1	; 0x03
    1d00:	1c 82       	std	Y+4, r1	; 0x04
    1d02:	1d 82       	std	Y+5, r1	; 0x05
	//for(int k = 0; k<5; k++)	//Thermistor 1-5
	//{
		for(i=0;i<SLAVE_BOARDS; i++)
    1d04:	19 82       	std	Y+1, r1	; 0x01
    1d06:	2e c0       	rjmp	.+92     	; 0x1d64 <bmschip_getTemperature+0x824>
		{
			if(max < bms.temp.temp_transmit[2][i])
    1d08:	89 81       	ldd	r24, Y+1	; 0x01
    1d0a:	88 2f       	mov	r24, r24
    1d0c:	90 e0       	ldi	r25, 0x00	; 0
    1d0e:	44 96       	adiw	r24, 0x14	; 20
    1d10:	88 0f       	add	r24, r24
    1d12:	99 1f       	adc	r25, r25
    1d14:	88 0f       	add	r24, r24
    1d16:	99 1f       	adc	r25, r25
    1d18:	82 54       	subi	r24, 0x42	; 66
    1d1a:	9a 4f       	sbci	r25, 0xFA	; 250
    1d1c:	fc 01       	movw	r30, r24
    1d1e:	20 81       	ld	r18, Z
    1d20:	31 81       	ldd	r19, Z+1	; 0x01
    1d22:	42 81       	ldd	r20, Z+2	; 0x02
    1d24:	53 81       	ldd	r21, Z+3	; 0x03
    1d26:	8a 81       	ldd	r24, Y+2	; 0x02
    1d28:	9b 81       	ldd	r25, Y+3	; 0x03
    1d2a:	ac 81       	ldd	r26, Y+4	; 0x04
    1d2c:	bd 81       	ldd	r27, Y+5	; 0x05
    1d2e:	82 17       	cp	r24, r18
    1d30:	93 07       	cpc	r25, r19
    1d32:	a4 07       	cpc	r26, r20
    1d34:	b5 07       	cpc	r27, r21
    1d36:	9c f4       	brge	.+38     	; 0x1d5e <bmschip_getTemperature+0x81e>
			{
				max = bms.temp.temp_transmit[2][i];
    1d38:	89 81       	ldd	r24, Y+1	; 0x01
    1d3a:	88 2f       	mov	r24, r24
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	44 96       	adiw	r24, 0x14	; 20
    1d40:	88 0f       	add	r24, r24
    1d42:	99 1f       	adc	r25, r25
    1d44:	88 0f       	add	r24, r24
    1d46:	99 1f       	adc	r25, r25
    1d48:	82 54       	subi	r24, 0x42	; 66
    1d4a:	9a 4f       	sbci	r25, 0xFA	; 250
    1d4c:	fc 01       	movw	r30, r24
    1d4e:	80 81       	ld	r24, Z
    1d50:	91 81       	ldd	r25, Z+1	; 0x01
    1d52:	a2 81       	ldd	r26, Z+2	; 0x02
    1d54:	b3 81       	ldd	r27, Z+3	; 0x03
    1d56:	8a 83       	std	Y+2, r24	; 0x02
    1d58:	9b 83       	std	Y+3, r25	; 0x03
    1d5a:	ac 83       	std	Y+4, r26	; 0x04
    1d5c:	bd 83       	std	Y+5, r27	; 0x05
	
	//Maximaltemperatur
	max = 0;
	//for(int k = 0; k<5; k++)	//Thermistor 1-5
	//{
		for(i=0;i<SLAVE_BOARDS; i++)
    1d5e:	89 81       	ldd	r24, Y+1	; 0x01
    1d60:	8f 5f       	subi	r24, 0xFF	; 255
    1d62:	89 83       	std	Y+1, r24	; 0x01
    1d64:	89 81       	ldd	r24, Y+1	; 0x01
    1d66:	84 30       	cpi	r24, 0x04	; 4
    1d68:	78 f2       	brcs	.-98     	; 0x1d08 <bmschip_getTemperature+0x7c8>
			{
				max = bms.temp.temp_transmit[2][i];
			}
		}		
	//}
	bms.temp.temp_max = max;
    1d6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d6c:	9b 81       	ldd	r25, Y+3	; 0x03
    1d6e:	ac 81       	ldd	r26, Y+4	; 0x04
    1d70:	bd 81       	ldd	r27, Y+5	; 0x05
    1d72:	80 93 3e 06 	sts	0x063E, r24	; 0x80063e <bms+0x255>
    1d76:	90 93 3f 06 	sts	0x063F, r25	; 0x80063f <bms+0x256>
    1d7a:	a0 93 40 06 	sts	0x0640, r26	; 0x800640 <bms+0x257>
    1d7e:	b0 93 41 06 	sts	0x0641, r27	; 0x800641 <bms+0x258>
	return 0;
    1d82:	80 e0       	ldi	r24, 0x00	; 0
}
    1d84:	af 96       	adiw	r28, 0x2f	; 47
    1d86:	0f b6       	in	r0, 0x3f	; 63
    1d88:	f8 94       	cli
    1d8a:	de bf       	out	0x3e, r29	; 62
    1d8c:	0f be       	out	0x3f, r0	; 63
    1d8e:	cd bf       	out	0x3d, r28	; 61
    1d90:	df 91       	pop	r29
    1d92:	cf 91       	pop	r28
    1d94:	1f 91       	pop	r17
    1d96:	0f 91       	pop	r16
    1d98:	ff 90       	pop	r15
    1d9a:	ef 90       	pop	r14
    1d9c:	df 90       	pop	r13
    1d9e:	cf 90       	pop	r12
    1da0:	bf 90       	pop	r11
    1da2:	af 90       	pop	r10
    1da4:	9f 90       	pop	r9
    1da6:	8f 90       	pop	r8
    1da8:	7f 90       	pop	r7
    1daa:	6f 90       	pop	r6
    1dac:	5f 90       	pop	r5
    1dae:	4f 90       	pop	r4
    1db0:	3f 90       	pop	r3
    1db2:	2f 90       	pop	r2
    1db4:	08 95       	ret

00001db6 <Zellen_pro_Board>:
// *****************************************************************************************

// *** Zellbelegung bestimmen **************************************************************
void Zellen_pro_Board(uint8_t *Cells)
{
    1db6:	cf 93       	push	r28
    1db8:	df 93       	push	r29
    1dba:	00 d0       	rcall	.+0      	; 0x1dbc <Zellen_pro_Board+0x6>
    1dbc:	00 d0       	rcall	.+0      	; 0x1dbe <Zellen_pro_Board+0x8>
    1dbe:	cd b7       	in	r28, 0x3d	; 61
    1dc0:	de b7       	in	r29, 0x3e	; 62
    1dc2:	9c 83       	std	Y+4, r25	; 0x04
    1dc4:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t i, i1;


	for(i=0; i<SLAVE_BOARDS; i++)
    1dc6:	19 82       	std	Y+1, r1	; 0x01
    1dc8:	38 c0       	rjmp	.+112    	; 0x1e3a <Zellen_pro_Board+0x84>
	{
		Cells[i] = 0;
    1dca:	89 81       	ldd	r24, Y+1	; 0x01
    1dcc:	88 2f       	mov	r24, r24
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	2b 81       	ldd	r18, Y+3	; 0x03
    1dd2:	3c 81       	ldd	r19, Y+4	; 0x04
    1dd4:	82 0f       	add	r24, r18
    1dd6:	93 1f       	adc	r25, r19
    1dd8:	fc 01       	movw	r30, r24
    1dda:	10 82       	st	Z, r1
		for(i1=0; i1<12; i1++)
    1ddc:	1a 82       	std	Y+2, r1	; 0x02
    1dde:	27 c0       	rjmp	.+78     	; 0x1e2e <Zellen_pro_Board+0x78>
		{
			if(cells_per_board[i] & (1<<i1))
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	88 2f       	mov	r24, r24
    1de4:	90 e0       	ldi	r25, 0x00	; 0
    1de6:	88 0f       	add	r24, r24
    1de8:	99 1f       	adc	r25, r25
    1dea:	87 5c       	subi	r24, 0xC7	; 199
    1dec:	9e 4f       	sbci	r25, 0xFE	; 254
    1dee:	fc 01       	movw	r30, r24
    1df0:	80 81       	ld	r24, Z
    1df2:	91 81       	ldd	r25, Z+1	; 0x01
    1df4:	2a 81       	ldd	r18, Y+2	; 0x02
    1df6:	42 2f       	mov	r20, r18
    1df8:	50 e0       	ldi	r21, 0x00	; 0
    1dfa:	21 e0       	ldi	r18, 0x01	; 1
    1dfc:	30 e0       	ldi	r19, 0x00	; 0
    1dfe:	02 c0       	rjmp	.+4      	; 0x1e04 <Zellen_pro_Board+0x4e>
    1e00:	22 0f       	add	r18, r18
    1e02:	33 1f       	adc	r19, r19
    1e04:	4a 95       	dec	r20
    1e06:	e2 f7       	brpl	.-8      	; 0x1e00 <Zellen_pro_Board+0x4a>
    1e08:	82 23       	and	r24, r18
    1e0a:	93 23       	and	r25, r19
    1e0c:	89 2b       	or	r24, r25
    1e0e:	61 f0       	breq	.+24     	; 0x1e28 <Zellen_pro_Board+0x72>
			{	
				Cells[i]++;
    1e10:	89 81       	ldd	r24, Y+1	; 0x01
    1e12:	88 2f       	mov	r24, r24
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	2b 81       	ldd	r18, Y+3	; 0x03
    1e18:	3c 81       	ldd	r19, Y+4	; 0x04
    1e1a:	82 0f       	add	r24, r18
    1e1c:	93 1f       	adc	r25, r19
    1e1e:	fc 01       	movw	r30, r24
    1e20:	20 81       	ld	r18, Z
    1e22:	2f 5f       	subi	r18, 0xFF	; 255
    1e24:	fc 01       	movw	r30, r24
    1e26:	20 83       	st	Z, r18


	for(i=0; i<SLAVE_BOARDS; i++)
	{
		Cells[i] = 0;
		for(i1=0; i1<12; i1++)
    1e28:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2a:	8f 5f       	subi	r24, 0xFF	; 255
    1e2c:	8a 83       	std	Y+2, r24	; 0x02
    1e2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e30:	8c 30       	cpi	r24, 0x0C	; 12
    1e32:	b0 f2       	brcs	.-84     	; 0x1de0 <Zellen_pro_Board+0x2a>
void Zellen_pro_Board(uint8_t *Cells)
{
	uint8_t i, i1;


	for(i=0; i<SLAVE_BOARDS; i++)
    1e34:	89 81       	ldd	r24, Y+1	; 0x01
    1e36:	8f 5f       	subi	r24, 0xFF	; 255
    1e38:	89 83       	std	Y+1, r24	; 0x01
    1e3a:	89 81       	ldd	r24, Y+1	; 0x01
    1e3c:	84 30       	cpi	r24, 0x04	; 4
    1e3e:	28 f2       	brcs	.-118    	; 0x1dca <Zellen_pro_Board+0x14>
			{	
				Cells[i]++;
			}
		}
	}	
}
    1e40:	00 00       	nop
    1e42:	0f 90       	pop	r0
    1e44:	0f 90       	pop	r0
    1e46:	0f 90       	pop	r0
    1e48:	0f 90       	pop	r0
    1e4a:	df 91       	pop	r29
    1e4c:	cf 91       	pop	r28
    1e4e:	08 95       	ret

00001e50 <Get_HV_Request_Status>:
uint8_t can_tx_flags;
static uint8_t hv_request = 0;
static uint8_t error_acknowledge = 0;

uint8_t Get_HV_Request_Status()
{
    1e50:	cf 93       	push	r28
    1e52:	df 93       	push	r29
    1e54:	cd b7       	in	r28, 0x3d	; 61
    1e56:	de b7       	in	r29, 0x3e	; 62
	return hv_request;
    1e58:	80 91 5a 03 	lds	r24, 0x035A	; 0x80035a <__data_end>
}
    1e5c:	df 91       	pop	r29
    1e5e:	cf 91       	pop	r28
    1e60:	08 95       	ret

00001e62 <Reset_HV_Request>:

void Reset_HV_Request()
{
    1e62:	cf 93       	push	r28
    1e64:	df 93       	push	r29
    1e66:	cd b7       	in	r28, 0x3d	; 61
    1e68:	de b7       	in	r29, 0x3e	; 62
	hv_request = HV_NOREQUEST;
    1e6a:	10 92 5a 03 	sts	0x035A, r1	; 0x80035a <__data_end>
}
    1e6e:	00 00       	nop
    1e70:	df 91       	pop	r29
    1e72:	cf 91       	pop	r28
    1e74:	08 95       	ret

00001e76 <Get_Error_Acknowledge_Status>:

uint8_t Get_Error_Acknowledge_Status()
{
    1e76:	cf 93       	push	r28
    1e78:	df 93       	push	r29
    1e7a:	cd b7       	in	r28, 0x3d	; 61
    1e7c:	de b7       	in	r29, 0x3e	; 62
	return error_acknowledge;
    1e7e:	80 91 5b 03 	lds	r24, 0x035B	; 0x80035b <error_acknowledge>
}
    1e82:	df 91       	pop	r29
    1e84:	cf 91       	pop	r28
    1e86:	08 95       	ret

00001e88 <Reset_Error_Acknowledge>:

void Reset_Error_Acknowledge()
{
    1e88:	cf 93       	push	r28
    1e8a:	df 93       	push	r29
    1e8c:	cd b7       	in	r28, 0x3d	; 61
    1e8e:	de b7       	in	r29, 0x3e	; 62
	error_acknowledge = NOERRORACKNOWLEDGE;
    1e90:	10 92 5b 03 	sts	0x035B, r1	; 0x80035b <error_acknowledge>
}
    1e94:	00 00       	nop
    1e96:	df 91       	pop	r29
    1e98:	cf 91       	pop	r28
    1e9a:	08 95       	ret

00001e9c <can_init>:

void can_init(uint16_t kbaudrate)
{
    1e9c:	cf 93       	push	r28
    1e9e:	df 93       	push	r29
    1ea0:	00 d0       	rcall	.+0      	; 0x1ea2 <can_init+0x6>
    1ea2:	1f 92       	push	r1
    1ea4:	cd b7       	in	r28, 0x3d	; 61
    1ea6:	de b7       	in	r29, 0x3e	; 62
    1ea8:	9b 83       	std	Y+3, r25	; 0x03
    1eaa:	8a 83       	std	Y+2, r24	; 0x02
	CANGCON = 0x00;		// disable CAN
    1eac:	88 ed       	ldi	r24, 0xD8	; 216
    1eae:	90 e0       	ldi	r25, 0x00	; 0
    1eb0:	fc 01       	movw	r30, r24
    1eb2:	10 82       	st	Z, r1
	// set bit-timing registers
	// configure baudrate (SP=81.3%): single sample, SJW=2, PRS=6, PHS1=6, PHS2=3
	if(kbaudrate == 1000) 			// 1 MBit/s (87.5%)
    1eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb6:	9b 81       	ldd	r25, Y+3	; 0x03
    1eb8:	88 3e       	cpi	r24, 0xE8	; 232
    1eba:	93 40       	sbci	r25, 0x03	; 3
    1ebc:	79 f4       	brne	.+30     	; 0x1edc <can_init+0x40>
	{
		CANBT1 = 0x00;
    1ebe:	82 ee       	ldi	r24, 0xE2	; 226
    1ec0:	90 e0       	ldi	r25, 0x00	; 0
    1ec2:	fc 01       	movw	r30, r24
    1ec4:	10 82       	st	Z, r1
		CANBT2 = 0x0A;
    1ec6:	83 ee       	ldi	r24, 0xE3	; 227
    1ec8:	90 e0       	ldi	r25, 0x00	; 0
    1eca:	2a e0       	ldi	r18, 0x0A	; 10
    1ecc:	fc 01       	movw	r30, r24
    1ece:	20 83       	st	Z, r18
		CANBT3 = 0x1C;
    1ed0:	84 ee       	ldi	r24, 0xE4	; 228
    1ed2:	90 e0       	ldi	r25, 0x00	; 0
    1ed4:	2c e1       	ldi	r18, 0x1C	; 28
    1ed6:	fc 01       	movw	r30, r24
    1ed8:	20 83       	st	Z, r18
    1eda:	39 c0       	rjmp	.+114    	; 0x1f4e <can_init+0xb2>
	} 
	else if(kbaudrate == 500)		// 500 kBit/s
    1edc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ede:	9b 81       	ldd	r25, Y+3	; 0x03
    1ee0:	84 3f       	cpi	r24, 0xF4	; 244
    1ee2:	91 40       	sbci	r25, 0x01	; 1
    1ee4:	81 f4       	brne	.+32     	; 0x1f06 <can_init+0x6a>
	{
		CANBT1 = 0x02;
    1ee6:	82 ee       	ldi	r24, 0xE2	; 226
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	22 e0       	ldi	r18, 0x02	; 2
    1eec:	fc 01       	movw	r30, r24
    1eee:	20 83       	st	Z, r18
		CANBT2 = 0x2A;
    1ef0:	83 ee       	ldi	r24, 0xE3	; 227
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	2a e2       	ldi	r18, 0x2A	; 42
    1ef6:	fc 01       	movw	r30, r24
    1ef8:	20 83       	st	Z, r18
		CANBT3 = 0x2A;
    1efa:	84 ee       	ldi	r24, 0xE4	; 228
    1efc:	90 e0       	ldi	r25, 0x00	; 0
    1efe:	2a e2       	ldi	r18, 0x2A	; 42
    1f00:	fc 01       	movw	r30, r24
    1f02:	20 83       	st	Z, r18
    1f04:	24 c0       	rjmp	.+72     	; 0x1f4e <can_init+0xb2>
	} 
	else if(kbaudrate == 250)		// 250 kBit/s
    1f06:	8a 81       	ldd	r24, Y+2	; 0x02
    1f08:	9b 81       	ldd	r25, Y+3	; 0x03
    1f0a:	8a 3f       	cpi	r24, 0xFA	; 250
    1f0c:	91 05       	cpc	r25, r1
    1f0e:	81 f4       	brne	.+32     	; 0x1f30 <can_init+0x94>
	{
		CANBT1 = 0x06;
    1f10:	82 ee       	ldi	r24, 0xE2	; 226
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	26 e0       	ldi	r18, 0x06	; 6
    1f16:	fc 01       	movw	r30, r24
    1f18:	20 83       	st	Z, r18
		CANBT2 = 0x2A;
    1f1a:	83 ee       	ldi	r24, 0xE3	; 227
    1f1c:	90 e0       	ldi	r25, 0x00	; 0
    1f1e:	2a e2       	ldi	r18, 0x2A	; 42
    1f20:	fc 01       	movw	r30, r24
    1f22:	20 83       	st	Z, r18
		CANBT3 = 0x2A;
    1f24:	84 ee       	ldi	r24, 0xE4	; 228
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	2a e2       	ldi	r18, 0x2A	; 42
    1f2a:	fc 01       	movw	r30, r24
    1f2c:	20 83       	st	Z, r18
    1f2e:	0f c0       	rjmp	.+30     	; 0x1f4e <can_init+0xb2>
	} 
	else 							// 125 kBit/s
	{
		CANBT1 = 0x0E;
    1f30:	82 ee       	ldi	r24, 0xE2	; 226
    1f32:	90 e0       	ldi	r25, 0x00	; 0
    1f34:	2e e0       	ldi	r18, 0x0E	; 14
    1f36:	fc 01       	movw	r30, r24
    1f38:	20 83       	st	Z, r18
		CANBT2 = 0x2A;
    1f3a:	83 ee       	ldi	r24, 0xE3	; 227
    1f3c:	90 e0       	ldi	r25, 0x00	; 0
    1f3e:	2a e2       	ldi	r18, 0x2A	; 42
    1f40:	fc 01       	movw	r30, r24
    1f42:	20 83       	st	Z, r18
		CANBT3 = 0x2A;
    1f44:	84 ee       	ldi	r24, 0xE4	; 228
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	2a e2       	ldi	r18, 0x2A	; 42
    1f4a:	fc 01       	movw	r30, r24
    1f4c:	20 83       	st	Z, r18
	}
	
	// init all MOb's, use MOb's #5 & #4 to send, MOb's #0..#3 to receive
	for(uint8_t i = 0; i < 6; i++) 
    1f4e:	19 82       	std	Y+1, r1	; 0x01
    1f50:	e4 c0       	rjmp	.+456    	; 0x211a <can_init+0x27e>
	{
		CANPAGE = (i << 4);		// select MOb
    1f52:	8d ee       	ldi	r24, 0xED	; 237
    1f54:	90 e0       	ldi	r25, 0x00	; 0
    1f56:	29 81       	ldd	r18, Y+1	; 0x01
    1f58:	22 95       	swap	r18
    1f5a:	20 7f       	andi	r18, 0xF0	; 240
    1f5c:	fc 01       	movw	r30, r24
    1f5e:	20 83       	st	Z, r18
		CANSTMOB = 0;			// status: clear
    1f60:	8e ee       	ldi	r24, 0xEE	; 238
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	fc 01       	movw	r30, r24
    1f66:	10 82       	st	Z, r1
		if(i < 4)
    1f68:	89 81       	ldd	r24, Y+1	; 0x01
    1f6a:	84 30       	cpi	r24, 0x04	; 4
    1f6c:	08 f0       	brcs	.+2      	; 0x1f70 <can_init+0xd4>
    1f6e:	ae c0       	rjmp	.+348    	; 0x20cc <can_init+0x230>
		{ 
			CANCDMOB = 0x80;	// ctrl: enable reception
    1f70:	8f ee       	ldi	r24, 0xEF	; 239
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	20 e8       	ldi	r18, 0x80	; 128
    1f76:	fc 01       	movw	r30, r24
    1f78:	20 83       	st	Z, r18
			
			switch(i)
    1f7a:	89 81       	ldd	r24, Y+1	; 0x01
    1f7c:	88 2f       	mov	r24, r24
    1f7e:	90 e0       	ldi	r25, 0x00	; 0
    1f80:	81 30       	cpi	r24, 0x01	; 1
    1f82:	91 05       	cpc	r25, r1
    1f84:	99 f1       	breq	.+102    	; 0x1fec <can_init+0x150>
    1f86:	82 30       	cpi	r24, 0x02	; 2
    1f88:	91 05       	cpc	r25, r1
    1f8a:	1c f4       	brge	.+6      	; 0x1f92 <can_init+0xf6>
    1f8c:	89 2b       	or	r24, r25
    1f8e:	49 f0       	breq	.+18     	; 0x1fa2 <can_init+0x106>
    1f90:	c1 c0       	rjmp	.+386    	; 0x2114 <can_init+0x278>
    1f92:	82 30       	cpi	r24, 0x02	; 2
    1f94:	91 05       	cpc	r25, r1
    1f96:	09 f4       	brne	.+2      	; 0x1f9a <can_init+0xfe>
    1f98:	4e c0       	rjmp	.+156    	; 0x2036 <can_init+0x19a>
    1f9a:	03 97       	sbiw	r24, 0x03	; 3
    1f9c:	09 f4       	brne	.+2      	; 0x1fa0 <can_init+0x104>
    1f9e:	70 c0       	rjmp	.+224    	; 0x2080 <can_init+0x1e4>
    1fa0:	b9 c0       	rjmp	.+370    	; 0x2114 <can_init+0x278>
			{
				case 0:								//MOB0 Receive IDs 0x000-0x007
						//clear acceptance code
						CANIDT4 = 0;
    1fa2:	80 ef       	ldi	r24, 0xF0	; 240
    1fa4:	90 e0       	ldi	r25, 0x00	; 0
    1fa6:	fc 01       	movw	r30, r24
    1fa8:	10 82       	st	Z, r1
						CANIDT3 = 0;
    1faa:	81 ef       	ldi	r24, 0xF1	; 241
    1fac:	90 e0       	ldi	r25, 0x00	; 0
    1fae:	fc 01       	movw	r30, r24
    1fb0:	10 82       	st	Z, r1
						CANIDT2 = 0;
    1fb2:	82 ef       	ldi	r24, 0xF2	; 242
    1fb4:	90 e0       	ldi	r25, 0x00	; 0
    1fb6:	fc 01       	movw	r30, r24
    1fb8:	10 82       	st	Z, r1
						CANIDT1 = 0;
    1fba:	83 ef       	ldi	r24, 0xF3	; 243
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	fc 01       	movw	r30, r24
    1fc0:	10 82       	st	Z, r1
						
						//clear acceptance mask
						CANIDM4 = 0xFF;
    1fc2:	84 ef       	ldi	r24, 0xF4	; 244
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	2f ef       	ldi	r18, 0xFF	; 255
    1fc8:	fc 01       	movw	r30, r24
    1fca:	20 83       	st	Z, r18
						CANIDM3 = 0xFF;
    1fcc:	85 ef       	ldi	r24, 0xF5	; 245
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	2f ef       	ldi	r18, 0xFF	; 255
    1fd2:	fc 01       	movw	r30, r24
    1fd4:	20 83       	st	Z, r18
						CANIDM2 = 0x1F;
    1fd6:	86 ef       	ldi	r24, 0xF6	; 246
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	2f e1       	ldi	r18, 0x1F	; 31
    1fdc:	fc 01       	movw	r30, r24
    1fde:	20 83       	st	Z, r18
						CANIDM1 = 0xFF;
    1fe0:	87 ef       	ldi	r24, 0xF7	; 247
    1fe2:	90 e0       	ldi	r25, 0x00	; 0
    1fe4:	2f ef       	ldi	r18, 0xFF	; 255
    1fe6:	fc 01       	movw	r30, r24
    1fe8:	20 83       	st	Z, r18
				break;
    1fea:	94 c0       	rjmp	.+296    	; 0x2114 <can_init+0x278>
				case 1:
						//clear acceptance code		//MOB1 Receive ID 0x521
						CANIDT4 = 0x00;
    1fec:	80 ef       	ldi	r24, 0xF0	; 240
    1fee:	90 e0       	ldi	r25, 0x00	; 0
    1ff0:	fc 01       	movw	r30, r24
    1ff2:	10 82       	st	Z, r1
						CANIDT3 = 0x00;
    1ff4:	81 ef       	ldi	r24, 0xF1	; 241
    1ff6:	90 e0       	ldi	r25, 0x00	; 0
    1ff8:	fc 01       	movw	r30, r24
    1ffa:	10 82       	st	Z, r1
						CANIDT2 = 0x00;
    1ffc:	82 ef       	ldi	r24, 0xF2	; 242
    1ffe:	90 e0       	ldi	r25, 0x00	; 0
    2000:	fc 01       	movw	r30, r24
    2002:	10 82       	st	Z, r1
						CANIDT1 = 0x00;
    2004:	83 ef       	ldi	r24, 0xF3	; 243
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	fc 01       	movw	r30, r24
    200a:	10 82       	st	Z, r1
							
						//clear acceptance mask
						CANIDM4 = 0xFF;
    200c:	84 ef       	ldi	r24, 0xF4	; 244
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	2f ef       	ldi	r18, 0xFF	; 255
    2012:	fc 01       	movw	r30, r24
    2014:	20 83       	st	Z, r18
						CANIDM3 = 0xFF;
    2016:	85 ef       	ldi	r24, 0xF5	; 245
    2018:	90 e0       	ldi	r25, 0x00	; 0
    201a:	2f ef       	ldi	r18, 0xFF	; 255
    201c:	fc 01       	movw	r30, r24
    201e:	20 83       	st	Z, r18
						CANIDM2 = 0xFF;
    2020:	86 ef       	ldi	r24, 0xF6	; 246
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	2f ef       	ldi	r18, 0xFF	; 255
    2026:	fc 01       	movw	r30, r24
    2028:	20 83       	st	Z, r18
						CANIDM1 = 0xFF;
    202a:	87 ef       	ldi	r24, 0xF7	; 247
    202c:	90 e0       	ldi	r25, 0x00	; 0
    202e:	2f ef       	ldi	r18, 0xFF	; 255
    2030:	fc 01       	movw	r30, r24
    2032:	20 83       	st	Z, r18
				break;
    2034:	6f c0       	rjmp	.+222    	; 0x2114 <can_init+0x278>
				case 2:
						//clear acceptance code
						CANIDT4 = 0;
    2036:	80 ef       	ldi	r24, 0xF0	; 240
    2038:	90 e0       	ldi	r25, 0x00	; 0
    203a:	fc 01       	movw	r30, r24
    203c:	10 82       	st	Z, r1
						CANIDT3 = 0;
    203e:	81 ef       	ldi	r24, 0xF1	; 241
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	fc 01       	movw	r30, r24
    2044:	10 82       	st	Z, r1
						CANIDT2 = 0;
    2046:	82 ef       	ldi	r24, 0xF2	; 242
    2048:	90 e0       	ldi	r25, 0x00	; 0
    204a:	fc 01       	movw	r30, r24
    204c:	10 82       	st	Z, r1
						CANIDT1 = 0;
    204e:	83 ef       	ldi	r24, 0xF3	; 243
    2050:	90 e0       	ldi	r25, 0x00	; 0
    2052:	fc 01       	movw	r30, r24
    2054:	10 82       	st	Z, r1
							
						//clear acceptance mask
						CANIDM4 = 0xFF;
    2056:	84 ef       	ldi	r24, 0xF4	; 244
    2058:	90 e0       	ldi	r25, 0x00	; 0
    205a:	2f ef       	ldi	r18, 0xFF	; 255
    205c:	fc 01       	movw	r30, r24
    205e:	20 83       	st	Z, r18
						CANIDM3 = 0xFF;
    2060:	85 ef       	ldi	r24, 0xF5	; 245
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	2f ef       	ldi	r18, 0xFF	; 255
    2066:	fc 01       	movw	r30, r24
    2068:	20 83       	st	Z, r18
						CANIDM2 = 0xFF;
    206a:	86 ef       	ldi	r24, 0xF6	; 246
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	2f ef       	ldi	r18, 0xFF	; 255
    2070:	fc 01       	movw	r30, r24
    2072:	20 83       	st	Z, r18
						CANIDM1 = 0xFF;
    2074:	87 ef       	ldi	r24, 0xF7	; 247
    2076:	90 e0       	ldi	r25, 0x00	; 0
    2078:	2f ef       	ldi	r18, 0xFF	; 255
    207a:	fc 01       	movw	r30, r24
    207c:	20 83       	st	Z, r18
				break;
    207e:	4a c0       	rjmp	.+148    	; 0x2114 <can_init+0x278>
				case 3:
						//clear acceptance code
						CANIDT4 = 0;
    2080:	80 ef       	ldi	r24, 0xF0	; 240
    2082:	90 e0       	ldi	r25, 0x00	; 0
    2084:	fc 01       	movw	r30, r24
    2086:	10 82       	st	Z, r1
						CANIDT3 = 0;
    2088:	81 ef       	ldi	r24, 0xF1	; 241
    208a:	90 e0       	ldi	r25, 0x00	; 0
    208c:	fc 01       	movw	r30, r24
    208e:	10 82       	st	Z, r1
						CANIDT2 = 0;
    2090:	82 ef       	ldi	r24, 0xF2	; 242
    2092:	90 e0       	ldi	r25, 0x00	; 0
    2094:	fc 01       	movw	r30, r24
    2096:	10 82       	st	Z, r1
						CANIDT1 = 0;
    2098:	83 ef       	ldi	r24, 0xF3	; 243
    209a:	90 e0       	ldi	r25, 0x00	; 0
    209c:	fc 01       	movw	r30, r24
    209e:	10 82       	st	Z, r1
							
						//clear acceptance mask
						CANIDM4 = 0xFF;
    20a0:	84 ef       	ldi	r24, 0xF4	; 244
    20a2:	90 e0       	ldi	r25, 0x00	; 0
    20a4:	2f ef       	ldi	r18, 0xFF	; 255
    20a6:	fc 01       	movw	r30, r24
    20a8:	20 83       	st	Z, r18
						CANIDM3 = 0xFF;
    20aa:	85 ef       	ldi	r24, 0xF5	; 245
    20ac:	90 e0       	ldi	r25, 0x00	; 0
    20ae:	2f ef       	ldi	r18, 0xFF	; 255
    20b0:	fc 01       	movw	r30, r24
    20b2:	20 83       	st	Z, r18
						CANIDM2 = 0xFF;
    20b4:	86 ef       	ldi	r24, 0xF6	; 246
    20b6:	90 e0       	ldi	r25, 0x00	; 0
    20b8:	2f ef       	ldi	r18, 0xFF	; 255
    20ba:	fc 01       	movw	r30, r24
    20bc:	20 83       	st	Z, r18
						CANIDM1 = 0xFF;
    20be:	87 ef       	ldi	r24, 0xF7	; 247
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	2f ef       	ldi	r18, 0xFF	; 255
    20c4:	fc 01       	movw	r30, r24
    20c6:	20 83       	st	Z, r18
				break;
    20c8:	00 00       	nop
    20ca:	24 c0       	rjmp	.+72     	; 0x2114 <can_init+0x278>
			}
		}
		else
		{ 
			CANCDMOB = 0;		// ctrl: disable MOb
    20cc:	8f ee       	ldi	r24, 0xEF	; 239
    20ce:	90 e0       	ldi	r25, 0x00	; 0
    20d0:	fc 01       	movw	r30, r24
    20d2:	10 82       	st	Z, r1
			
			//clear acceptance code
			CANIDT4 = 0;
    20d4:	80 ef       	ldi	r24, 0xF0	; 240
    20d6:	90 e0       	ldi	r25, 0x00	; 0
    20d8:	fc 01       	movw	r30, r24
    20da:	10 82       	st	Z, r1
			CANIDT3 = 0;
    20dc:	81 ef       	ldi	r24, 0xF1	; 241
    20de:	90 e0       	ldi	r25, 0x00	; 0
    20e0:	fc 01       	movw	r30, r24
    20e2:	10 82       	st	Z, r1
			CANIDT2 = 0;
    20e4:	82 ef       	ldi	r24, 0xF2	; 242
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	fc 01       	movw	r30, r24
    20ea:	10 82       	st	Z, r1
			CANIDT1 = 0;
    20ec:	83 ef       	ldi	r24, 0xF3	; 243
    20ee:	90 e0       	ldi	r25, 0x00	; 0
    20f0:	fc 01       	movw	r30, r24
    20f2:	10 82       	st	Z, r1
					
			//clear acceptance mask
			CANIDM4 = 0;
    20f4:	84 ef       	ldi	r24, 0xF4	; 244
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	fc 01       	movw	r30, r24
    20fa:	10 82       	st	Z, r1
			CANIDM3 = 0;
    20fc:	85 ef       	ldi	r24, 0xF5	; 245
    20fe:	90 e0       	ldi	r25, 0x00	; 0
    2100:	fc 01       	movw	r30, r24
    2102:	10 82       	st	Z, r1
			CANIDM2 = 0;
    2104:	86 ef       	ldi	r24, 0xF6	; 246
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	fc 01       	movw	r30, r24
    210a:	10 82       	st	Z, r1
			CANIDM1 = 0;
    210c:	87 ef       	ldi	r24, 0xF7	; 247
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	fc 01       	movw	r30, r24
    2112:	10 82       	st	Z, r1
		CANBT2 = 0x2A;
		CANBT3 = 0x2A;
	}
	
	// init all MOb's, use MOb's #5 & #4 to send, MOb's #0..#3 to receive
	for(uint8_t i = 0; i < 6; i++) 
    2114:	89 81       	ldd	r24, Y+1	; 0x01
    2116:	8f 5f       	subi	r24, 0xFF	; 255
    2118:	89 83       	std	Y+1, r24	; 0x01
    211a:	89 81       	ldd	r24, Y+1	; 0x01
    211c:	86 30       	cpi	r24, 0x06	; 6
    211e:	08 f4       	brcc	.+2      	; 0x2122 <can_init+0x286>
    2120:	18 cf       	rjmp	.-464    	; 0x1f52 <can_init+0xb6>
	}
	//#ifdef CAN_LISTEN_ONLY
	//	CANGCON = 0x0A;		// set ListeningOnlyMode, no TX, no ACK
	//#else
	
	CANGCON = 0x02;		// enable CAN
    2122:	88 ed       	ldi	r24, 0xD8	; 216
    2124:	90 e0       	ldi	r25, 0x00	; 0
    2126:	22 e0       	ldi	r18, 0x02	; 2
    2128:	fc 01       	movw	r30, r24
    212a:	20 83       	st	Z, r18
	//#endif
}
    212c:	00 00       	nop
    212e:	0f 90       	pop	r0
    2130:	0f 90       	pop	r0
    2132:	0f 90       	pop	r0
    2134:	df 91       	pop	r29
    2136:	cf 91       	pop	r28
    2138:	08 95       	ret

0000213a <can_receive_message>:
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
uint8_t can_receive_message(uint32_t *id, uint8_t *len, uint64_t *can_data)
{
    213a:	cf 93       	push	r28
    213c:	df 93       	push	r29
    213e:	cd b7       	in	r28, 0x3d	; 61
    2140:	de b7       	in	r29, 0x3e	; 62
    2142:	61 97       	sbiw	r28, 0x11	; 17
    2144:	0f b6       	in	r0, 0x3f	; 63
    2146:	f8 94       	cli
    2148:	de bf       	out	0x3e, r29	; 62
    214a:	0f be       	out	0x3f, r0	; 63
    214c:	cd bf       	out	0x3d, r28	; 61
    214e:	9d 87       	std	Y+13, r25	; 0x0d
    2150:	8c 87       	std	Y+12, r24	; 0x0c
    2152:	7f 87       	std	Y+15, r23	; 0x0f
    2154:	6e 87       	std	Y+14, r22	; 0x0e
    2156:	59 8b       	std	Y+17, r21	; 0x11
    2158:	48 8b       	std	Y+16, r20	; 0x10
	uint8_t cs, return_value = 0;
    215a:	19 82       	std	Y+1, r1	; 0x01
	uint8_t *data_ptr = (uint8_t*) can_data;
    215c:	88 89       	ldd	r24, Y+16	; 0x10
    215e:	99 89       	ldd	r25, Y+17	; 0x11
    2160:	9b 83       	std	Y+3, r25	; 0x03
    2162:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t mob;
	for(mob = 0; mob < 4; mob++)	// check receive buffers of the CAN
    2164:	1c 82       	std	Y+4, r1	; 0x04
    2166:	bb c0       	rjmp	.+374    	; 0x22de <can_receive_message+0x1a4>
	{ 
		CANPAGE = (mob << 4);		// select MOb
    2168:	8d ee       	ldi	r24, 0xED	; 237
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	2c 81       	ldd	r18, Y+4	; 0x04
    216e:	22 95       	swap	r18
    2170:	20 7f       	andi	r18, 0xF0	; 240
    2172:	fc 01       	movw	r30, r24
    2174:	20 83       	st	Z, r18
		cs = CANEN2 >> mob;			// get status of MOb
    2176:	8c ed       	ldi	r24, 0xDC	; 220
    2178:	90 e0       	ldi	r25, 0x00	; 0
    217a:	fc 01       	movw	r30, r24
    217c:	80 81       	ld	r24, Z
    217e:	88 2f       	mov	r24, r24
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	2c 81       	ldd	r18, Y+4	; 0x04
    2184:	22 2f       	mov	r18, r18
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	02 c0       	rjmp	.+4      	; 0x218e <can_receive_message+0x54>
    218a:	95 95       	asr	r25
    218c:	87 95       	ror	r24
    218e:	2a 95       	dec	r18
    2190:	e2 f7       	brpl	.-8      	; 0x218a <can_receive_message+0x50>
    2192:	8e 83       	std	Y+6, r24	; 0x06
		if ((cs & 0x01) == 0)		// MOb not busy? -> data received!
    2194:	8e 81       	ldd	r24, Y+6	; 0x06
    2196:	88 2f       	mov	r24, r24
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	81 70       	andi	r24, 0x01	; 1
    219c:	99 27       	eor	r25, r25
    219e:	89 2b       	or	r24, r25
    21a0:	09 f0       	breq	.+2      	; 0x21a4 <can_receive_message+0x6a>
    21a2:	9a c0       	rjmp	.+308    	; 0x22d8 <can_receive_message+0x19e>
		{
			uint8_t inf = CANCDMOB;
    21a4:	8f ee       	ldi	r24, 0xEF	; 239
    21a6:	90 e0       	ldi	r25, 0x00	; 0
    21a8:	fc 01       	movw	r30, r24
    21aa:	80 81       	ld	r24, Z
    21ac:	8f 83       	std	Y+7, r24	; 0x07
			*len = inf & 0x0f;		//save DLC
    21ae:	8f 81       	ldd	r24, Y+7	; 0x07
    21b0:	28 2f       	mov	r18, r24
    21b2:	2f 70       	andi	r18, 0x0F	; 15
    21b4:	8e 85       	ldd	r24, Y+14	; 0x0e
    21b6:	9f 85       	ldd	r25, Y+15	; 0x0f
    21b8:	fc 01       	movw	r30, r24
    21ba:	20 83       	st	Z, r18
			if(*len > 8) *len = 8;
    21bc:	8e 85       	ldd	r24, Y+14	; 0x0e
    21be:	9f 85       	ldd	r25, Y+15	; 0x0f
    21c0:	fc 01       	movw	r30, r24
    21c2:	80 81       	ld	r24, Z
    21c4:	89 30       	cpi	r24, 0x09	; 9
    21c6:	28 f0       	brcs	.+10     	; 0x21d2 <can_receive_message+0x98>
    21c8:	8e 85       	ldd	r24, Y+14	; 0x0e
    21ca:	9f 85       	ldd	r25, Y+15	; 0x0f
    21cc:	28 e0       	ldi	r18, 0x08	; 8
    21ce:	fc 01       	movw	r30, r24
    21d0:	20 83       	st	Z, r18
			if((inf & 0x10) == 0)	//standard ID?
    21d2:	8f 81       	ldd	r24, Y+7	; 0x07
    21d4:	88 2f       	mov	r24, r24
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	80 71       	andi	r24, 0x10	; 16
    21da:	99 27       	eor	r25, r25
    21dc:	89 2b       	or	r24, r25
    21de:	19 f5       	brne	.+70     	; 0x2226 <can_receive_message+0xec>
				*id = (((uint16_t)CANIDT1) << 3) + (CANIDT2 >> 5);
    21e0:	83 ef       	ldi	r24, 0xF3	; 243
    21e2:	90 e0       	ldi	r25, 0x00	; 0
    21e4:	fc 01       	movw	r30, r24
    21e6:	80 81       	ld	r24, Z
    21e8:	88 2f       	mov	r24, r24
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	9c 01       	movw	r18, r24
    21ee:	22 0f       	add	r18, r18
    21f0:	33 1f       	adc	r19, r19
    21f2:	22 0f       	add	r18, r18
    21f4:	33 1f       	adc	r19, r19
    21f6:	22 0f       	add	r18, r18
    21f8:	33 1f       	adc	r19, r19
    21fa:	82 ef       	ldi	r24, 0xF2	; 242
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	fc 01       	movw	r30, r24
    2200:	80 81       	ld	r24, Z
    2202:	82 95       	swap	r24
    2204:	86 95       	lsr	r24
    2206:	87 70       	andi	r24, 0x07	; 7
    2208:	88 2f       	mov	r24, r24
    220a:	90 e0       	ldi	r25, 0x00	; 0
    220c:	82 0f       	add	r24, r18
    220e:	93 1f       	adc	r25, r19
    2210:	cc 01       	movw	r24, r24
    2212:	a0 e0       	ldi	r26, 0x00	; 0
    2214:	b0 e0       	ldi	r27, 0x00	; 0
    2216:	2c 85       	ldd	r18, Y+12	; 0x0c
    2218:	3d 85       	ldd	r19, Y+13	; 0x0d
    221a:	f9 01       	movw	r30, r18
    221c:	80 83       	st	Z, r24
    221e:	91 83       	std	Z+1, r25	; 0x01
    2220:	a2 83       	std	Z+2, r26	; 0x02
    2222:	b3 83       	std	Z+3, r27	; 0x03
    2224:	32 c0       	rjmp	.+100    	; 0x228a <can_receive_message+0x150>
			else 					//extended ID!
			{	
				u32 id_buf;
				id_buf.b[3] = CANIDT1;
    2226:	83 ef       	ldi	r24, 0xF3	; 243
    2228:	90 e0       	ldi	r25, 0x00	; 0
    222a:	fc 01       	movw	r30, r24
    222c:	80 81       	ld	r24, Z
    222e:	8b 87       	std	Y+11, r24	; 0x0b
				id_buf.b[2] = CANIDT2;
    2230:	82 ef       	ldi	r24, 0xF2	; 242
    2232:	90 e0       	ldi	r25, 0x00	; 0
    2234:	fc 01       	movw	r30, r24
    2236:	80 81       	ld	r24, Z
    2238:	8a 87       	std	Y+10, r24	; 0x0a
				id_buf.b[1] = CANIDT3;
    223a:	81 ef       	ldi	r24, 0xF1	; 241
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	fc 01       	movw	r30, r24
    2240:	80 81       	ld	r24, Z
    2242:	89 87       	std	Y+9, r24	; 0x09
				id_buf.b[0] = CANIDT4;
    2244:	80 ef       	ldi	r24, 0xF0	; 240
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	fc 01       	movw	r30, r24
    224a:	80 81       	ld	r24, Z
    224c:	88 87       	std	Y+8, r24	; 0x08
				id_buf.l >>= 3;
    224e:	88 85       	ldd	r24, Y+8	; 0x08
    2250:	99 85       	ldd	r25, Y+9	; 0x09
    2252:	aa 85       	ldd	r26, Y+10	; 0x0a
    2254:	bb 85       	ldd	r27, Y+11	; 0x0b
    2256:	68 94       	set
    2258:	12 f8       	bld	r1, 2
    225a:	b6 95       	lsr	r27
    225c:	a7 95       	ror	r26
    225e:	97 95       	ror	r25
    2260:	87 95       	ror	r24
    2262:	16 94       	lsr	r1
    2264:	d1 f7       	brne	.-12     	; 0x225a <can_receive_message+0x120>
    2266:	88 87       	std	Y+8, r24	; 0x08
    2268:	99 87       	std	Y+9, r25	; 0x09
    226a:	aa 87       	std	Y+10, r26	; 0x0a
    226c:	bb 87       	std	Y+11, r27	; 0x0b
				id_buf.b[3] |= 0x80;
    226e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2270:	80 68       	ori	r24, 0x80	; 128
    2272:	8b 87       	std	Y+11, r24	; 0x0b
				*id = id_buf.l;
    2274:	88 85       	ldd	r24, Y+8	; 0x08
    2276:	99 85       	ldd	r25, Y+9	; 0x09
    2278:	aa 85       	ldd	r26, Y+10	; 0x0a
    227a:	bb 85       	ldd	r27, Y+11	; 0x0b
    227c:	2c 85       	ldd	r18, Y+12	; 0x0c
    227e:	3d 85       	ldd	r19, Y+13	; 0x0d
    2280:	f9 01       	movw	r30, r18
    2282:	80 83       	st	Z, r24
    2284:	91 83       	std	Z+1, r25	; 0x01
    2286:	a2 83       	std	Z+2, r26	; 0x02
    2288:	b3 83       	std	Z+3, r27	; 0x03
			}
			for(uint8_t i = 0; i < *len; i++) 
    228a:	1d 82       	std	Y+5, r1	; 0x05
    228c:	10 c0       	rjmp	.+32     	; 0x22ae <can_receive_message+0x174>
				*(data_ptr++) = CANMSG;
    228e:	8a 81       	ldd	r24, Y+2	; 0x02
    2290:	9b 81       	ldd	r25, Y+3	; 0x03
    2292:	9c 01       	movw	r18, r24
    2294:	2f 5f       	subi	r18, 0xFF	; 255
    2296:	3f 4f       	sbci	r19, 0xFF	; 255
    2298:	3b 83       	std	Y+3, r19	; 0x03
    229a:	2a 83       	std	Y+2, r18	; 0x02
    229c:	2a ef       	ldi	r18, 0xFA	; 250
    229e:	30 e0       	ldi	r19, 0x00	; 0
    22a0:	f9 01       	movw	r30, r18
    22a2:	20 81       	ld	r18, Z
    22a4:	fc 01       	movw	r30, r24
    22a6:	20 83       	st	Z, r18
				id_buf.b[0] = CANIDT4;
				id_buf.l >>= 3;
				id_buf.b[3] |= 0x80;
				*id = id_buf.l;
			}
			for(uint8_t i = 0; i < *len; i++) 
    22a8:	8d 81       	ldd	r24, Y+5	; 0x05
    22aa:	8f 5f       	subi	r24, 0xFF	; 255
    22ac:	8d 83       	std	Y+5, r24	; 0x05
    22ae:	8e 85       	ldd	r24, Y+14	; 0x0e
    22b0:	9f 85       	ldd	r25, Y+15	; 0x0f
    22b2:	fc 01       	movw	r30, r24
    22b4:	90 81       	ld	r25, Z
    22b6:	8d 81       	ldd	r24, Y+5	; 0x05
    22b8:	89 17       	cp	r24, r25
    22ba:	48 f3       	brcs	.-46     	; 0x228e <can_receive_message+0x154>
				*(data_ptr++) = CANMSG;
			CANCDMOB = 0x80;		//re-activate MOb for reception
    22bc:	8f ee       	ldi	r24, 0xEF	; 239
    22be:	90 e0       	ldi	r25, 0x00	; 0
    22c0:	20 e8       	ldi	r18, 0x80	; 128
    22c2:	fc 01       	movw	r30, r24
    22c4:	20 83       	st	Z, r18
			return_value = ((~CANEN2) & 0x0f) | 1;
    22c6:	8c ed       	ldi	r24, 0xDC	; 220
    22c8:	90 e0       	ldi	r25, 0x00	; 0
    22ca:	fc 01       	movw	r30, r24
    22cc:	80 81       	ld	r24, Z
    22ce:	80 95       	com	r24
    22d0:	8e 70       	andi	r24, 0x0E	; 14
    22d2:	81 60       	ori	r24, 0x01	; 1
    22d4:	89 83       	std	Y+1, r24	; 0x01
			break;
    22d6:	07 c0       	rjmp	.+14     	; 0x22e6 <can_receive_message+0x1ac>
uint8_t can_receive_message(uint32_t *id, uint8_t *len, uint64_t *can_data)
{
	uint8_t cs, return_value = 0;
	uint8_t *data_ptr = (uint8_t*) can_data;
	uint8_t mob;
	for(mob = 0; mob < 4; mob++)	// check receive buffers of the CAN
    22d8:	8c 81       	ldd	r24, Y+4	; 0x04
    22da:	8f 5f       	subi	r24, 0xFF	; 255
    22dc:	8c 83       	std	Y+4, r24	; 0x04
    22de:	8c 81       	ldd	r24, Y+4	; 0x04
    22e0:	84 30       	cpi	r24, 0x04	; 4
    22e2:	08 f4       	brcc	.+2      	; 0x22e6 <can_receive_message+0x1ac>
    22e4:	41 cf       	rjmp	.-382    	; 0x2168 <can_receive_message+0x2e>
			CANCDMOB = 0x80;		//re-activate MOb for reception
			return_value = ((~CANEN2) & 0x0f) | 1;
			break;
		}
	}
	return(return_value); //return_value = 0: no reception, 1: one msg received, >1: more than one msg in buffers (every set bit in return_value represents a full buffer at time of function-call)
    22e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    22e8:	61 96       	adiw	r28, 0x11	; 17
    22ea:	0f b6       	in	r0, 0x3f	; 63
    22ec:	f8 94       	cli
    22ee:	de bf       	out	0x3e, r29	; 62
    22f0:	0f be       	out	0x3f, r0	; 63
    22f2:	cd bf       	out	0x3d, r28	; 61
    22f4:	df 91       	pop	r29
    22f6:	cf 91       	pop	r28
    22f8:	08 95       	ret

000022fa <can_send_message>:
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
	
uint8_t can_send_message(uint32_t id, uint8_t len, uint64_t can_data)
{
    22fa:	cf 92       	push	r12
    22fc:	df 92       	push	r13
    22fe:	ef 92       	push	r14
    2300:	ff 92       	push	r15
    2302:	0f 93       	push	r16
    2304:	1f 93       	push	r17
    2306:	cf 93       	push	r28
    2308:	df 93       	push	r29
    230a:	cd b7       	in	r28, 0x3d	; 61
    230c:	de b7       	in	r29, 0x3e	; 62
    230e:	60 97       	sbiw	r28, 0x10	; 16
    2310:	0f b6       	in	r0, 0x3f	; 63
    2312:	f8 94       	cli
    2314:	de bf       	out	0x3e, r29	; 62
    2316:	0f be       	out	0x3f, r0	; 63
    2318:	cd bf       	out	0x3d, r28	; 61
    231a:	6c 83       	std	Y+4, r22	; 0x04
    231c:	7d 83       	std	Y+5, r23	; 0x05
    231e:	8e 83       	std	Y+6, r24	; 0x06
    2320:	9f 83       	std	Y+7, r25	; 0x07
    2322:	48 87       	std	Y+8, r20	; 0x08
    2324:	c9 86       	std	Y+9, r12	; 0x09
    2326:	da 86       	std	Y+10, r13	; 0x0a
    2328:	eb 86       	std	Y+11, r14	; 0x0b
    232a:	fc 86       	std	Y+12, r15	; 0x0c
    232c:	0d 87       	std	Y+13, r16	; 0x0d
    232e:	1e 87       	std	Y+14, r17	; 0x0e
    2330:	2f 87       	std	Y+15, r18	; 0x0f
    2332:	38 8b       	std	Y+16, r19	; 0x10
	uint8_t *data_ptr = (uint8_t *)&can_data;
    2334:	ce 01       	movw	r24, r28
    2336:	09 96       	adiw	r24, 0x09	; 9
    2338:	9a 83       	std	Y+2, r25	; 0x02
    233a:	89 83       	std	Y+1, r24	; 0x01
	
	if((CANEN2 & 0x10) == 0)	// MOb #4 not busy? 
    233c:	8c ed       	ldi	r24, 0xDC	; 220
    233e:	90 e0       	ldi	r25, 0x00	; 0
    2340:	fc 01       	movw	r30, r24
    2342:	80 81       	ld	r24, Z
    2344:	88 2f       	mov	r24, r24
    2346:	90 e0       	ldi	r25, 0x00	; 0
    2348:	80 71       	andi	r24, 0x10	; 16
    234a:	99 27       	eor	r25, r25
    234c:	89 2b       	or	r24, r25
    234e:	31 f4       	brne	.+12     	; 0x235c <can_send_message+0x62>
	{
		CANPAGE = (4 << 4);	// select MOb #4, data index = 0
    2350:	8d ee       	ldi	r24, 0xED	; 237
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	20 e4       	ldi	r18, 0x40	; 64
    2356:	fc 01       	movw	r30, r24
    2358:	20 83       	st	Z, r18
    235a:	12 c0       	rjmp	.+36     	; 0x2380 <can_send_message+0x86>
	}
	else if((CANEN2 & 0x20) == 0)	// MOb #5 not busy? 
    235c:	8c ed       	ldi	r24, 0xDC	; 220
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	fc 01       	movw	r30, r24
    2362:	80 81       	ld	r24, Z
    2364:	88 2f       	mov	r24, r24
    2366:	90 e0       	ldi	r25, 0x00	; 0
    2368:	80 72       	andi	r24, 0x20	; 32
    236a:	99 27       	eor	r25, r25
    236c:	89 2b       	or	r24, r25
    236e:	31 f4       	brne	.+12     	; 0x237c <can_send_message+0x82>
	{
		CANPAGE = (5 << 4);	// select MOb #5, data index = 0
    2370:	8d ee       	ldi	r24, 0xED	; 237
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	20 e5       	ldi	r18, 0x50	; 80
    2376:	fc 01       	movw	r30, r24
    2378:	20 83       	st	Z, r18
    237a:	02 c0       	rjmp	.+4      	; 0x2380 <can_send_message+0x86>
	}
	else return(0);
    237c:	80 e0       	ldi	r24, 0x00	; 0
    237e:	8b c0       	rjmp	.+278    	; 0x2496 <can_send_message+0x19c>
	
	for(uint8_t i = 0; i < len; i++) 
    2380:	1b 82       	std	Y+3, r1	; 0x03
    2382:	10 c0       	rjmp	.+32     	; 0x23a4 <can_send_message+0xaa>
		CANMSG = *(data_ptr++);
    2384:	2a ef       	ldi	r18, 0xFA	; 250
    2386:	30 e0       	ldi	r19, 0x00	; 0
    2388:	89 81       	ldd	r24, Y+1	; 0x01
    238a:	9a 81       	ldd	r25, Y+2	; 0x02
    238c:	ac 01       	movw	r20, r24
    238e:	4f 5f       	subi	r20, 0xFF	; 255
    2390:	5f 4f       	sbci	r21, 0xFF	; 255
    2392:	5a 83       	std	Y+2, r21	; 0x02
    2394:	49 83       	std	Y+1, r20	; 0x01
    2396:	fc 01       	movw	r30, r24
    2398:	80 81       	ld	r24, Z
    239a:	f9 01       	movw	r30, r18
    239c:	80 83       	st	Z, r24
	{
		CANPAGE = (5 << 4);	// select MOb #5, data index = 0
	}
	else return(0);
	
	for(uint8_t i = 0; i < len; i++) 
    239e:	8b 81       	ldd	r24, Y+3	; 0x03
    23a0:	8f 5f       	subi	r24, 0xFF	; 255
    23a2:	8b 83       	std	Y+3, r24	; 0x03
    23a4:	9b 81       	ldd	r25, Y+3	; 0x03
    23a6:	88 85       	ldd	r24, Y+8	; 0x08
    23a8:	98 17       	cp	r25, r24
    23aa:	60 f3       	brcs	.-40     	; 0x2384 <can_send_message+0x8a>
		CANMSG = *(data_ptr++);
	if((id & 0x80000000) == 0) 	// set standard ID
    23ac:	8c 81       	ldd	r24, Y+4	; 0x04
    23ae:	9d 81       	ldd	r25, Y+5	; 0x05
    23b0:	ae 81       	ldd	r26, Y+6	; 0x06
    23b2:	bf 81       	ldd	r27, Y+7	; 0x07
    23b4:	bb 23       	and	r27, r27
    23b6:	1c f1       	brlt	.+70     	; 0x23fe <can_send_message+0x104>
	{
		CANIDT4 = 0;
    23b8:	80 ef       	ldi	r24, 0xF0	; 240
    23ba:	90 e0       	ldi	r25, 0x00	; 0
    23bc:	fc 01       	movw	r30, r24
    23be:	10 82       	st	Z, r1
		id = ((uint16_t) id << 5);
    23c0:	8c 81       	ldd	r24, Y+4	; 0x04
    23c2:	9d 81       	ldd	r25, Y+5	; 0x05
    23c4:	88 0f       	add	r24, r24
    23c6:	99 1f       	adc	r25, r25
    23c8:	82 95       	swap	r24
    23ca:	92 95       	swap	r25
    23cc:	90 7f       	andi	r25, 0xF0	; 240
    23ce:	98 27       	eor	r25, r24
    23d0:	80 7f       	andi	r24, 0xF0	; 240
    23d2:	98 27       	eor	r25, r24
    23d4:	cc 01       	movw	r24, r24
    23d6:	a0 e0       	ldi	r26, 0x00	; 0
    23d8:	b0 e0       	ldi	r27, 0x00	; 0
    23da:	8c 83       	std	Y+4, r24	; 0x04
    23dc:	9d 83       	std	Y+5, r25	; 0x05
    23de:	ae 83       	std	Y+6, r26	; 0x06
    23e0:	bf 83       	std	Y+7, r27	; 0x07
		CANIDT2 = (((uint16_t) id & 0x00ff) >>  0);
    23e2:	82 ef       	ldi	r24, 0xF2	; 242
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	2c 81       	ldd	r18, Y+4	; 0x04
    23e8:	fc 01       	movw	r30, r24
    23ea:	20 83       	st	Z, r18
		CANIDT1 = (((uint16_t) id & 0xff00) >>  8);
    23ec:	83 ef       	ldi	r24, 0xF3	; 243
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	2c 81       	ldd	r18, Y+4	; 0x04
    23f2:	3d 81       	ldd	r19, Y+5	; 0x05
    23f4:	23 2f       	mov	r18, r19
    23f6:	33 27       	eor	r19, r19
    23f8:	fc 01       	movw	r30, r24
    23fa:	20 83       	st	Z, r18
    23fc:	45 c0       	rjmp	.+138    	; 0x2488 <can_send_message+0x18e>
	}
	else 						// set extended ID
	{	
		id = id << 3;
    23fe:	8c 81       	ldd	r24, Y+4	; 0x04
    2400:	9d 81       	ldd	r25, Y+5	; 0x05
    2402:	ae 81       	ldd	r26, Y+6	; 0x06
    2404:	bf 81       	ldd	r27, Y+7	; 0x07
    2406:	88 0f       	add	r24, r24
    2408:	99 1f       	adc	r25, r25
    240a:	aa 1f       	adc	r26, r26
    240c:	bb 1f       	adc	r27, r27
    240e:	88 0f       	add	r24, r24
    2410:	99 1f       	adc	r25, r25
    2412:	aa 1f       	adc	r26, r26
    2414:	bb 1f       	adc	r27, r27
    2416:	88 0f       	add	r24, r24
    2418:	99 1f       	adc	r25, r25
    241a:	aa 1f       	adc	r26, r26
    241c:	bb 1f       	adc	r27, r27
    241e:	8c 83       	std	Y+4, r24	; 0x04
    2420:	9d 83       	std	Y+5, r25	; 0x05
    2422:	ae 83       	std	Y+6, r26	; 0x06
    2424:	bf 83       	std	Y+7, r27	; 0x07
		CANIDT4 = ((id & 0x000000ff) >>  0);
    2426:	80 ef       	ldi	r24, 0xF0	; 240
    2428:	90 e0       	ldi	r25, 0x00	; 0
    242a:	2c 81       	ldd	r18, Y+4	; 0x04
    242c:	fc 01       	movw	r30, r24
    242e:	20 83       	st	Z, r18
		CANIDT3 = ((id & 0x0000ff00) >>  8);
    2430:	21 ef       	ldi	r18, 0xF1	; 241
    2432:	30 e0       	ldi	r19, 0x00	; 0
    2434:	8c 81       	ldd	r24, Y+4	; 0x04
    2436:	9d 81       	ldd	r25, Y+5	; 0x05
    2438:	ae 81       	ldd	r26, Y+6	; 0x06
    243a:	bf 81       	ldd	r27, Y+7	; 0x07
    243c:	88 27       	eor	r24, r24
    243e:	aa 27       	eor	r26, r26
    2440:	bb 27       	eor	r27, r27
    2442:	89 2f       	mov	r24, r25
    2444:	9a 2f       	mov	r25, r26
    2446:	ab 2f       	mov	r26, r27
    2448:	bb 27       	eor	r27, r27
    244a:	f9 01       	movw	r30, r18
    244c:	80 83       	st	Z, r24
		CANIDT2 = ((id & 0x00ff0000) >> 16);
    244e:	22 ef       	ldi	r18, 0xF2	; 242
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	8c 81       	ldd	r24, Y+4	; 0x04
    2454:	9d 81       	ldd	r25, Y+5	; 0x05
    2456:	ae 81       	ldd	r26, Y+6	; 0x06
    2458:	bf 81       	ldd	r27, Y+7	; 0x07
    245a:	88 27       	eor	r24, r24
    245c:	99 27       	eor	r25, r25
    245e:	bb 27       	eor	r27, r27
    2460:	cd 01       	movw	r24, r26
    2462:	aa 27       	eor	r26, r26
    2464:	bb 27       	eor	r27, r27
    2466:	f9 01       	movw	r30, r18
    2468:	80 83       	st	Z, r24
		CANIDT1 = ((id & 0xff000000) >> 24);
    246a:	23 ef       	ldi	r18, 0xF3	; 243
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	8c 81       	ldd	r24, Y+4	; 0x04
    2470:	9d 81       	ldd	r25, Y+5	; 0x05
    2472:	ae 81       	ldd	r26, Y+6	; 0x06
    2474:	bf 81       	ldd	r27, Y+7	; 0x07
    2476:	8b 2f       	mov	r24, r27
    2478:	99 27       	eor	r25, r25
    247a:	aa 27       	eor	r26, r26
    247c:	bb 27       	eor	r27, r27
    247e:	f9 01       	movw	r30, r18
    2480:	80 83       	st	Z, r24
		len += 0x10;
    2482:	88 85       	ldd	r24, Y+8	; 0x08
    2484:	80 5f       	subi	r24, 0xF0	; 240
    2486:	88 87       	std	Y+8, r24	; 0x08
	
	}
	CANCDMOB = (0x40 | len);		// transmit
    2488:	8f ee       	ldi	r24, 0xEF	; 239
    248a:	90 e0       	ldi	r25, 0x00	; 0
    248c:	28 85       	ldd	r18, Y+8	; 0x08
    248e:	20 64       	ori	r18, 0x40	; 64
    2490:	fc 01       	movw	r30, r24
    2492:	20 83       	st	Z, r18
	return(1);
    2494:	81 e0       	ldi	r24, 0x01	; 1
}
    2496:	60 96       	adiw	r28, 0x10	; 16
    2498:	0f b6       	in	r0, 0x3f	; 63
    249a:	f8 94       	cli
    249c:	de bf       	out	0x3e, r29	; 62
    249e:	0f be       	out	0x3f, r0	; 63
    24a0:	cd bf       	out	0x3d, r28	; 61
    24a2:	df 91       	pop	r29
    24a4:	cf 91       	pop	r28
    24a6:	1f 91       	pop	r17
    24a8:	0f 91       	pop	r16
    24aa:	ff 90       	pop	r15
    24ac:	ef 90       	pop	r14
    24ae:	df 90       	pop	r13
    24b0:	cf 90       	pop	r12
    24b2:	08 95       	ret

000024b4 <can_receive_task>:

void can_receive_task(can_msg_t msg)
{
    24b4:	cf 92       	push	r12
    24b6:	df 92       	push	r13
    24b8:	ef 92       	push	r14
    24ba:	ff 92       	push	r15
    24bc:	0f 93       	push	r16
    24be:	1f 93       	push	r17
    24c0:	cf 93       	push	r28
    24c2:	df 93       	push	r29
    24c4:	cd b7       	in	r28, 0x3d	; 61
    24c6:	de b7       	in	r29, 0x3e	; 62
    24c8:	2d 97       	sbiw	r28, 0x0d	; 13
    24ca:	0f b6       	in	r0, 0x3f	; 63
    24cc:	f8 94       	cli
    24ce:	de bf       	out	0x3e, r29	; 62
    24d0:	0f be       	out	0x3f, r0	; 63
    24d2:	cd bf       	out	0x3d, r28	; 61
    24d4:	c9 82       	std	Y+1, r12	; 0x01
    24d6:	da 82       	std	Y+2, r13	; 0x02
    24d8:	eb 82       	std	Y+3, r14	; 0x03
    24da:	fc 82       	std	Y+4, r15	; 0x04
    24dc:	0d 83       	std	Y+5, r16	; 0x05
    24de:	1e 83       	std	Y+6, r17	; 0x06
    24e0:	2f 83       	std	Y+7, r18	; 0x07
    24e2:	38 87       	std	Y+8, r19	; 0x08
    24e4:	49 87       	std	Y+9, r20	; 0x09
    24e6:	5a 87       	std	Y+10, r21	; 0x0a
    24e8:	6b 87       	std	Y+11, r22	; 0x0b
    24ea:	7c 87       	std	Y+12, r23	; 0x0c
    24ec:	8d 87       	std	Y+13, r24	; 0x0d
	switch(msg.id)
    24ee:	89 81       	ldd	r24, Y+1	; 0x01
    24f0:	9a 81       	ldd	r25, Y+2	; 0x02
    24f2:	ab 81       	ldd	r26, Y+3	; 0x03
    24f4:	bc 81       	ldd	r27, Y+4	; 0x04
    24f6:	81 30       	cpi	r24, 0x01	; 1
    24f8:	91 05       	cpc	r25, r1
    24fa:	a1 05       	cpc	r26, r1
    24fc:	b1 05       	cpc	r27, r1
    24fe:	29 f0       	breq	.+10     	; 0x250a <can_receive_task+0x56>
    2500:	03 97       	sbiw	r24, 0x03	; 3
    2502:	a1 05       	cpc	r26, r1
    2504:	b1 05       	cpc	r27, r1
    2506:	21 f1       	breq	.+72     	; 0x2550 <can_receive_task+0x9c>
		//Update_Conditions_Received_Status(msg.data.b[0]);
		//SLAVE_BOARDS = msg.data.b[1];
		//curDirect = msg.data.b[2];
		//break;
		
		default: 	break;
    2508:	30 c0       	rjmp	.+96     	; 0x256a <can_receive_task+0xb6>
		//Für Systemreset reserviert
		//case 0x000: if()
		
		//HV_Request
		case 0x001:	
			hv_request = msg.data.b[0] & 0x01;
    250a:	8e 81       	ldd	r24, Y+6	; 0x06
    250c:	81 70       	andi	r24, 0x01	; 1
    250e:	80 93 5a 03 	sts	0x035A, r24	; 0x80035a <__data_end>
			if(Get_Statemachine_State() == ERROR)
    2512:	0e 94 87 1a 	call	0x350e	; 0x350e <Get_Statemachine_State>
    2516:	82 30       	cpi	r24, 0x02	; 2
    2518:	49 f4       	brne	.+18     	; 0x252c <can_receive_task+0x78>
			{
				error_acknowledge = (msg.data.b[0] & 0x02)>>1;
    251a:	8e 81       	ldd	r24, Y+6	; 0x06
    251c:	88 2f       	mov	r24, r24
    251e:	90 e0       	ldi	r25, 0x00	; 0
    2520:	82 70       	andi	r24, 0x02	; 2
    2522:	99 27       	eor	r25, r25
    2524:	95 95       	asr	r25
    2526:	87 95       	ror	r24
    2528:	80 93 5b 03 	sts	0x035B, r24	; 0x80035b <error_acknowledge>
			}
			if((msg.data.b[1] == 1))
    252c:	8f 81       	ldd	r24, Y+7	; 0x07
    252e:	81 30       	cpi	r24, 0x01	; 1
    2530:	31 f4       	brne	.+12     	; 0x253e <can_receive_task+0x8a>
				SET_TRUE(flagBalActiv);
    2532:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2536:	80 64       	ori	r24, 0x40	; 64
    2538:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
    253c:	05 c0       	rjmp	.+10     	; 0x2548 <can_receive_task+0x94>
			else
				SET_FALSE(flagBalActiv);
    253e:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2542:	8f 7b       	andi	r24, 0xBF	; 191
    2544:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			curDirect = msg.data.b[2];
    2548:	88 85       	ldd	r24, Y+8	; 0x08
    254a:	80 93 bf 03 	sts	0x03BF, r24	; 0x8003bf <curDirect>
		break;
    254e:	0d c0       	rjmp	.+26     	; 0x256a <can_receive_task+0xb6>
		
		case 0x003: 
			bms.cur.raw[3] = msg.data.b[2];
    2550:	88 85       	ldd	r24, Y+8	; 0x08
    2552:	80 93 75 05 	sts	0x0575, r24	; 0x800575 <bms+0x18c>
			bms.cur.raw[2] = msg.data.b[3];
    2556:	89 85       	ldd	r24, Y+9	; 0x09
    2558:	80 93 74 05 	sts	0x0574, r24	; 0x800574 <bms+0x18b>
			bms.cur.raw[1] = msg.data.b[4];
    255c:	8a 85       	ldd	r24, Y+10	; 0x0a
    255e:	80 93 73 05 	sts	0x0573, r24	; 0x800573 <bms+0x18a>
			bms.cur.raw[0] = msg.data.b[5];
    2562:	8b 85       	ldd	r24, Y+11	; 0x0b
    2564:	80 93 72 05 	sts	0x0572, r24	; 0x800572 <bms+0x189>
		break;
    2568:	00 00       	nop
		//curDirect = msg.data.b[2];
		//break;
		
		default: 	break;
	}
}
    256a:	00 00       	nop
    256c:	2d 96       	adiw	r28, 0x0d	; 13
    256e:	0f b6       	in	r0, 0x3f	; 63
    2570:	f8 94       	cli
    2572:	de bf       	out	0x3e, r29	; 62
    2574:	0f be       	out	0x3f, r0	; 63
    2576:	cd bf       	out	0x3d, r28	; 61
    2578:	df 91       	pop	r29
    257a:	cf 91       	pop	r28
    257c:	1f 91       	pop	r17
    257e:	0f 91       	pop	r16
    2580:	ff 90       	pop	r15
    2582:	ef 90       	pop	r14
    2584:	df 90       	pop	r13
    2586:	cf 90       	pop	r12
    2588:	08 95       	ret

0000258a <can_send_task>:

void can_send_task(uint8_t index)
{
    258a:	8f 92       	push	r8
    258c:	9f 92       	push	r9
    258e:	af 92       	push	r10
    2590:	bf 92       	push	r11
    2592:	cf 92       	push	r12
    2594:	df 92       	push	r13
    2596:	ef 92       	push	r14
    2598:	ff 92       	push	r15
    259a:	0f 93       	push	r16
    259c:	1f 93       	push	r17
    259e:	cf 93       	push	r28
    25a0:	df 93       	push	r29
    25a2:	cd b7       	in	r28, 0x3d	; 61
    25a4:	de b7       	in	r29, 0x3e	; 62
    25a6:	64 97       	sbiw	r28, 0x14	; 20
    25a8:	0f b6       	in	r0, 0x3f	; 63
    25aa:	f8 94       	cli
    25ac:	de bf       	out	0x3e, r29	; 62
    25ae:	0f be       	out	0x3f, r0	; 63
    25b0:	cd bf       	out	0x3d, r28	; 61
    25b2:	8c 8b       	std	Y+20, r24	; 0x14
	uint8_t i, i1;
	u32 transfer;
	can_msg_t msg;
	
	switch(index)			//index 0 - 7 equals bits set in can_tx_flags mask
    25b4:	8c 89       	ldd	r24, Y+20	; 0x14
    25b6:	88 2f       	mov	r24, r24
    25b8:	90 e0       	ldi	r25, 0x00	; 0
    25ba:	82 30       	cpi	r24, 0x02	; 2
    25bc:	91 05       	cpc	r25, r1
    25be:	e1 f1       	breq	.+120    	; 0x2638 <can_send_task+0xae>
    25c0:	83 30       	cpi	r24, 0x03	; 3
    25c2:	91 05       	cpc	r25, r1
    25c4:	1c f4       	brge	.+6      	; 0x25cc <can_send_task+0x42>
    25c6:	89 2b       	or	r24, r25
    25c8:	49 f0       	breq	.+18     	; 0x25dc <can_send_task+0x52>
						}	
						transfer.l = 0;					
		  				break;
	
		default:		
		break;
    25ca:	01 c2       	rjmp	.+1026   	; 0x29ce <can_send_task+0x444>
{
	uint8_t i, i1;
	u32 transfer;
	can_msg_t msg;
	
	switch(index)			//index 0 - 7 equals bits set in can_tx_flags mask
    25cc:	83 30       	cpi	r24, 0x03	; 3
    25ce:	91 05       	cpc	r25, r1
    25d0:	09 f4       	brne	.+2      	; 0x25d4 <can_send_task+0x4a>
    25d2:	52 c1       	rjmp	.+676    	; 0x2878 <can_send_task+0x2ee>
    25d4:	04 97       	sbiw	r24, 0x04	; 4
    25d6:	09 f4       	brne	.+2      	; 0x25da <can_send_task+0x50>
    25d8:	a1 c1       	rjmp	.+834    	; 0x291c <can_send_task+0x392>
						}	
						transfer.l = 0;					
		  				break;
	
		default:		
		break;
    25da:	f9 c1       	rjmp	.+1010   	; 0x29ce <can_send_task+0x444>
	
	switch(index)			//index 0 - 7 equals bits set in can_tx_flags mask
	{
		//HV State
		case 0:			
						msg.data.b[0] = bms.bms_flag;
    25dc:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    25e0:	8c 87       	std	Y+12, r24	; 0x0c
						msg.data.b[1] = Get_Statemachine_State();
    25e2:	0e 94 87 1a 	call	0x350e	; 0x350e <Get_Statemachine_State>
    25e6:	8d 87       	std	Y+13, r24	; 0x0d
						msg.id = 0x002;
    25e8:	82 e0       	ldi	r24, 0x02	; 2
    25ea:	90 e0       	ldi	r25, 0x00	; 0
    25ec:	a0 e0       	ldi	r26, 0x00	; 0
    25ee:	b0 e0       	ldi	r27, 0x00	; 0
    25f0:	8f 83       	std	Y+7, r24	; 0x07
    25f2:	98 87       	std	Y+8, r25	; 0x08
    25f4:	a9 87       	std	Y+9, r26	; 0x09
    25f6:	ba 87       	std	Y+10, r27	; 0x0a
						msg.dlc = 2;
    25f8:	82 e0       	ldi	r24, 0x02	; 2
    25fa:	8b 87       	std	Y+11, r24	; 0x0b
						while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));	
    25fc:	00 00       	nop
    25fe:	4c 85       	ldd	r20, Y+12	; 0x0c
    2600:	5d 85       	ldd	r21, Y+13	; 0x0d
    2602:	6e 85       	ldd	r22, Y+14	; 0x0e
    2604:	7f 85       	ldd	r23, Y+15	; 0x0f
    2606:	88 89       	ldd	r24, Y+16	; 0x10
    2608:	99 89       	ldd	r25, Y+17	; 0x11
    260a:	aa 89       	ldd	r26, Y+18	; 0x12
    260c:	bb 89       	ldd	r27, Y+19	; 0x13
    260e:	eb 85       	ldd	r30, Y+11	; 0x0b
    2610:	8f 80       	ldd	r8, Y+7	; 0x07
    2612:	98 84       	ldd	r9, Y+8	; 0x08
    2614:	a9 84       	ldd	r10, Y+9	; 0x09
    2616:	ba 84       	ldd	r11, Y+10	; 0x0a
    2618:	c4 2e       	mov	r12, r20
    261a:	d5 2e       	mov	r13, r21
    261c:	e6 2e       	mov	r14, r22
    261e:	f7 2e       	mov	r15, r23
    2620:	08 2f       	mov	r16, r24
    2622:	19 2f       	mov	r17, r25
    2624:	2a 2f       	mov	r18, r26
    2626:	3b 2f       	mov	r19, r27
    2628:	4e 2f       	mov	r20, r30
    262a:	c5 01       	movw	r24, r10
    262c:	b4 01       	movw	r22, r8
    262e:	0e 94 7d 11 	call	0x22fa	; 0x22fa <can_send_message>
    2632:	88 23       	and	r24, r24
    2634:	21 f3       	breq	.-56     	; 0x25fe <can_send_task+0x74>
						break;
    2636:	cb c1       	rjmp	.+918    	; 0x29ce <can_send_task+0x444>
								
		//Spannungsmesswerte & Status
		case 2: 		
						msg.id = 0x300;
    2638:	80 e0       	ldi	r24, 0x00	; 0
    263a:	93 e0       	ldi	r25, 0x03	; 3
    263c:	a0 e0       	ldi	r26, 0x00	; 0
    263e:	b0 e0       	ldi	r27, 0x00	; 0
    2640:	8f 83       	std	Y+7, r24	; 0x07
    2642:	98 87       	std	Y+8, r25	; 0x08
    2644:	a9 87       	std	Y+9, r26	; 0x09
    2646:	ba 87       	std	Y+10, r27	; 0x0a
						for(i=0; i<SLAVE_BOARDS; i++)
    2648:	19 82       	std	Y+1, r1	; 0x01
    264a:	11 c1       	rjmp	.+546    	; 0x286e <can_send_task+0x2e4>
						{
							for(i1=0; i1<4; i1++)
    264c:	1a 82       	std	Y+2, r1	; 0x02
    264e:	08 c1       	rjmp	.+528    	; 0x2860 <can_send_task+0x2d6>
							
							{
								msg.data.b[0] = (GET_LOW_BYTE(bms.volt.val[(i*12)+(i1*3)]));	
    2650:	89 81       	ldd	r24, Y+1	; 0x01
    2652:	28 2f       	mov	r18, r24
    2654:	30 e0       	ldi	r19, 0x00	; 0
    2656:	c9 01       	movw	r24, r18
    2658:	88 0f       	add	r24, r24
    265a:	99 1f       	adc	r25, r25
    265c:	82 0f       	add	r24, r18
    265e:	93 1f       	adc	r25, r19
    2660:	88 0f       	add	r24, r24
    2662:	99 1f       	adc	r25, r25
    2664:	88 0f       	add	r24, r24
    2666:	99 1f       	adc	r25, r25
    2668:	ac 01       	movw	r20, r24
    266a:	8a 81       	ldd	r24, Y+2	; 0x02
    266c:	28 2f       	mov	r18, r24
    266e:	30 e0       	ldi	r19, 0x00	; 0
    2670:	c9 01       	movw	r24, r18
    2672:	88 0f       	add	r24, r24
    2674:	99 1f       	adc	r25, r25
    2676:	82 0f       	add	r24, r18
    2678:	93 1f       	adc	r25, r19
    267a:	84 0f       	add	r24, r20
    267c:	95 1f       	adc	r25, r21
    267e:	01 96       	adiw	r24, 0x01	; 1
    2680:	88 0f       	add	r24, r24
    2682:	99 1f       	adc	r25, r25
    2684:	87 51       	subi	r24, 0x17	; 23
    2686:	9c 4f       	sbci	r25, 0xFC	; 252
    2688:	fc 01       	movw	r30, r24
    268a:	80 81       	ld	r24, Z
    268c:	91 81       	ldd	r25, Z+1	; 0x01
    268e:	8c 87       	std	Y+12, r24	; 0x0c
								msg.data.b[1] = (GET_HIGH_BYTE(bms.volt.val[(i*12)+(i1*3)]));	
    2690:	89 81       	ldd	r24, Y+1	; 0x01
    2692:	28 2f       	mov	r18, r24
    2694:	30 e0       	ldi	r19, 0x00	; 0
    2696:	c9 01       	movw	r24, r18
    2698:	88 0f       	add	r24, r24
    269a:	99 1f       	adc	r25, r25
    269c:	82 0f       	add	r24, r18
    269e:	93 1f       	adc	r25, r19
    26a0:	88 0f       	add	r24, r24
    26a2:	99 1f       	adc	r25, r25
    26a4:	88 0f       	add	r24, r24
    26a6:	99 1f       	adc	r25, r25
    26a8:	ac 01       	movw	r20, r24
    26aa:	8a 81       	ldd	r24, Y+2	; 0x02
    26ac:	28 2f       	mov	r18, r24
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	c9 01       	movw	r24, r18
    26b2:	88 0f       	add	r24, r24
    26b4:	99 1f       	adc	r25, r25
    26b6:	82 0f       	add	r24, r18
    26b8:	93 1f       	adc	r25, r19
    26ba:	84 0f       	add	r24, r20
    26bc:	95 1f       	adc	r25, r21
    26be:	01 96       	adiw	r24, 0x01	; 1
    26c0:	88 0f       	add	r24, r24
    26c2:	99 1f       	adc	r25, r25
    26c4:	87 51       	subi	r24, 0x17	; 23
    26c6:	9c 4f       	sbci	r25, 0xFC	; 252
    26c8:	fc 01       	movw	r30, r24
    26ca:	80 81       	ld	r24, Z
    26cc:	91 81       	ldd	r25, Z+1	; 0x01
    26ce:	89 2f       	mov	r24, r25
    26d0:	99 27       	eor	r25, r25
    26d2:	8d 87       	std	Y+13, r24	; 0x0d
								msg.data.b[2] = (GET_LOW_BYTE(bms.volt.val[(i*12)+(i1*3)+1]));	
    26d4:	89 81       	ldd	r24, Y+1	; 0x01
    26d6:	28 2f       	mov	r18, r24
    26d8:	30 e0       	ldi	r19, 0x00	; 0
    26da:	c9 01       	movw	r24, r18
    26dc:	88 0f       	add	r24, r24
    26de:	99 1f       	adc	r25, r25
    26e0:	82 0f       	add	r24, r18
    26e2:	93 1f       	adc	r25, r19
    26e4:	88 0f       	add	r24, r24
    26e6:	99 1f       	adc	r25, r25
    26e8:	88 0f       	add	r24, r24
    26ea:	99 1f       	adc	r25, r25
    26ec:	ac 01       	movw	r20, r24
    26ee:	8a 81       	ldd	r24, Y+2	; 0x02
    26f0:	28 2f       	mov	r18, r24
    26f2:	30 e0       	ldi	r19, 0x00	; 0
    26f4:	c9 01       	movw	r24, r18
    26f6:	88 0f       	add	r24, r24
    26f8:	99 1f       	adc	r25, r25
    26fa:	82 0f       	add	r24, r18
    26fc:	93 1f       	adc	r25, r19
    26fe:	84 0f       	add	r24, r20
    2700:	95 1f       	adc	r25, r21
    2702:	01 96       	adiw	r24, 0x01	; 1
    2704:	01 96       	adiw	r24, 0x01	; 1
    2706:	88 0f       	add	r24, r24
    2708:	99 1f       	adc	r25, r25
    270a:	87 51       	subi	r24, 0x17	; 23
    270c:	9c 4f       	sbci	r25, 0xFC	; 252
    270e:	fc 01       	movw	r30, r24
    2710:	80 81       	ld	r24, Z
    2712:	91 81       	ldd	r25, Z+1	; 0x01
    2714:	8e 87       	std	Y+14, r24	; 0x0e
								msg.data.b[3] = (GET_HIGH_BYTE(bms.volt.val[(i*12)+(i1*3)+1]));	
    2716:	89 81       	ldd	r24, Y+1	; 0x01
    2718:	28 2f       	mov	r18, r24
    271a:	30 e0       	ldi	r19, 0x00	; 0
    271c:	c9 01       	movw	r24, r18
    271e:	88 0f       	add	r24, r24
    2720:	99 1f       	adc	r25, r25
    2722:	82 0f       	add	r24, r18
    2724:	93 1f       	adc	r25, r19
    2726:	88 0f       	add	r24, r24
    2728:	99 1f       	adc	r25, r25
    272a:	88 0f       	add	r24, r24
    272c:	99 1f       	adc	r25, r25
    272e:	ac 01       	movw	r20, r24
    2730:	8a 81       	ldd	r24, Y+2	; 0x02
    2732:	28 2f       	mov	r18, r24
    2734:	30 e0       	ldi	r19, 0x00	; 0
    2736:	c9 01       	movw	r24, r18
    2738:	88 0f       	add	r24, r24
    273a:	99 1f       	adc	r25, r25
    273c:	82 0f       	add	r24, r18
    273e:	93 1f       	adc	r25, r19
    2740:	84 0f       	add	r24, r20
    2742:	95 1f       	adc	r25, r21
    2744:	01 96       	adiw	r24, 0x01	; 1
    2746:	01 96       	adiw	r24, 0x01	; 1
    2748:	88 0f       	add	r24, r24
    274a:	99 1f       	adc	r25, r25
    274c:	87 51       	subi	r24, 0x17	; 23
    274e:	9c 4f       	sbci	r25, 0xFC	; 252
    2750:	fc 01       	movw	r30, r24
    2752:	80 81       	ld	r24, Z
    2754:	91 81       	ldd	r25, Z+1	; 0x01
    2756:	89 2f       	mov	r24, r25
    2758:	99 27       	eor	r25, r25
    275a:	8f 87       	std	Y+15, r24	; 0x0f
								msg.data.b[4] = (GET_LOW_BYTE(bms.volt.val[(i*12)+(i1*3)+2]));	
    275c:	89 81       	ldd	r24, Y+1	; 0x01
    275e:	28 2f       	mov	r18, r24
    2760:	30 e0       	ldi	r19, 0x00	; 0
    2762:	c9 01       	movw	r24, r18
    2764:	88 0f       	add	r24, r24
    2766:	99 1f       	adc	r25, r25
    2768:	82 0f       	add	r24, r18
    276a:	93 1f       	adc	r25, r19
    276c:	88 0f       	add	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	88 0f       	add	r24, r24
    2772:	99 1f       	adc	r25, r25
    2774:	ac 01       	movw	r20, r24
    2776:	8a 81       	ldd	r24, Y+2	; 0x02
    2778:	28 2f       	mov	r18, r24
    277a:	30 e0       	ldi	r19, 0x00	; 0
    277c:	c9 01       	movw	r24, r18
    277e:	88 0f       	add	r24, r24
    2780:	99 1f       	adc	r25, r25
    2782:	82 0f       	add	r24, r18
    2784:	93 1f       	adc	r25, r19
    2786:	84 0f       	add	r24, r20
    2788:	95 1f       	adc	r25, r21
    278a:	02 96       	adiw	r24, 0x02	; 2
    278c:	01 96       	adiw	r24, 0x01	; 1
    278e:	88 0f       	add	r24, r24
    2790:	99 1f       	adc	r25, r25
    2792:	87 51       	subi	r24, 0x17	; 23
    2794:	9c 4f       	sbci	r25, 0xFC	; 252
    2796:	fc 01       	movw	r30, r24
    2798:	80 81       	ld	r24, Z
    279a:	91 81       	ldd	r25, Z+1	; 0x01
    279c:	88 8b       	std	Y+16, r24	; 0x10
								msg.data.b[5] = (GET_HIGH_BYTE(bms.volt.val[(i*12)+(i1*3)+2]));	
    279e:	89 81       	ldd	r24, Y+1	; 0x01
    27a0:	28 2f       	mov	r18, r24
    27a2:	30 e0       	ldi	r19, 0x00	; 0
    27a4:	c9 01       	movw	r24, r18
    27a6:	88 0f       	add	r24, r24
    27a8:	99 1f       	adc	r25, r25
    27aa:	82 0f       	add	r24, r18
    27ac:	93 1f       	adc	r25, r19
    27ae:	88 0f       	add	r24, r24
    27b0:	99 1f       	adc	r25, r25
    27b2:	88 0f       	add	r24, r24
    27b4:	99 1f       	adc	r25, r25
    27b6:	ac 01       	movw	r20, r24
    27b8:	8a 81       	ldd	r24, Y+2	; 0x02
    27ba:	28 2f       	mov	r18, r24
    27bc:	30 e0       	ldi	r19, 0x00	; 0
    27be:	c9 01       	movw	r24, r18
    27c0:	88 0f       	add	r24, r24
    27c2:	99 1f       	adc	r25, r25
    27c4:	82 0f       	add	r24, r18
    27c6:	93 1f       	adc	r25, r19
    27c8:	84 0f       	add	r24, r20
    27ca:	95 1f       	adc	r25, r21
    27cc:	02 96       	adiw	r24, 0x02	; 2
    27ce:	01 96       	adiw	r24, 0x01	; 1
    27d0:	88 0f       	add	r24, r24
    27d2:	99 1f       	adc	r25, r25
    27d4:	87 51       	subi	r24, 0x17	; 23
    27d6:	9c 4f       	sbci	r25, 0xFC	; 252
    27d8:	fc 01       	movw	r30, r24
    27da:	80 81       	ld	r24, Z
    27dc:	91 81       	ldd	r25, Z+1	; 0x01
    27de:	89 2f       	mov	r24, r25
    27e0:	99 27       	eor	r25, r25
    27e2:	89 8b       	std	Y+17, r24	; 0x11
								msg.data.b[6] = (i*12)+(i1*3)+3;		//Anzahl der bisher uebertragenen Werte (Die letzten 3 miteinbezogen)
    27e4:	99 81       	ldd	r25, Y+1	; 0x01
    27e6:	89 2f       	mov	r24, r25
    27e8:	88 0f       	add	r24, r24
    27ea:	89 0f       	add	r24, r25
    27ec:	88 0f       	add	r24, r24
    27ee:	88 0f       	add	r24, r24
    27f0:	28 2f       	mov	r18, r24
    27f2:	9a 81       	ldd	r25, Y+2	; 0x02
    27f4:	89 2f       	mov	r24, r25
    27f6:	88 0f       	add	r24, r24
    27f8:	89 0f       	add	r24, r25
    27fa:	82 0f       	add	r24, r18
    27fc:	8d 5f       	subi	r24, 0xFD	; 253
    27fe:	8a 8b       	std	Y+18, r24	; 0x12
								msg.data.b[7] = bms.bms_flag;
    2800:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2804:	8b 8b       	std	Y+19, r24	; 0x13
								
								
								msg.dlc = 8;
    2806:	88 e0       	ldi	r24, 0x08	; 8
    2808:	8b 87       	std	Y+11, r24	; 0x0b
								while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
    280a:	00 00       	nop
    280c:	4c 85       	ldd	r20, Y+12	; 0x0c
    280e:	5d 85       	ldd	r21, Y+13	; 0x0d
    2810:	6e 85       	ldd	r22, Y+14	; 0x0e
    2812:	7f 85       	ldd	r23, Y+15	; 0x0f
    2814:	88 89       	ldd	r24, Y+16	; 0x10
    2816:	99 89       	ldd	r25, Y+17	; 0x11
    2818:	aa 89       	ldd	r26, Y+18	; 0x12
    281a:	bb 89       	ldd	r27, Y+19	; 0x13
    281c:	eb 85       	ldd	r30, Y+11	; 0x0b
    281e:	8f 80       	ldd	r8, Y+7	; 0x07
    2820:	98 84       	ldd	r9, Y+8	; 0x08
    2822:	a9 84       	ldd	r10, Y+9	; 0x09
    2824:	ba 84       	ldd	r11, Y+10	; 0x0a
    2826:	c4 2e       	mov	r12, r20
    2828:	d5 2e       	mov	r13, r21
    282a:	e6 2e       	mov	r14, r22
    282c:	f7 2e       	mov	r15, r23
    282e:	08 2f       	mov	r16, r24
    2830:	19 2f       	mov	r17, r25
    2832:	2a 2f       	mov	r18, r26
    2834:	3b 2f       	mov	r19, r27
    2836:	4e 2f       	mov	r20, r30
    2838:	c5 01       	movw	r24, r10
    283a:	b4 01       	movw	r22, r8
    283c:	0e 94 7d 11 	call	0x22fa	; 0x22fa <can_send_message>
    2840:	88 23       	and	r24, r24
    2842:	21 f3       	breq	.-56     	; 0x280c <can_send_task+0x282>
								msg.id++;
    2844:	8f 81       	ldd	r24, Y+7	; 0x07
    2846:	98 85       	ldd	r25, Y+8	; 0x08
    2848:	a9 85       	ldd	r26, Y+9	; 0x09
    284a:	ba 85       	ldd	r27, Y+10	; 0x0a
    284c:	01 96       	adiw	r24, 0x01	; 1
    284e:	a1 1d       	adc	r26, r1
    2850:	b1 1d       	adc	r27, r1
    2852:	8f 83       	std	Y+7, r24	; 0x07
    2854:	98 87       	std	Y+8, r25	; 0x08
    2856:	a9 87       	std	Y+9, r26	; 0x09
    2858:	ba 87       	std	Y+10, r27	; 0x0a
		//Spannungsmesswerte & Status
		case 2: 		
						msg.id = 0x300;
						for(i=0; i<SLAVE_BOARDS; i++)
						{
							for(i1=0; i1<4; i1++)
    285a:	8a 81       	ldd	r24, Y+2	; 0x02
    285c:	8f 5f       	subi	r24, 0xFF	; 255
    285e:	8a 83       	std	Y+2, r24	; 0x02
    2860:	8a 81       	ldd	r24, Y+2	; 0x02
    2862:	84 30       	cpi	r24, 0x04	; 4
    2864:	08 f4       	brcc	.+2      	; 0x2868 <can_send_task+0x2de>
    2866:	f4 ce       	rjmp	.-536    	; 0x2650 <can_send_task+0xc6>
						break;
								
		//Spannungsmesswerte & Status
		case 2: 		
						msg.id = 0x300;
						for(i=0; i<SLAVE_BOARDS; i++)
    2868:	89 81       	ldd	r24, Y+1	; 0x01
    286a:	8f 5f       	subi	r24, 0xFF	; 255
    286c:	89 83       	std	Y+1, r24	; 0x01
    286e:	89 81       	ldd	r24, Y+1	; 0x01
    2870:	84 30       	cpi	r24, 0x04	; 4
    2872:	08 f4       	brcc	.+2      	; 0x2876 <can_send_task+0x2ec>
    2874:	eb ce       	rjmp	.-554    	; 0x264c <can_send_task+0xc2>
								msg.dlc = 8;
								while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
								msg.id++;
							}						
						}
			 			break;
    2876:	ab c0       	rjmp	.+342    	; 0x29ce <can_send_task+0x444>
		
		//Bancing Status
		case 3:			for(i=0; i<SLAVE_BOARDS; i++)
    2878:	19 82       	std	Y+1, r1	; 0x01
    287a:	4b c0       	rjmp	.+150    	; 0x2912 <can_send_task+0x388>
						{
							msg.data.b[0] = (GET_LOW_BYTE(bms.balancing.cells[i]));	
    287c:	89 81       	ldd	r24, Y+1	; 0x01
    287e:	88 2f       	mov	r24, r24
    2880:	90 e0       	ldi	r25, 0x00	; 0
    2882:	88 0f       	add	r24, r24
    2884:	99 1f       	adc	r25, r25
    2886:	8a 58       	subi	r24, 0x8A	; 138
    2888:	9a 4f       	sbci	r25, 0xFA	; 250
    288a:	fc 01       	movw	r30, r24
    288c:	80 81       	ld	r24, Z
    288e:	91 81       	ldd	r25, Z+1	; 0x01
    2890:	8c 87       	std	Y+12, r24	; 0x0c
							msg.data.b[1] = (GET_HIGH_BYTE(bms.balancing.cells[i]));
    2892:	89 81       	ldd	r24, Y+1	; 0x01
    2894:	88 2f       	mov	r24, r24
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	88 0f       	add	r24, r24
    289a:	99 1f       	adc	r25, r25
    289c:	8a 58       	subi	r24, 0x8A	; 138
    289e:	9a 4f       	sbci	r25, 0xFA	; 250
    28a0:	fc 01       	movw	r30, r24
    28a2:	80 81       	ld	r24, Z
    28a4:	91 81       	ldd	r25, Z+1	; 0x01
    28a6:	89 2f       	mov	r24, r25
    28a8:	99 27       	eor	r25, r25
    28aa:	8d 87       	std	Y+13, r24	; 0x0d
							msg.data.b[2] = Rec;	
    28ac:	80 91 c0 03 	lds	r24, 0x03C0	; 0x8003c0 <Rec>
    28b0:	8e 87       	std	Y+14, r24	; 0x0e
							msg.data.b[3] = (i+1);
    28b2:	89 81       	ldd	r24, Y+1	; 0x01
    28b4:	8f 5f       	subi	r24, 0xFF	; 255
    28b6:	8f 87       	std	Y+15, r24	; 0x0f
							msg.data.b[4] = bms.bms_flag;	
    28b8:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    28bc:	88 8b       	std	Y+16, r24	; 0x10
							msg.id = 0x005;
    28be:	85 e0       	ldi	r24, 0x05	; 5
    28c0:	90 e0       	ldi	r25, 0x00	; 0
    28c2:	a0 e0       	ldi	r26, 0x00	; 0
    28c4:	b0 e0       	ldi	r27, 0x00	; 0
    28c6:	8f 83       	std	Y+7, r24	; 0x07
    28c8:	98 87       	std	Y+8, r25	; 0x08
    28ca:	a9 87       	std	Y+9, r26	; 0x09
    28cc:	ba 87       	std	Y+10, r27	; 0x0a
							msg.dlc = 5;
    28ce:	85 e0       	ldi	r24, 0x05	; 5
    28d0:	8b 87       	std	Y+11, r24	; 0x0b
							while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
    28d2:	00 00       	nop
    28d4:	4c 85       	ldd	r20, Y+12	; 0x0c
    28d6:	5d 85       	ldd	r21, Y+13	; 0x0d
    28d8:	6e 85       	ldd	r22, Y+14	; 0x0e
    28da:	7f 85       	ldd	r23, Y+15	; 0x0f
    28dc:	88 89       	ldd	r24, Y+16	; 0x10
    28de:	99 89       	ldd	r25, Y+17	; 0x11
    28e0:	aa 89       	ldd	r26, Y+18	; 0x12
    28e2:	bb 89       	ldd	r27, Y+19	; 0x13
    28e4:	eb 85       	ldd	r30, Y+11	; 0x0b
    28e6:	8f 80       	ldd	r8, Y+7	; 0x07
    28e8:	98 84       	ldd	r9, Y+8	; 0x08
    28ea:	a9 84       	ldd	r10, Y+9	; 0x09
    28ec:	ba 84       	ldd	r11, Y+10	; 0x0a
    28ee:	c4 2e       	mov	r12, r20
    28f0:	d5 2e       	mov	r13, r21
    28f2:	e6 2e       	mov	r14, r22
    28f4:	f7 2e       	mov	r15, r23
    28f6:	08 2f       	mov	r16, r24
    28f8:	19 2f       	mov	r17, r25
    28fa:	2a 2f       	mov	r18, r26
    28fc:	3b 2f       	mov	r19, r27
    28fe:	4e 2f       	mov	r20, r30
    2900:	c5 01       	movw	r24, r10
    2902:	b4 01       	movw	r22, r8
    2904:	0e 94 7d 11 	call	0x22fa	; 0x22fa <can_send_message>
    2908:	88 23       	and	r24, r24
    290a:	21 f3       	breq	.-56     	; 0x28d4 <can_send_task+0x34a>
							}						
						}
			 			break;
		
		//Bancing Status
		case 3:			for(i=0; i<SLAVE_BOARDS; i++)
    290c:	89 81       	ldd	r24, Y+1	; 0x01
    290e:	8f 5f       	subi	r24, 0xFF	; 255
    2910:	89 83       	std	Y+1, r24	; 0x01
    2912:	89 81       	ldd	r24, Y+1	; 0x01
    2914:	84 30       	cpi	r24, 0x04	; 4
    2916:	08 f4       	brcc	.+2      	; 0x291a <can_send_task+0x390>
    2918:	b1 cf       	rjmp	.-158    	; 0x287c <can_send_task+0x2f2>
							msg.data.b[4] = bms.bms_flag;	
							msg.id = 0x005;
							msg.dlc = 5;
							while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
						}
						break;
    291a:	59 c0       	rjmp	.+178    	; 0x29ce <can_send_task+0x444>
		
		//Temperatur & Status
		case 4:			for(i=0; i<SLAVE_BOARDS; i++)
    291c:	19 82       	std	Y+1, r1	; 0x01
    291e:	4e c0       	rjmp	.+156    	; 0x29bc <can_send_task+0x432>
						{	
							transfer.l = bms.temp.temp_transmit[i];						
    2920:	89 81       	ldd	r24, Y+1	; 0x01
    2922:	88 2f       	mov	r24, r24
    2924:	90 e0       	ldi	r25, 0x00	; 0
    2926:	03 96       	adiw	r24, 0x03	; 3
    2928:	82 95       	swap	r24
    292a:	92 95       	swap	r25
    292c:	90 7f       	andi	r25, 0xF0	; 240
    292e:	98 27       	eor	r25, r24
    2930:	80 7f       	andi	r24, 0xF0	; 240
    2932:	98 27       	eor	r25, r24
    2934:	8b 52       	subi	r24, 0x2B	; 43
    2936:	9e 4f       	sbci	r25, 0xFE	; 254
    2938:	87 51       	subi	r24, 0x17	; 23
    293a:	9c 4f       	sbci	r25, 0xFC	; 252
    293c:	09 2e       	mov	r0, r25
    293e:	00 0c       	add	r0, r0
    2940:	aa 0b       	sbc	r26, r26
    2942:	bb 0b       	sbc	r27, r27
    2944:	8b 83       	std	Y+3, r24	; 0x03
    2946:	9c 83       	std	Y+4, r25	; 0x04
    2948:	ad 83       	std	Y+5, r26	; 0x05
    294a:	be 83       	std	Y+6, r27	; 0x06
							msg.data.b[0] = transfer.b[0];
    294c:	8b 81       	ldd	r24, Y+3	; 0x03
    294e:	8c 87       	std	Y+12, r24	; 0x0c
							msg.data.b[1] = transfer.b[1];
    2950:	8c 81       	ldd	r24, Y+4	; 0x04
    2952:	8d 87       	std	Y+13, r24	; 0x0d
							msg.data.b[2] = transfer.b[2];
    2954:	8d 81       	ldd	r24, Y+5	; 0x05
    2956:	8e 87       	std	Y+14, r24	; 0x0e
							msg.data.b[3] = transfer.b[3];
    2958:	8e 81       	ldd	r24, Y+6	; 0x06
    295a:	8f 87       	std	Y+15, r24	; 0x0f
							msg.data.b[4] = (i+1);	
    295c:	89 81       	ldd	r24, Y+1	; 0x01
    295e:	8f 5f       	subi	r24, 0xFF	; 255
    2960:	88 8b       	std	Y+16, r24	; 0x10
							msg.data.b[5] = bms.bms_flag;							
    2962:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2966:	89 8b       	std	Y+17, r24	; 0x11
							msg.id = 0x006;
    2968:	86 e0       	ldi	r24, 0x06	; 6
    296a:	90 e0       	ldi	r25, 0x00	; 0
    296c:	a0 e0       	ldi	r26, 0x00	; 0
    296e:	b0 e0       	ldi	r27, 0x00	; 0
    2970:	8f 83       	std	Y+7, r24	; 0x07
    2972:	98 87       	std	Y+8, r25	; 0x08
    2974:	a9 87       	std	Y+9, r26	; 0x09
    2976:	ba 87       	std	Y+10, r27	; 0x0a
							msg.dlc = 6;
    2978:	86 e0       	ldi	r24, 0x06	; 6
    297a:	8b 87       	std	Y+11, r24	; 0x0b
							while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
    297c:	00 00       	nop
    297e:	4c 85       	ldd	r20, Y+12	; 0x0c
    2980:	5d 85       	ldd	r21, Y+13	; 0x0d
    2982:	6e 85       	ldd	r22, Y+14	; 0x0e
    2984:	7f 85       	ldd	r23, Y+15	; 0x0f
    2986:	88 89       	ldd	r24, Y+16	; 0x10
    2988:	99 89       	ldd	r25, Y+17	; 0x11
    298a:	aa 89       	ldd	r26, Y+18	; 0x12
    298c:	bb 89       	ldd	r27, Y+19	; 0x13
    298e:	eb 85       	ldd	r30, Y+11	; 0x0b
    2990:	8f 80       	ldd	r8, Y+7	; 0x07
    2992:	98 84       	ldd	r9, Y+8	; 0x08
    2994:	a9 84       	ldd	r10, Y+9	; 0x09
    2996:	ba 84       	ldd	r11, Y+10	; 0x0a
    2998:	c4 2e       	mov	r12, r20
    299a:	d5 2e       	mov	r13, r21
    299c:	e6 2e       	mov	r14, r22
    299e:	f7 2e       	mov	r15, r23
    29a0:	08 2f       	mov	r16, r24
    29a2:	19 2f       	mov	r17, r25
    29a4:	2a 2f       	mov	r18, r26
    29a6:	3b 2f       	mov	r19, r27
    29a8:	4e 2f       	mov	r20, r30
    29aa:	c5 01       	movw	r24, r10
    29ac:	b4 01       	movw	r22, r8
    29ae:	0e 94 7d 11 	call	0x22fa	; 0x22fa <can_send_message>
    29b2:	88 23       	and	r24, r24
    29b4:	21 f3       	breq	.-56     	; 0x297e <can_send_task+0x3f4>
							while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
						}
						break;
		
		//Temperatur & Status
		case 4:			for(i=0; i<SLAVE_BOARDS; i++)
    29b6:	89 81       	ldd	r24, Y+1	; 0x01
    29b8:	8f 5f       	subi	r24, 0xFF	; 255
    29ba:	89 83       	std	Y+1, r24	; 0x01
    29bc:	89 81       	ldd	r24, Y+1	; 0x01
    29be:	84 30       	cpi	r24, 0x04	; 4
    29c0:	08 f4       	brcc	.+2      	; 0x29c4 <can_send_task+0x43a>
    29c2:	ae cf       	rjmp	.-164    	; 0x2920 <can_send_task+0x396>
							msg.data.b[5] = bms.bms_flag;							
							msg.id = 0x006;
							msg.dlc = 6;
							while(!(can_send_message(msg.id, msg.dlc, msg.data.ll)));
						}	
						transfer.l = 0;					
    29c4:	1b 82       	std	Y+3, r1	; 0x03
    29c6:	1c 82       	std	Y+4, r1	; 0x04
    29c8:	1d 82       	std	Y+5, r1	; 0x05
    29ca:	1e 82       	std	Y+6, r1	; 0x06
		  				break;
    29cc:	00 00       	nop
	
		default:		
		break;
	}
}
    29ce:	00 00       	nop
    29d0:	64 96       	adiw	r28, 0x14	; 20
    29d2:	0f b6       	in	r0, 0x3f	; 63
    29d4:	f8 94       	cli
    29d6:	de bf       	out	0x3e, r29	; 62
    29d8:	0f be       	out	0x3f, r0	; 63
    29da:	cd bf       	out	0x3d, r28	; 61
    29dc:	df 91       	pop	r29
    29de:	cf 91       	pop	r28
    29e0:	1f 91       	pop	r17
    29e2:	0f 91       	pop	r16
    29e4:	ff 90       	pop	r15
    29e6:	ef 90       	pop	r14
    29e8:	df 90       	pop	r13
    29ea:	cf 90       	pop	r12
    29ec:	bf 90       	pop	r11
    29ee:	af 90       	pop	r10
    29f0:	9f 90       	pop	r9
    29f2:	8f 90       	pop	r8
    29f4:	08 95       	ret

000029f6 <can_task>:


void can_task()
{
    29f6:	cf 92       	push	r12
    29f8:	df 92       	push	r13
    29fa:	ef 92       	push	r14
    29fc:	ff 92       	push	r15
    29fe:	0f 93       	push	r16
    2a00:	1f 93       	push	r17
    2a02:	cf 93       	push	r28
    2a04:	df 93       	push	r29
    2a06:	cd b7       	in	r28, 0x3d	; 61
    2a08:	de b7       	in	r29, 0x3e	; 62
    2a0a:	2d 97       	sbiw	r28, 0x0d	; 13
    2a0c:	0f b6       	in	r0, 0x3f	; 63
    2a0e:	f8 94       	cli
    2a10:	de bf       	out	0x3e, r29	; 62
    2a12:	0f be       	out	0x3f, r0	; 63
    2a14:	cd bf       	out	0x3d, r28	; 61
	static uint8_t index = 0;
	if (can_tx_flags)			//anything to send?
    2a16:	80 91 e5 03 	lds	r24, 0x03E5	; 0x8003e5 <can_tx_flags>
    2a1a:	88 23       	and	r24, r24
    2a1c:	09 f4       	brne	.+2      	; 0x2a20 <can_task+0x2a>
    2a1e:	4d c0       	rjmp	.+154    	; 0x2aba <can_task+0xc4>
	{	
		if((CANEN2 & 0x30) != 0x30) // MOb #4 or #5 not busy?
    2a20:	8c ed       	ldi	r24, 0xDC	; 220
    2a22:	90 e0       	ldi	r25, 0x00	; 0
    2a24:	fc 01       	movw	r30, r24
    2a26:	80 81       	ld	r24, Z
    2a28:	88 2f       	mov	r24, r24
    2a2a:	90 e0       	ldi	r25, 0x00	; 0
    2a2c:	80 73       	andi	r24, 0x30	; 48
    2a2e:	99 27       	eor	r25, r25
    2a30:	c0 97       	sbiw	r24, 0x30	; 48
    2a32:	09 f4       	brne	.+2      	; 0x2a36 <can_task+0x40>
    2a34:	42 c0       	rjmp	.+132    	; 0x2aba <can_task+0xc4>
		{
			do
			{
				if(index < 7) 
    2a36:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <index.1846>
    2a3a:	87 30       	cpi	r24, 0x07	; 7
    2a3c:	30 f4       	brcc	.+12     	; 0x2a4a <can_task+0x54>
				{
					index++;		//select next message
    2a3e:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <index.1846>
    2a42:	8f 5f       	subi	r24, 0xFF	; 255
    2a44:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <index.1846>
    2a48:	02 c0       	rjmp	.+4      	; 0x2a4e <can_task+0x58>
				}
				else
				{
					index = 0;		//overrun, start over with first message
    2a4a:	10 92 5c 03 	sts	0x035C, r1	; 0x80035c <index.1846>
				}
			}
			while (!(can_tx_flags & (1 << index))); //message flagged for transmission? if not - check next message
    2a4e:	80 91 e5 03 	lds	r24, 0x03E5	; 0x8003e5 <can_tx_flags>
    2a52:	88 2f       	mov	r24, r24
    2a54:	90 e0       	ldi	r25, 0x00	; 0
    2a56:	20 91 5c 03 	lds	r18, 0x035C	; 0x80035c <index.1846>
    2a5a:	22 2f       	mov	r18, r18
    2a5c:	30 e0       	ldi	r19, 0x00	; 0
    2a5e:	02 c0       	rjmp	.+4      	; 0x2a64 <can_task+0x6e>
    2a60:	95 95       	asr	r25
    2a62:	87 95       	ror	r24
    2a64:	2a 95       	dec	r18
    2a66:	e2 f7       	brpl	.-8      	; 0x2a60 <can_task+0x6a>
    2a68:	81 70       	andi	r24, 0x01	; 1
    2a6a:	99 27       	eor	r25, r25
    2a6c:	89 2b       	or	r24, r25
    2a6e:	19 f3       	breq	.-58     	; 0x2a36 <can_task+0x40>
			
			can_send_task(index);			//call can_send_task (prepares data and starts transmission)
    2a70:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <index.1846>
    2a74:	0e 94 c5 12 	call	0x258a	; 0x258a <can_send_task>
			
			can_tx_flags &= ~(1 << index);  //reset send flag for sent message
    2a78:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <index.1846>
    2a7c:	28 2f       	mov	r18, r24
    2a7e:	30 e0       	ldi	r19, 0x00	; 0
    2a80:	81 e0       	ldi	r24, 0x01	; 1
    2a82:	90 e0       	ldi	r25, 0x00	; 0
    2a84:	02 c0       	rjmp	.+4      	; 0x2a8a <can_task+0x94>
    2a86:	88 0f       	add	r24, r24
    2a88:	99 1f       	adc	r25, r25
    2a8a:	2a 95       	dec	r18
    2a8c:	e2 f7       	brpl	.-8      	; 0x2a86 <can_task+0x90>
    2a8e:	80 95       	com	r24
    2a90:	90 91 e5 03 	lds	r25, 0x03E5	; 0x8003e5 <can_tx_flags>
    2a94:	89 23       	and	r24, r25
    2a96:	80 93 e5 03 	sts	0x03E5, r24	; 0x8003e5 <can_tx_flags>
	}
	
	can_msg_t can_rx;
	
	//wenn alle nachrichten in einem Aufruf verarbeitet werden sollen -> while(can_receive.....
	while(can_receive_message(&can_rx.id, &can_rx.dlc, &can_rx.data.ll) >= 1) 
    2a9a:	0f c0       	rjmp	.+30     	; 0x2aba <can_task+0xc4>
	{
		can_receive_task(can_rx);
    2a9c:	c9 80       	ldd	r12, Y+1	; 0x01
    2a9e:	da 80       	ldd	r13, Y+2	; 0x02
    2aa0:	eb 80       	ldd	r14, Y+3	; 0x03
    2aa2:	fc 80       	ldd	r15, Y+4	; 0x04
    2aa4:	0d 81       	ldd	r16, Y+5	; 0x05
    2aa6:	1e 81       	ldd	r17, Y+6	; 0x06
    2aa8:	2f 81       	ldd	r18, Y+7	; 0x07
    2aaa:	38 85       	ldd	r19, Y+8	; 0x08
    2aac:	49 85       	ldd	r20, Y+9	; 0x09
    2aae:	5a 85       	ldd	r21, Y+10	; 0x0a
    2ab0:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ab2:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ab4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ab6:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <can_receive_task>
	}
	
	can_msg_t can_rx;
	
	//wenn alle nachrichten in einem Aufruf verarbeitet werden sollen -> while(can_receive.....
	while(can_receive_message(&can_rx.id, &can_rx.dlc, &can_rx.data.ll) >= 1) 
    2aba:	9e 01       	movw	r18, r28
    2abc:	2a 5f       	subi	r18, 0xFA	; 250
    2abe:	3f 4f       	sbci	r19, 0xFF	; 255
    2ac0:	ce 01       	movw	r24, r28
    2ac2:	05 96       	adiw	r24, 0x05	; 5
    2ac4:	a9 01       	movw	r20, r18
    2ac6:	bc 01       	movw	r22, r24
    2ac8:	ce 01       	movw	r24, r28
    2aca:	01 96       	adiw	r24, 0x01	; 1
    2acc:	0e 94 9d 10 	call	0x213a	; 0x213a <can_receive_message>
    2ad0:	88 23       	and	r24, r24
    2ad2:	21 f7       	brne	.-56     	; 0x2a9c <can_task+0xa6>
	{
		can_receive_task(can_rx);
	}
}
    2ad4:	00 00       	nop
    2ad6:	2d 96       	adiw	r28, 0x0d	; 13
    2ad8:	0f b6       	in	r0, 0x3f	; 63
    2ada:	f8 94       	cli
    2adc:	de bf       	out	0x3e, r29	; 62
    2ade:	0f be       	out	0x3f, r0	; 63
    2ae0:	cd bf       	out	0x3d, r28	; 61
    2ae2:	df 91       	pop	r29
    2ae4:	cf 91       	pop	r28
    2ae6:	1f 91       	pop	r17
    2ae8:	0f 91       	pop	r16
    2aea:	ff 90       	pop	r15
    2aec:	ef 90       	pop	r14
    2aee:	df 90       	pop	r13
    2af0:	cf 90       	pop	r12
    2af2:	08 95       	ret

00002af4 <digital_output_init>:
#include <avr/io.h>
#include "header.h"
#include "DigIO.h"

void digital_output_init(uint8_t pin_define)
{
    2af4:	cf 93       	push	r28
    2af6:	df 93       	push	r29
    2af8:	1f 92       	push	r1
    2afa:	cd b7       	in	r28, 0x3d	; 61
    2afc:	de b7       	in	r29, 0x3e	; 62
    2afe:	89 83       	std	Y+1, r24	; 0x01
	switch (pin_define)									//not all PIN_... defines appear here - some of them refer to pins which are already taken care of
    2b00:	89 81       	ldd	r24, Y+1	; 0x01
    2b02:	88 2f       	mov	r24, r24
    2b04:	90 e0       	ldi	r25, 0x00	; 0
    2b06:	09 2e       	mov	r0, r25
    2b08:	00 0c       	add	r0, r0
    2b0a:	aa 0b       	sbc	r26, r26
    2b0c:	bb 0b       	sbc	r27, r27
    2b0e:	45 e6       	ldi	r20, 0x65	; 101
    2b10:	50 e0       	ldi	r21, 0x00	; 0
    2b12:	2e e6       	ldi	r18, 0x6E	; 110
    2b14:	30 e0       	ldi	r19, 0x00	; 0
    2b16:	84 1b       	sub	r24, r20
    2b18:	95 0b       	sbc	r25, r21
    2b1a:	28 17       	cp	r18, r24
    2b1c:	39 07       	cpc	r19, r25
    2b1e:	08 f4       	brcc	.+2      	; 0x2b22 <digital_output_init+0x2e>
    2b20:	eb c0       	rjmp	.+470    	; 0x2cf8 <digital_output_init+0x204>
    2b22:	8b 5b       	subi	r24, 0xBB	; 187
    2b24:	9f 4f       	sbci	r25, 0xFF	; 255
    2b26:	fc 01       	movw	r30, r24
    2b28:	0c 94 03 1e 	jmp	0x3c06	; 0x3c06 <__tablejump2__>
	{
	
		case PIN_PWM1:	//PORTD &= ~(1<<PORTD0);		//set pin State to low
						DDRD |= (1<<PORTD0);		//configure pin as output
    2b2c:	8a e2       	ldi	r24, 0x2A	; 42
    2b2e:	90 e0       	ldi	r25, 0x00	; 0
    2b30:	2a e2       	ldi	r18, 0x2A	; 42
    2b32:	30 e0       	ldi	r19, 0x00	; 0
    2b34:	f9 01       	movw	r30, r18
    2b36:	20 81       	ld	r18, Z
    2b38:	21 60       	ori	r18, 0x01	; 1
    2b3a:	fc 01       	movw	r30, r24
    2b3c:	20 83       	st	Z, r18
						break;							
    2b3e:	dc c0       	rjmp	.+440    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM2:	//PORTC &= ~(1<<PORTC0);		//set pin State to low
						DDRC |= (1<<PORTC0);		//configure pin as output
    2b40:	87 e2       	ldi	r24, 0x27	; 39
    2b42:	90 e0       	ldi	r25, 0x00	; 0
    2b44:	27 e2       	ldi	r18, 0x27	; 39
    2b46:	30 e0       	ldi	r19, 0x00	; 0
    2b48:	f9 01       	movw	r30, r18
    2b4a:	20 81       	ld	r18, Z
    2b4c:	21 60       	ori	r18, 0x01	; 1
    2b4e:	fc 01       	movw	r30, r24
    2b50:	20 83       	st	Z, r18
						break;
    2b52:	d2 c0       	rjmp	.+420    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM3:	//PORTD &= ~(1<<PORTD2);		//set pin State to low
						DDRD |= (1<<PORTD2);		//configure pin as output
    2b54:	8a e2       	ldi	r24, 0x2A	; 42
    2b56:	90 e0       	ldi	r25, 0x00	; 0
    2b58:	2a e2       	ldi	r18, 0x2A	; 42
    2b5a:	30 e0       	ldi	r19, 0x00	; 0
    2b5c:	f9 01       	movw	r30, r18
    2b5e:	20 81       	ld	r18, Z
    2b60:	24 60       	ori	r18, 0x04	; 4
    2b62:	fc 01       	movw	r30, r24
    2b64:	20 83       	st	Z, r18
						break;
    2b66:	c8 c0       	rjmp	.+400    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM4:	//PORTC &= ~(1<<PORTC1);		//set pin State to low
						DDRC |= (1<<PORTC1);		//configure pin as output
    2b68:	87 e2       	ldi	r24, 0x27	; 39
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	27 e2       	ldi	r18, 0x27	; 39
    2b6e:	30 e0       	ldi	r19, 0x00	; 0
    2b70:	f9 01       	movw	r30, r18
    2b72:	20 81       	ld	r18, Z
    2b74:	22 60       	ori	r18, 0x02	; 2
    2b76:	fc 01       	movw	r30, r24
    2b78:	20 83       	st	Z, r18
						break;
    2b7a:	be c0       	rjmp	.+380    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM5:	//PORTB &= ~(1<<PORTB6);		//set pin State to low
						DDRB |= (1<<PORTB6);		//configure pin as output
    2b7c:	84 e2       	ldi	r24, 0x24	; 36
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	24 e2       	ldi	r18, 0x24	; 36
    2b82:	30 e0       	ldi	r19, 0x00	; 0
    2b84:	f9 01       	movw	r30, r18
    2b86:	20 81       	ld	r18, Z
    2b88:	20 64       	ori	r18, 0x40	; 64
    2b8a:	fc 01       	movw	r30, r24
    2b8c:	20 83       	st	Z, r18
						break;
    2b8e:	b4 c0       	rjmp	.+360    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM6:	//PORTD &= ~(1<<PORTD3);		//set pin State to low
						DDRD |= (1<<PORTD3);		//configure pin as output
    2b90:	8a e2       	ldi	r24, 0x2A	; 42
    2b92:	90 e0       	ldi	r25, 0x00	; 0
    2b94:	2a e2       	ldi	r18, 0x2A	; 42
    2b96:	30 e0       	ldi	r19, 0x00	; 0
    2b98:	f9 01       	movw	r30, r18
    2b9a:	20 81       	ld	r18, Z
    2b9c:	28 60       	ori	r18, 0x08	; 8
    2b9e:	fc 01       	movw	r30, r24
    2ba0:	20 83       	st	Z, r18
						break;
    2ba2:	aa c0       	rjmp	.+340    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM7:	//PORTB &= ~(1<<PORTB0);		//set pin State to low
						DDRB |= (1<<PORTB0);		//configure pin as output
    2ba4:	84 e2       	ldi	r24, 0x24	; 36
    2ba6:	90 e0       	ldi	r25, 0x00	; 0
    2ba8:	24 e2       	ldi	r18, 0x24	; 36
    2baa:	30 e0       	ldi	r19, 0x00	; 0
    2bac:	f9 01       	movw	r30, r18
    2bae:	20 81       	ld	r18, Z
    2bb0:	21 60       	ori	r18, 0x01	; 1
    2bb2:	fc 01       	movw	r30, r24
    2bb4:	20 83       	st	Z, r18
						break;
    2bb6:	a0 c0       	rjmp	.+320    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM8:	//PORTB &= ~(1<<PORTB1);		//set pin State to low
						DDRB |= (1<<PORTB1);		//configure pin as output
    2bb8:	84 e2       	ldi	r24, 0x24	; 36
    2bba:	90 e0       	ldi	r25, 0x00	; 0
    2bbc:	24 e2       	ldi	r18, 0x24	; 36
    2bbe:	30 e0       	ldi	r19, 0x00	; 0
    2bc0:	f9 01       	movw	r30, r18
    2bc2:	20 81       	ld	r18, Z
    2bc4:	22 60       	ori	r18, 0x02	; 2
    2bc6:	fc 01       	movw	r30, r24
    2bc8:	20 83       	st	Z, r18
						break;
    2bca:	96 c0       	rjmp	.+300    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_PWM9:	//PORTB &= ~(1<<PORTB7);		//set pin State to low
						DDRB |= (1<<PORTB7);		//configure pin as output
    2bcc:	84 e2       	ldi	r24, 0x24	; 36
    2bce:	90 e0       	ldi	r25, 0x00	; 0
    2bd0:	24 e2       	ldi	r18, 0x24	; 36
    2bd2:	30 e0       	ldi	r19, 0x00	; 0
    2bd4:	f9 01       	movw	r30, r18
    2bd6:	20 81       	ld	r18, Z
    2bd8:	20 68       	ori	r18, 0x80	; 128
    2bda:	fc 01       	movw	r30, r24
    2bdc:	20 83       	st	Z, r18
						break;
    2bde:	8c c0       	rjmp	.+280    	; 0x2cf8 <digital_output_init+0x204>

		case PIN_AN10:	//PORTD &= ~(1<<PORTD4);		//set pin State to low
						DDRD |= (1<<PORTD4);		//configure pin as output
    2be0:	8a e2       	ldi	r24, 0x2A	; 42
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	2a e2       	ldi	r18, 0x2A	; 42
    2be6:	30 e0       	ldi	r19, 0x00	; 0
    2be8:	f9 01       	movw	r30, r18
    2bea:	20 81       	ld	r18, Z
    2bec:	20 61       	ori	r18, 0x10	; 16
    2bee:	fc 01       	movw	r30, r24
    2bf0:	20 83       	st	Z, r18
						break;
    2bf2:	82 c0       	rjmp	.+260    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN1:	//PORTE &= ~(1<<PORTE2);		//set pin State to low
						DDRE |= (1<<PORTE2);		//configure pin as output
    2bf4:	8d e2       	ldi	r24, 0x2D	; 45
    2bf6:	90 e0       	ldi	r25, 0x00	; 0
    2bf8:	2d e2       	ldi	r18, 0x2D	; 45
    2bfa:	30 e0       	ldi	r19, 0x00	; 0
    2bfc:	f9 01       	movw	r30, r18
    2bfe:	20 81       	ld	r18, Z
    2c00:	24 60       	ori	r18, 0x04	; 4
    2c02:	fc 01       	movw	r30, r24
    2c04:	20 83       	st	Z, r18
						break;
    2c06:	78 c0       	rjmp	.+240    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN2:	//PORTD &= ~(1<<PORTD5);		//set pin State to low
						DDRD |= (1<<PORTD5);		//configure pin as output
    2c08:	8a e2       	ldi	r24, 0x2A	; 42
    2c0a:	90 e0       	ldi	r25, 0x00	; 0
    2c0c:	2a e2       	ldi	r18, 0x2A	; 42
    2c0e:	30 e0       	ldi	r19, 0x00	; 0
    2c10:	f9 01       	movw	r30, r18
    2c12:	20 81       	ld	r18, Z
    2c14:	20 62       	ori	r18, 0x20	; 32
    2c16:	fc 01       	movw	r30, r24
    2c18:	20 83       	st	Z, r18
						break;
    2c1a:	6e c0       	rjmp	.+220    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN3:	//PORTD &= ~(1<<PORTD6);		//set pin State to low
						DDRD |= (1<<PORTD6);		//configure pin as output
    2c1c:	8a e2       	ldi	r24, 0x2A	; 42
    2c1e:	90 e0       	ldi	r25, 0x00	; 0
    2c20:	2a e2       	ldi	r18, 0x2A	; 42
    2c22:	30 e0       	ldi	r19, 0x00	; 0
    2c24:	f9 01       	movw	r30, r18
    2c26:	20 81       	ld	r18, Z
    2c28:	20 64       	ori	r18, 0x40	; 64
    2c2a:	fc 01       	movw	r30, r24
    2c2c:	20 83       	st	Z, r18
						break;
    2c2e:	64 c0       	rjmp	.+200    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN4:	//PORTB &= ~(1<<PORTB2);		//set pin State to low
						DDRB |= (1<<PORTB2);		//configure pin as output
    2c30:	84 e2       	ldi	r24, 0x24	; 36
    2c32:	90 e0       	ldi	r25, 0x00	; 0
    2c34:	24 e2       	ldi	r18, 0x24	; 36
    2c36:	30 e0       	ldi	r19, 0x00	; 0
    2c38:	f9 01       	movw	r30, r18
    2c3a:	20 81       	ld	r18, Z
    2c3c:	24 60       	ori	r18, 0x04	; 4
    2c3e:	fc 01       	movw	r30, r24
    2c40:	20 83       	st	Z, r18
						break;
    2c42:	5a c0       	rjmp	.+180    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN5:	//PORTC &= ~(1<<PORTC4);		//set pin State to low
						DDRC |= (1<<PORTC4);		//configure pin as output
    2c44:	87 e2       	ldi	r24, 0x27	; 39
    2c46:	90 e0       	ldi	r25, 0x00	; 0
    2c48:	27 e2       	ldi	r18, 0x27	; 39
    2c4a:	30 e0       	ldi	r19, 0x00	; 0
    2c4c:	f9 01       	movw	r30, r18
    2c4e:	20 81       	ld	r18, Z
    2c50:	20 61       	ori	r18, 0x10	; 16
    2c52:	fc 01       	movw	r30, r24
    2c54:	20 83       	st	Z, r18
						break;
    2c56:	50 c0       	rjmp	.+160    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN6:	//PORTC &= ~(1<<PORTC5);		//set pin State to low
						DDRC |= (1<<PORTC5);		//configure pin as output
    2c58:	87 e2       	ldi	r24, 0x27	; 39
    2c5a:	90 e0       	ldi	r25, 0x00	; 0
    2c5c:	27 e2       	ldi	r18, 0x27	; 39
    2c5e:	30 e0       	ldi	r19, 0x00	; 0
    2c60:	f9 01       	movw	r30, r18
    2c62:	20 81       	ld	r18, Z
    2c64:	20 62       	ori	r18, 0x20	; 32
    2c66:	fc 01       	movw	r30, r24
    2c68:	20 83       	st	Z, r18
						break;
    2c6a:	46 c0       	rjmp	.+140    	; 0x2cf8 <digital_output_init+0x204>
						
		case PIN_AN7:	//PORTC &= ~(1<<PORTC6);		//set pin State to low
						DDRC |= (1<<PORTC6);		//configure pin as output
    2c6c:	87 e2       	ldi	r24, 0x27	; 39
    2c6e:	90 e0       	ldi	r25, 0x00	; 0
    2c70:	27 e2       	ldi	r18, 0x27	; 39
    2c72:	30 e0       	ldi	r19, 0x00	; 0
    2c74:	f9 01       	movw	r30, r18
    2c76:	20 81       	ld	r18, Z
    2c78:	20 64       	ori	r18, 0x40	; 64
    2c7a:	fc 01       	movw	r30, r24
    2c7c:	20 83       	st	Z, r18
						break;
    2c7e:	3c c0       	rjmp	.+120    	; 0x2cf8 <digital_output_init+0x204>
						
//#ifndef LM50_TEMP			//<-- wie geht das? muss noch gemacht werden!
		case PIN_AN8:	//PORTB &= ~(1<<PORTB5);		//set pin State to low
						DDRB |= (1<<PORTB5);		//configure pin as output
    2c80:	84 e2       	ldi	r24, 0x24	; 36
    2c82:	90 e0       	ldi	r25, 0x00	; 0
    2c84:	24 e2       	ldi	r18, 0x24	; 36
    2c86:	30 e0       	ldi	r19, 0x00	; 0
    2c88:	f9 01       	movw	r30, r18
    2c8a:	20 81       	ld	r18, Z
    2c8c:	20 62       	ori	r18, 0x20	; 32
    2c8e:	fc 01       	movw	r30, r24
    2c90:	20 83       	st	Z, r18
						break;
    2c92:	32 c0       	rjmp	.+100    	; 0x2cf8 <digital_output_init+0x204>
//#endif
						
						

		case PIN_DAC:	//PORTC &= ~(1<<PORTC7);		//set pin State to low
						DDRC |= (1<<PORTC7);		//configure pin as output
    2c94:	87 e2       	ldi	r24, 0x27	; 39
    2c96:	90 e0       	ldi	r25, 0x00	; 0
    2c98:	27 e2       	ldi	r18, 0x27	; 39
    2c9a:	30 e0       	ldi	r19, 0x00	; 0
    2c9c:	f9 01       	movw	r30, r18
    2c9e:	20 81       	ld	r18, Z
    2ca0:	20 68       	ori	r18, 0x80	; 128
    2ca2:	fc 01       	movw	r30, r24
    2ca4:	20 83       	st	Z, r18
						break;
    2ca6:	28 c0       	rjmp	.+80     	; 0x2cf8 <digital_output_init+0x204>

		case PIN_GPIO1:	//PORTB &= ~(1<<PORTB4);		//set pin State to low
						DDRB |= (1<<PORTB4);		//configure pin as output
    2ca8:	84 e2       	ldi	r24, 0x24	; 36
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	24 e2       	ldi	r18, 0x24	; 36
    2cae:	30 e0       	ldi	r19, 0x00	; 0
    2cb0:	f9 01       	movw	r30, r18
    2cb2:	20 81       	ld	r18, Z
    2cb4:	20 61       	ori	r18, 0x10	; 16
    2cb6:	fc 01       	movw	r30, r24
    2cb8:	20 83       	st	Z, r18
						break;
    2cba:	1e c0       	rjmp	.+60     	; 0x2cf8 <digital_output_init+0x204>
							
		case PIN_GPIO2:	//PORTB &= ~(1<<PORTB3);		//set pin State to low
						DDRB |= (1<<PORTB3);		//configure pin as output
    2cbc:	84 e2       	ldi	r24, 0x24	; 36
    2cbe:	90 e0       	ldi	r25, 0x00	; 0
    2cc0:	24 e2       	ldi	r18, 0x24	; 36
    2cc2:	30 e0       	ldi	r19, 0x00	; 0
    2cc4:	f9 01       	movw	r30, r18
    2cc6:	20 81       	ld	r18, Z
    2cc8:	28 60       	ori	r18, 0x08	; 8
    2cca:	fc 01       	movw	r30, r24
    2ccc:	20 83       	st	Z, r18
						break;
    2cce:	14 c0       	rjmp	.+40     	; 0x2cf8 <digital_output_init+0x204>
							
		case PIN_GPIO3:	//PORTD &= ~(1<<PORTD1);		//set pin State to low
						DDRD |= (1<<PORTD1);		//configure pin as output
    2cd0:	8a e2       	ldi	r24, 0x2A	; 42
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	2a e2       	ldi	r18, 0x2A	; 42
    2cd6:	30 e0       	ldi	r19, 0x00	; 0
    2cd8:	f9 01       	movw	r30, r18
    2cda:	20 81       	ld	r18, Z
    2cdc:	22 60       	ori	r18, 0x02	; 2
    2cde:	fc 01       	movw	r30, r24
    2ce0:	20 83       	st	Z, r18
						break;
    2ce2:	0a c0       	rjmp	.+20     	; 0x2cf8 <digital_output_init+0x204>
							
		case PIN_GPIO4:	//PORTD &= ~(1<<PORTD7);		//set pin State to low
						DDRD |= (1<<PORTD7);		//configure pin as output
    2ce4:	8a e2       	ldi	r24, 0x2A	; 42
    2ce6:	90 e0       	ldi	r25, 0x00	; 0
    2ce8:	2a e2       	ldi	r18, 0x2A	; 42
    2cea:	30 e0       	ldi	r19, 0x00	; 0
    2cec:	f9 01       	movw	r30, r18
    2cee:	20 81       	ld	r18, Z
    2cf0:	20 68       	ori	r18, 0x80	; 128
    2cf2:	fc 01       	movw	r30, r24
    2cf4:	20 83       	st	Z, r18
						break;
    2cf6:	00 00       	nop
	
	}
    2cf8:	00 00       	nop
    2cfa:	0f 90       	pop	r0
    2cfc:	df 91       	pop	r29
    2cfe:	cf 91       	pop	r28
    2d00:	08 95       	ret

00002d02 <Get_ISO_Status>:
	interlock_status = INTERLOCK_OK;
	enabled = 0;
}

uint8_t Get_ISO_Status()
{
    2d02:	cf 93       	push	r28
    2d04:	df 93       	push	r29
    2d06:	cd b7       	in	r28, 0x3d	; 61
    2d08:	de b7       	in	r29, 0x3e	; 62
	return iso_status;
    2d0a:	80 91 5d 03 	lds	r24, 0x035D	; 0x80035d <iso_status>
}
    2d0e:	df 91       	pop	r29
    2d10:	cf 91       	pop	r28
    2d12:	08 95       	ret

00002d14 <Get_Interlock_Status>:

uint8_t Get_Interlock_Status()
{
    2d14:	cf 93       	push	r28
    2d16:	df 93       	push	r29
    2d18:	cd b7       	in	r28, 0x3d	; 61
    2d1a:	de b7       	in	r29, 0x3e	; 62
	return interlock_status;
    2d1c:	80 91 5e 03 	lds	r24, 0x035E	; 0x80035e <interlock_status>
}
    2d20:	df 91       	pop	r29
    2d22:	cf 91       	pop	r28
    2d24:	08 95       	ret

00002d26 <ISO_Control_Task>:

void ISO_Control_Task()
{
    2d26:	cf 93       	push	r28
    2d28:	df 93       	push	r29
    2d2a:	cd b7       	in	r28, 0x3d	; 61
    2d2c:	de b7       	in	r29, 0x3e	; 62
	if(enabled)
    2d2e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    2d32:	88 23       	and	r24, r24
    2d34:	51 f1       	breq	.+84     	; 0x2d8a <ISO_Control_Task+0x64>
	{
		if(ISO_PIN_STATE)
    2d36:	83 e2       	ldi	r24, 0x23	; 35
    2d38:	90 e0       	ldi	r25, 0x00	; 0
    2d3a:	fc 01       	movw	r30, r24
    2d3c:	80 81       	ld	r24, Z
    2d3e:	88 2f       	mov	r24, r24
    2d40:	90 e0       	ldi	r25, 0x00	; 0
    2d42:	80 71       	andi	r24, 0x10	; 16
    2d44:	99 27       	eor	r25, r25
    2d46:	89 2b       	or	r24, r25
    2d48:	19 f0       	breq	.+6      	; 0x2d50 <ISO_Control_Task+0x2a>
		{
			iso_status = ISO_OK;
    2d4a:	10 92 5d 03 	sts	0x035D, r1	; 0x80035d <iso_status>
    2d4e:	08 c0       	rjmp	.+16     	; 0x2d60 <ISO_Control_Task+0x3a>
		}
		else
		{
			SET_TRUE(flagCritical);
    2d50:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2d54:	80 62       	ori	r24, 0x20	; 32
    2d56:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			iso_status = ISO_ERROR;
    2d5a:	81 e0       	ldi	r24, 0x01	; 1
    2d5c:	80 93 5d 03 	sts	0x035D, r24	; 0x80035d <iso_status>
		}
		
		if(INTERLOCK_PIN_STATE)
    2d60:	83 e2       	ldi	r24, 0x23	; 35
    2d62:	90 e0       	ldi	r25, 0x00	; 0
    2d64:	fc 01       	movw	r30, r24
    2d66:	80 81       	ld	r24, Z
    2d68:	88 2f       	mov	r24, r24
    2d6a:	90 e0       	ldi	r25, 0x00	; 0
    2d6c:	88 70       	andi	r24, 0x08	; 8
    2d6e:	99 27       	eor	r25, r25
    2d70:	89 2b       	or	r24, r25
    2d72:	19 f0       	breq	.+6      	; 0x2d7a <ISO_Control_Task+0x54>
		{
			interlock_status = INTERLOCK_OK;
    2d74:	10 92 5e 03 	sts	0x035E, r1	; 0x80035e <interlock_status>
		{
			SET_TRUE(flagCritical);
			interlock_status = INTERLOCK_ERROR;
		}
	}
    2d78:	08 c0       	rjmp	.+16     	; 0x2d8a <ISO_Control_Task+0x64>
		{
			interlock_status = INTERLOCK_OK;
		}
		else
		{
			SET_TRUE(flagCritical);
    2d7a:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2d7e:	80 62       	ori	r24, 0x20	; 32
    2d80:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			interlock_status = INTERLOCK_ERROR;
    2d84:	81 e0       	ldi	r24, 0x01	; 1
    2d86:	80 93 5e 03 	sts	0x035E, r24	; 0x80035e <interlock_status>
		}
	}
    2d8a:	00 00       	nop
    2d8c:	df 91       	pop	r29
    2d8e:	cf 91       	pop	r28
    2d90:	08 95       	ret

00002d92 <Get_Current_Status>:
	current_status = CURRENT_OK;
	enabled = 0;
}

uint8_t Get_Current_Status()
{
    2d92:	cf 93       	push	r28
    2d94:	df 93       	push	r29
    2d96:	cd b7       	in	r28, 0x3d	; 61
    2d98:	de b7       	in	r29, 0x3e	; 62
	return current_status;
    2d9a:	80 91 5f 03 	lds	r24, 0x035F	; 0x80035f <current_status>
}
    2d9e:	df 91       	pop	r29
    2da0:	cf 91       	pop	r28
    2da2:	08 95       	ret

00002da4 <abs32>:

uint32_t abs32(sint32_t val)
{
    2da4:	cf 93       	push	r28
    2da6:	df 93       	push	r29
    2da8:	00 d0       	rcall	.+0      	; 0x2daa <abs32+0x6>
    2daa:	00 d0       	rcall	.+0      	; 0x2dac <abs32+0x8>
    2dac:	cd b7       	in	r28, 0x3d	; 61
    2dae:	de b7       	in	r29, 0x3e	; 62
    2db0:	69 83       	std	Y+1, r22	; 0x01
    2db2:	7a 83       	std	Y+2, r23	; 0x02
    2db4:	8b 83       	std	Y+3, r24	; 0x03
    2db6:	9c 83       	std	Y+4, r25	; 0x04
	if(val > 0)
    2db8:	89 81       	ldd	r24, Y+1	; 0x01
    2dba:	9a 81       	ldd	r25, Y+2	; 0x02
    2dbc:	ab 81       	ldd	r26, Y+3	; 0x03
    2dbe:	bc 81       	ldd	r27, Y+4	; 0x04
    2dc0:	18 16       	cp	r1, r24
    2dc2:	19 06       	cpc	r1, r25
    2dc4:	1a 06       	cpc	r1, r26
    2dc6:	1b 06       	cpc	r1, r27
    2dc8:	2c f4       	brge	.+10     	; 0x2dd4 <abs32+0x30>
		return val;
    2dca:	89 81       	ldd	r24, Y+1	; 0x01
    2dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    2dce:	ab 81       	ldd	r26, Y+3	; 0x03
    2dd0:	bc 81       	ldd	r27, Y+4	; 0x04
    2dd2:	0b c0       	rjmp	.+22     	; 0x2dea <abs32+0x46>
	else
		return val*(-1);
    2dd4:	89 81       	ldd	r24, Y+1	; 0x01
    2dd6:	9a 81       	ldd	r25, Y+2	; 0x02
    2dd8:	ab 81       	ldd	r26, Y+3	; 0x03
    2dda:	bc 81       	ldd	r27, Y+4	; 0x04
    2ddc:	b0 95       	com	r27
    2dde:	a0 95       	com	r26
    2de0:	90 95       	com	r25
    2de2:	81 95       	neg	r24
    2de4:	9f 4f       	sbci	r25, 0xFF	; 255
    2de6:	af 4f       	sbci	r26, 0xFF	; 255
    2de8:	bf 4f       	sbci	r27, 0xFF	; 255
}
    2dea:	bc 01       	movw	r22, r24
    2dec:	cd 01       	movw	r24, r26
    2dee:	0f 90       	pop	r0
    2df0:	0f 90       	pop	r0
    2df2:	0f 90       	pop	r0
    2df4:	0f 90       	pop	r0
    2df6:	df 91       	pop	r29
    2df8:	cf 91       	pop	r28
    2dfa:	08 95       	ret

00002dfc <IVT_Control_Task>:

void IVT_Control_Task()
{
    2dfc:	cf 93       	push	r28
    2dfe:	df 93       	push	r29
    2e00:	cd b7       	in	r28, 0x3d	; 61
    2e02:	de b7       	in	r29, 0x3e	; 62
	if(enabled)
    2e04:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <enabled>
    2e08:	88 23       	and	r24, r24
    2e0a:	41 f1       	breq	.+80     	; 0x2e5c <IVT_Control_Task+0x60>
	{
		if(abs32(bms.cur.s32) > OVERCURRENT)
    2e0c:	80 91 72 05 	lds	r24, 0x0572	; 0x800572 <bms+0x189>
    2e10:	90 91 73 05 	lds	r25, 0x0573	; 0x800573 <bms+0x18a>
    2e14:	a0 91 74 05 	lds	r26, 0x0574	; 0x800574 <bms+0x18b>
    2e18:	b0 91 75 05 	lds	r27, 0x0575	; 0x800575 <bms+0x18c>
    2e1c:	bc 01       	movw	r22, r24
    2e1e:	cd 01       	movw	r24, r26
    2e20:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <abs32>
    2e24:	dc 01       	movw	r26, r24
    2e26:	cb 01       	movw	r24, r22
    2e28:	81 3d       	cpi	r24, 0xD1	; 209
    2e2a:	9b 4f       	sbci	r25, 0xFB	; 251
    2e2c:	a1 40       	sbci	r26, 0x01	; 1
    2e2e:	b1 05       	cpc	r27, r1
    2e30:	70 f0       	brcs	.+28     	; 0x2e4e <IVT_Control_Task+0x52>
		{
			current_status = CURRENT_ERROR;
    2e32:	81 e0       	ldi	r24, 0x01	; 1
    2e34:	80 93 5f 03 	sts	0x035F, r24	; 0x80035f <current_status>
			SET_TRUE(flagOverCur);
    2e38:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2e3c:	81 60       	ori	r24, 0x01	; 1
    2e3e:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			SET_TRUE(flagCritical);
    2e42:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2e46:	80 62       	ori	r24, 0x20	; 32
    2e48:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
		{
			current_status = CURRENT_OK;
			SET_FALSE(flagOverCur);
		}
	}
}
    2e4c:	07 c0       	rjmp	.+14     	; 0x2e5c <IVT_Control_Task+0x60>
			SET_TRUE(flagOverCur);
			SET_TRUE(flagCritical);
		}
		else
		{
			current_status = CURRENT_OK;
    2e4e:	10 92 5f 03 	sts	0x035F, r1	; 0x80035f <current_status>
			SET_FALSE(flagOverCur);
    2e52:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2e56:	8e 7f       	andi	r24, 0xFE	; 254
    2e58:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
		}
	}
}
    2e5c:	00 00       	nop
    2e5e:	df 91       	pop	r29
    2e60:	cf 91       	pop	r28
    2e62:	08 95       	ret

00002e64 <Get_Temp_Status>:
	communication_status = COMMUNICATION_OK;	//		"-"			, pretend Communication is ok
	enabled = 0;
}

uint8_t Get_Temp_Status()
{
    2e64:	cf 93       	push	r28
    2e66:	df 93       	push	r29
    2e68:	cd b7       	in	r28, 0x3d	; 61
    2e6a:	de b7       	in	r29, 0x3e	; 62
	return temp_status;	
    2e6c:	80 91 60 03 	lds	r24, 0x0360	; 0x800360 <temp_status>
}
    2e70:	df 91       	pop	r29
    2e72:	cf 91       	pop	r28
    2e74:	08 95       	ret

00002e76 <Get_Voltage_Status>:


uint8_t Get_Voltage_Status()
{
    2e76:	cf 93       	push	r28
    2e78:	df 93       	push	r29
    2e7a:	cd b7       	in	r28, 0x3d	; 61
    2e7c:	de b7       	in	r29, 0x3e	; 62
	return voltage_status;
    2e7e:	80 91 61 03 	lds	r24, 0x0361	; 0x800361 <voltage_status>
}
    2e82:	df 91       	pop	r29
    2e84:	cf 91       	pop	r28
    2e86:	08 95       	ret

00002e88 <Get_Communication_Status>:

uint8_t Get_Communication_Status()
{
    2e88:	cf 93       	push	r28
    2e8a:	df 93       	push	r29
    2e8c:	cd b7       	in	r28, 0x3d	; 61
    2e8e:	de b7       	in	r29, 0x3e	; 62
	return communication_status;
    2e90:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <communication_status>
}
    2e94:	df 91       	pop	r29
    2e96:	cf 91       	pop	r28
    2e98:	08 95       	ret

00002e9a <Moduleelectronic_Task>:

void Moduleelectronic_Task()	//Call every 50ms
{
    2e9a:	0f 93       	push	r16
    2e9c:	1f 93       	push	r17
    2e9e:	cf 93       	push	r28
    2ea0:	df 93       	push	r29
    2ea2:	00 d0       	rcall	.+0      	; 0x2ea4 <Moduleelectronic_Task+0xa>
    2ea4:	cd b7       	in	r28, 0x3d	; 61
    2ea6:	de b7       	in	r29, 0x3e	; 62
	if(enabled)
    2ea8:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <enabled>
    2eac:	88 23       	and	r24, r24
    2eae:	09 f4       	brne	.+2      	; 0x2eb2 <Moduleelectronic_Task+0x18>
    2eb0:	2a c1       	rjmp	.+596    	; 0x3106 <Moduleelectronic_Task+0x26c>
		//{
			//bms.balancing.cells[i] = 0x0000;
		//}
		
		//-----------------------------Get Cell Voltages and check them-------------------------------------
		if(!bmschip_getVoltages(bms.volt.val))							//PEC OK?
    2eb2:	8b ee       	ldi	r24, 0xEB	; 235
    2eb4:	93 e0       	ldi	r25, 0x03	; 3
    2eb6:	0e 94 f7 04 	call	0x9ee	; 0x9ee <bmschip_getVoltages>
    2eba:	88 23       	and	r24, r24
    2ebc:	09 f0       	breq	.+2      	; 0x2ec0 <Moduleelectronic_Task+0x26>
    2ebe:	0b c1       	rjmp	.+534    	; 0x30d6 <Moduleelectronic_Task+0x23c>
		{
			communicationcounter = 0;									//PEC was right NO Communication Error
    2ec0:	10 92 65 03 	sts	0x0365, r1	; 0x800365 <communicationcounter>
			communication_status = COMMUNICATION_OK;
    2ec4:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <communication_status>
			
			bmschip_evaluate(bms.volt.val, &bms.volt.max, &bms.volt.min, &bms.volt.avg, &bms.volt.NumOfCells);
    2ec8:	01 e7       	ldi	r16, 0x71	; 113
    2eca:	15 e0       	ldi	r17, 0x05	; 5
    2ecc:	2f e6       	ldi	r18, 0x6F	; 111
    2ece:	35 e0       	ldi	r19, 0x05	; 5
    2ed0:	4d e6       	ldi	r20, 0x6D	; 109
    2ed2:	55 e0       	ldi	r21, 0x05	; 5
    2ed4:	6b e6       	ldi	r22, 0x6B	; 107
    2ed6:	75 e0       	ldi	r23, 0x05	; 5
    2ed8:	8b ee       	ldi	r24, 0xEB	; 235
    2eda:	93 e0       	ldi	r25, 0x03	; 3
    2edc:	0e 94 d4 06 	call	0xda8	; 0xda8 <bmschip_evaluate>
			
			if(bms.volt.min<=UNDERVOLT || bms.volt.max>=OVERVOLT)
    2ee0:	80 91 6d 05 	lds	r24, 0x056D	; 0x80056d <bms+0x184>
    2ee4:	90 91 6e 05 	lds	r25, 0x056E	; 0x80056e <bms+0x185>
    2ee8:	89 3a       	cpi	r24, 0xA9	; 169
    2eea:	91 46       	sbci	r25, 0x61	; 97
    2eec:	38 f0       	brcs	.+14     	; 0x2efc <Moduleelectronic_Task+0x62>
    2eee:	80 91 6b 05 	lds	r24, 0x056B	; 0x80056b <bms+0x182>
    2ef2:	90 91 6c 05 	lds	r25, 0x056C	; 0x80056c <bms+0x183>
    2ef6:	80 31       	cpi	r24, 0x10	; 16
    2ef8:	94 4a       	sbci	r25, 0xA4	; 164
    2efa:	68 f1       	brcs	.+90     	; 0x2f56 <Moduleelectronic_Task+0xbc>
			{
				voltagecounter++;
    2efc:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <voltagecounter>
    2f00:	8f 5f       	subi	r24, 0xFF	; 255
    2f02:	80 93 64 03 	sts	0x0364, r24	; 0x800364 <voltagecounter>
				if(bms.volt.min<=UNDERVOLT)
    2f06:	80 91 6d 05 	lds	r24, 0x056D	; 0x80056d <bms+0x184>
    2f0a:	90 91 6e 05 	lds	r25, 0x056E	; 0x80056e <bms+0x185>
    2f0e:	89 3a       	cpi	r24, 0xA9	; 169
    2f10:	91 46       	sbci	r25, 0x61	; 97
    2f12:	30 f4       	brcc	.+12     	; 0x2f20 <Moduleelectronic_Task+0x86>
				{
					SET_TRUE(flagUnderVol);
    2f14:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2f18:	84 60       	ori	r24, 0x04	; 4
    2f1a:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
    2f1e:	0c c0       	rjmp	.+24     	; 0x2f38 <Moduleelectronic_Task+0x9e>
				}
				else if(bms.volt.max>=OVERVOLT)
    2f20:	80 91 6b 05 	lds	r24, 0x056B	; 0x80056b <bms+0x182>
    2f24:	90 91 6c 05 	lds	r25, 0x056C	; 0x80056c <bms+0x183>
    2f28:	80 31       	cpi	r24, 0x10	; 16
    2f2a:	94 4a       	sbci	r25, 0xA4	; 164
    2f2c:	28 f0       	brcs	.+10     	; 0x2f38 <Moduleelectronic_Task+0x9e>
				{
					SET_TRUE(flagOverVol);
    2f2e:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2f32:	82 60       	ori	r24, 0x02	; 2
    2f34:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				}
				
				if(voltagecounter >= DEBOUNCELIMIT)
    2f38:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <voltagecounter>
    2f3c:	85 30       	cpi	r24, 0x05	; 5
    2f3e:	c8 f0       	brcs	.+50     	; 0x2f72 <Moduleelectronic_Task+0xd8>
				{
					voltage_status = VOLTAGE_ERROR;
    2f40:	81 e0       	ldi	r24, 0x01	; 1
    2f42:	80 93 61 03 	sts	0x0361, r24	; 0x800361 <voltage_status>
					voltagecounter = 0;
    2f46:	10 92 64 03 	sts	0x0364, r1	; 0x800364 <voltagecounter>
					SET_TRUE(flagCritical);
    2f4a:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2f4e:	80 62       	ori	r24, 0x20	; 32
    2f50:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				else if(bms.volt.max>=OVERVOLT)
				{
					SET_TRUE(flagOverVol);
				}
				
				if(voltagecounter >= DEBOUNCELIMIT)
    2f54:	0e c0       	rjmp	.+28     	; 0x2f72 <Moduleelectronic_Task+0xd8>
					SET_TRUE(flagCritical);
				}
			}
			else
			{
				voltage_status = VOLTAGE_OK;
    2f56:	10 92 61 03 	sts	0x0361, r1	; 0x800361 <voltage_status>
				voltagecounter = 0;
    2f5a:	10 92 64 03 	sts	0x0364, r1	; 0x800364 <voltagecounter>
				SET_FALSE(flagOverVol);
    2f5e:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2f62:	8d 7f       	andi	r24, 0xFD	; 253
    2f64:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				SET_FALSE(flagUnderVol);
    2f68:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2f6c:	8b 7f       	andi	r24, 0xFB	; 251
    2f6e:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			}
			
			CAN_SCHEDULE_MESSAGE2;
    2f72:	80 91 e5 03 	lds	r24, 0x03E5	; 0x8003e5 <can_tx_flags>
    2f76:	84 60       	ori	r24, 0x04	; 4
    2f78:	80 93 e5 03 	sts	0x03E5, r24	; 0x8003e5 <can_tx_flags>
			
			//-----------------------------Get Cell Temperature and check them---------------------------------
			if(!bmschip_getTemperature(0))
    2f7c:	80 e0       	ldi	r24, 0x00	; 0
    2f7e:	0e 94 a0 0a 	call	0x1540	; 0x1540 <bmschip_getTemperature>
    2f82:	88 23       	and	r24, r24
    2f84:	09 f0       	breq	.+2      	; 0x2f88 <Moduleelectronic_Task+0xee>
    2f86:	8e c0       	rjmp	.+284    	; 0x30a4 <Moduleelectronic_Task+0x20a>
			{
				if(bms.temp.temp_max>=OVERTEMP)
    2f88:	80 91 3e 06 	lds	r24, 0x063E	; 0x80063e <bms+0x255>
    2f8c:	90 91 3f 06 	lds	r25, 0x063F	; 0x80063f <bms+0x256>
    2f90:	a0 91 40 06 	lds	r26, 0x0640	; 0x800640 <bms+0x257>
    2f94:	b0 91 41 06 	lds	r27, 0x0641	; 0x800641 <bms+0x258>
    2f98:	80 37       	cpi	r24, 0x70	; 112
    2f9a:	97 41       	sbci	r25, 0x17	; 23
    2f9c:	a1 05       	cpc	r26, r1
    2f9e:	b1 05       	cpc	r27, r1
    2fa0:	cc f0       	brlt	.+50     	; 0x2fd4 <Moduleelectronic_Task+0x13a>
				{
					tempcounter++;
    2fa2:	80 91 63 03 	lds	r24, 0x0363	; 0x800363 <tempcounter>
    2fa6:	8f 5f       	subi	r24, 0xFF	; 255
    2fa8:	80 93 63 03 	sts	0x0363, r24	; 0x800363 <tempcounter>
					SET_TRUE(flagOverTemp);
    2fac:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2fb0:	88 60       	ori	r24, 0x08	; 8
    2fb2:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
					if(tempcounter >= DEBOUNCELIMIT)
    2fb6:	80 91 63 03 	lds	r24, 0x0363	; 0x800363 <tempcounter>
    2fba:	85 30       	cpi	r24, 0x05	; 5
    2fbc:	a0 f0       	brcs	.+40     	; 0x2fe6 <Moduleelectronic_Task+0x14c>
					{
						tempcounter = 0;
    2fbe:	10 92 63 03 	sts	0x0363, r1	; 0x800363 <tempcounter>
						temp_status = TEMP_ERROR;
    2fc2:	81 e0       	ldi	r24, 0x01	; 1
    2fc4:	80 93 60 03 	sts	0x0360, r24	; 0x800360 <temp_status>
						SET_TRUE(flagCritical);
    2fc8:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2fcc:	80 62       	ori	r24, 0x20	; 32
    2fce:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
    2fd2:	09 c0       	rjmp	.+18     	; 0x2fe6 <Moduleelectronic_Task+0x14c>
					}
				}
				else
				{
					tempcounter = 0;
    2fd4:	10 92 63 03 	sts	0x0363, r1	; 0x800363 <tempcounter>
					temp_status = TEMP_OK;
    2fd8:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <temp_status>
					SET_FALSE(flagOverTemp);
    2fdc:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    2fe0:	87 7f       	andi	r24, 0xF7	; 247
    2fe2:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				}
				CAN_SCHEDULE_MESSAGE4;
    2fe6:	80 91 e5 03 	lds	r24, 0x03E5	; 0x8003e5 <can_tx_flags>
    2fea:	80 61       	ori	r24, 0x10	; 16
    2fec:	80 93 e5 03 	sts	0x03E5, r24	; 0x8003e5 <can_tx_flags>
				

				//Balancing empfohlen?
				Rec = bmschip_recommendBalancing(bms.volt.val, bms.volt.min, bms.balancing.undervoltage, bms.balancing.RecCells);
    2ff0:	40 91 ba 05 	lds	r20, 0x05BA	; 0x8005ba <bms+0x1d1>
    2ff4:	50 91 bb 05 	lds	r21, 0x05BB	; 0x8005bb <bms+0x1d2>
    2ff8:	80 91 6d 05 	lds	r24, 0x056D	; 0x80056d <bms+0x184>
    2ffc:	90 91 6e 05 	lds	r25, 0x056E	; 0x80056e <bms+0x185>
    3000:	26 e9       	ldi	r18, 0x96	; 150
    3002:	35 e0       	ldi	r19, 0x05	; 5
    3004:	bc 01       	movw	r22, r24
    3006:	8b ee       	ldi	r24, 0xEB	; 235
    3008:	93 e0       	ldi	r25, 0x03	; 3
    300a:	0e 94 0d 09 	call	0x121a	; 0x121a <bmschip_recommendBalancing>
    300e:	80 93 c0 03 	sts	0x03C0, r24	; 0x8003c0 <Rec>
				if(Rec)
    3012:	80 91 c0 03 	lds	r24, 0x03C0	; 0x8003c0 <Rec>
    3016:	88 23       	and	r24, r24
    3018:	31 f0       	breq	.+12     	; 0x3026 <Moduleelectronic_Task+0x18c>
				{
					SET_TRUE(flagBalRec);
    301a:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    301e:	80 68       	ori	r24, 0x80	; 128
    3020:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
    3024:	05 c0       	rjmp	.+10     	; 0x3030 <Moduleelectronic_Task+0x196>
				}
				else
				{
					SET_FALSE(flagBalRec);
    3026:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    302a:	8f 77       	andi	r24, 0x7F	; 127
    302c:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				}
				
				//Balancing erlaubt?
				if(IS_TRUE(flagBalActiv))
    3030:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    3034:	88 2f       	mov	r24, r24
    3036:	90 e0       	ldi	r25, 0x00	; 0
    3038:	80 74       	andi	r24, 0x40	; 64
    303a:	99 27       	eor	r25, r25
    303c:	89 2b       	or	r24, r25
    303e:	89 f0       	breq	.+34     	; 0x3062 <Moduleelectronic_Task+0x1c8>
				{
					bmschip_checkBalancing(bms.volt.val, bms.volt.min, bms.balancing.undervoltage, bms.balancing.cells);
    3040:	40 91 ba 05 	lds	r20, 0x05BA	; 0x8005ba <bms+0x1d1>
    3044:	50 91 bb 05 	lds	r21, 0x05BB	; 0x8005bb <bms+0x1d2>
    3048:	80 91 6d 05 	lds	r24, 0x056D	; 0x80056d <bms+0x184>
    304c:	90 91 6e 05 	lds	r25, 0x056E	; 0x80056e <bms+0x185>
    3050:	26 e7       	ldi	r18, 0x76	; 118
    3052:	35 e0       	ldi	r19, 0x05	; 5
    3054:	bc 01       	movw	r22, r24
    3056:	8b ee       	ldi	r24, 0xEB	; 235
    3058:	93 e0       	ldi	r25, 0x03	; 3
    305a:	0e 94 3e 08 	call	0x107c	; 0x107c <bmschip_checkBalancing>
					bmschip_writeConfig();
    305e:	0e 94 52 02 	call	0x4a4	; 0x4a4 <bmschip_writeConfig>
				}

				if(IS_FALSE(flagBalActiv))
    3062:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    3066:	88 2f       	mov	r24, r24
    3068:	90 e0       	ldi	r25, 0x00	; 0
    306a:	80 74       	andi	r24, 0x40	; 64
    306c:	99 27       	eor	r25, r25
    306e:	89 2b       	or	r24, r25
    3070:	09 f0       	breq	.+2      	; 0x3074 <Moduleelectronic_Task+0x1da>
    3072:	49 c0       	rjmp	.+146    	; 0x3106 <Moduleelectronic_Task+0x26c>
				{
					bmschip_writeConfig();
    3074:	0e 94 52 02 	call	0x4a4	; 0x4a4 <bmschip_writeConfig>
					for(int i=0;i<SLAVE_BOARDS;i++)
    3078:	1a 82       	std	Y+2, r1	; 0x02
    307a:	19 82       	std	Y+1, r1	; 0x01
    307c:	0e c0       	rjmp	.+28     	; 0x309a <Moduleelectronic_Task+0x200>
					{
						bms.balancing.cells[i] = 0x0000;
    307e:	89 81       	ldd	r24, Y+1	; 0x01
    3080:	9a 81       	ldd	r25, Y+2	; 0x02
    3082:	88 0f       	add	r24, r24
    3084:	99 1f       	adc	r25, r25
    3086:	8a 58       	subi	r24, 0x8A	; 138
    3088:	9a 4f       	sbci	r25, 0xFA	; 250
    308a:	fc 01       	movw	r30, r24
    308c:	11 82       	std	Z+1, r1	; 0x01
    308e:	10 82       	st	Z, r1
				}

				if(IS_FALSE(flagBalActiv))
				{
					bmschip_writeConfig();
					for(int i=0;i<SLAVE_BOARDS;i++)
    3090:	89 81       	ldd	r24, Y+1	; 0x01
    3092:	9a 81       	ldd	r25, Y+2	; 0x02
    3094:	01 96       	adiw	r24, 0x01	; 1
    3096:	9a 83       	std	Y+2, r25	; 0x02
    3098:	89 83       	std	Y+1, r24	; 0x01
    309a:	89 81       	ldd	r24, Y+1	; 0x01
    309c:	9a 81       	ldd	r25, Y+2	; 0x02
    309e:	04 97       	sbiw	r24, 0x04	; 4
    30a0:	74 f3       	brlt	.-36     	; 0x307e <Moduleelectronic_Task+0x1e4>
				SET_TRUE(flagCritical);
			}
		}		
			
	}
    30a2:	31 c0       	rjmp	.+98     	; 0x3106 <Moduleelectronic_Task+0x26c>
				}				
				
			}
			else
			{
				communicationcounter++;
    30a4:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <communicationcounter>
    30a8:	8f 5f       	subi	r24, 0xFF	; 255
    30aa:	80 93 65 03 	sts	0x0365, r24	; 0x800365 <communicationcounter>
				SET_TRUE(flagCommunication);
    30ae:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    30b2:	80 61       	ori	r24, 0x10	; 16
    30b4:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				if(communicationcounter >= DEBOUNCELIMIT)
    30b8:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <communicationcounter>
    30bc:	85 30       	cpi	r24, 0x05	; 5
    30be:	18 f1       	brcs	.+70     	; 0x3106 <Moduleelectronic_Task+0x26c>
				{
					communicationcounter = 0;
    30c0:	10 92 65 03 	sts	0x0365, r1	; 0x800365 <communicationcounter>
					communication_status = COMMUNICATION_ERROR;
    30c4:	81 e0       	ldi	r24, 0x01	; 1
    30c6:	80 93 62 03 	sts	0x0362, r24	; 0x800362 <communication_status>
					SET_TRUE(flagCritical);
    30ca:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    30ce:	80 62       	ori	r24, 0x20	; 32
    30d0:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
				SET_TRUE(flagCritical);
			}
		}		
			
	}
    30d4:	18 c0       	rjmp	.+48     	; 0x3106 <Moduleelectronic_Task+0x26c>
			}			
			
		}
		else															//PEC was wrong
		{
			communicationcounter++;
    30d6:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <communicationcounter>
    30da:	8f 5f       	subi	r24, 0xFF	; 255
    30dc:	80 93 65 03 	sts	0x0365, r24	; 0x800365 <communicationcounter>
			SET_TRUE(flagCommunication);
    30e0:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    30e4:	80 61       	ori	r24, 0x10	; 16
    30e6:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			if(communicationcounter >= DEBOUNCELIMIT)
    30ea:	80 91 65 03 	lds	r24, 0x0365	; 0x800365 <communicationcounter>
    30ee:	85 30       	cpi	r24, 0x05	; 5
    30f0:	50 f0       	brcs	.+20     	; 0x3106 <Moduleelectronic_Task+0x26c>
			{
				communicationcounter = 0;
    30f2:	10 92 65 03 	sts	0x0365, r1	; 0x800365 <communicationcounter>
				communication_status = COMMUNICATION_ERROR;
    30f6:	81 e0       	ldi	r24, 0x01	; 1
    30f8:	80 93 62 03 	sts	0x0362, r24	; 0x800362 <communication_status>
				SET_TRUE(flagCritical);
    30fc:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    3100:	80 62       	ori	r24, 0x20	; 32
    3102:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			}
		}		
			
	}
    3106:	00 00       	nop
    3108:	0f 90       	pop	r0
    310a:	0f 90       	pop	r0
    310c:	df 91       	pop	r29
    310e:	cf 91       	pop	r28
    3110:	1f 91       	pop	r17
    3112:	0f 91       	pop	r16
    3114:	08 95       	ret

00003116 <spi_init_master>:
		spi_buffer = data;
		transmit_len = len;
		SPDR = spi_buffer[idx];										//Start transmission with first byte
	}
	return ret;
}
    3116:	cf 93       	push	r28
    3118:	df 93       	push	r29
    311a:	1f 92       	push	r1
    311c:	cd b7       	in	r28, 0x3d	; 61
    311e:	de b7       	in	r29, 0x3e	; 62
    3120:	89 83       	std	Y+1, r24	; 0x01
    3122:	84 e2       	ldi	r24, 0x24	; 36
    3124:	90 e0       	ldi	r25, 0x00	; 0
    3126:	24 e2       	ldi	r18, 0x24	; 36
    3128:	30 e0       	ldi	r19, 0x00	; 0
    312a:	f9 01       	movw	r30, r18
    312c:	20 81       	ld	r18, Z
    312e:	22 68       	ori	r18, 0x82	; 130
    3130:	fc 01       	movw	r30, r24
    3132:	20 83       	st	Z, r18
    3134:	8a e2       	ldi	r24, 0x2A	; 42
    3136:	90 e0       	ldi	r25, 0x00	; 0
    3138:	2a e2       	ldi	r18, 0x2A	; 42
    313a:	30 e0       	ldi	r19, 0x00	; 0
    313c:	f9 01       	movw	r30, r18
    313e:	20 81       	ld	r18, Z
    3140:	28 60       	ori	r18, 0x08	; 8
    3142:	fc 01       	movw	r30, r24
    3144:	20 83       	st	Z, r18
    3146:	89 81       	ldd	r24, Y+1	; 0x01
    3148:	88 2f       	mov	r24, r24
    314a:	90 e0       	ldi	r25, 0x00	; 0
    314c:	80 31       	cpi	r24, 0x10	; 16
    314e:	91 05       	cpc	r25, r1
    3150:	09 f4       	brne	.+2      	; 0x3154 <spi_init_master+0x3e>
    3152:	44 c0       	rjmp	.+136    	; 0x31dc <spi_init_master+0xc6>
    3154:	81 31       	cpi	r24, 0x11	; 17
    3156:	91 05       	cpc	r25, r1
    3158:	4c f4       	brge	.+18     	; 0x316c <spi_init_master+0x56>
    315a:	84 30       	cpi	r24, 0x04	; 4
    315c:	91 05       	cpc	r25, r1
    315e:	01 f1       	breq	.+64     	; 0x31a0 <spi_init_master+0x8a>
    3160:	88 30       	cpi	r24, 0x08	; 8
    3162:	91 05       	cpc	r25, r1
    3164:	61 f1       	breq	.+88     	; 0x31be <spi_init_master+0xa8>
    3166:	02 97       	sbiw	r24, 0x02	; 2
    3168:	61 f0       	breq	.+24     	; 0x3182 <spi_init_master+0x6c>
    316a:	74 c0       	rjmp	.+232    	; 0x3254 <spi_init_master+0x13e>
    316c:	80 34       	cpi	r24, 0x40	; 64
    316e:	91 05       	cpc	r25, r1
    3170:	09 f4       	brne	.+2      	; 0x3174 <spi_init_master+0x5e>
    3172:	52 c0       	rjmp	.+164    	; 0x3218 <spi_init_master+0x102>
    3174:	80 38       	cpi	r24, 0x80	; 128
    3176:	91 05       	cpc	r25, r1
    3178:	09 f4       	brne	.+2      	; 0x317c <spi_init_master+0x66>
    317a:	5d c0       	rjmp	.+186    	; 0x3236 <spi_init_master+0x120>
    317c:	80 97       	sbiw	r24, 0x20	; 32
    317e:	e9 f1       	breq	.+122    	; 0x31fa <spi_init_master+0xe4>
    3180:	69 c0       	rjmp	.+210    	; 0x3254 <spi_init_master+0x13e>
    3182:	8d e4       	ldi	r24, 0x4D	; 77
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	2d e4       	ldi	r18, 0x4D	; 77
    3188:	30 e0       	ldi	r19, 0x00	; 0
    318a:	f9 01       	movw	r30, r18
    318c:	20 81       	ld	r18, Z
    318e:	21 60       	ori	r18, 0x01	; 1
    3190:	fc 01       	movw	r30, r24
    3192:	20 83       	st	Z, r18
    3194:	8c e4       	ldi	r24, 0x4C	; 76
    3196:	90 e0       	ldi	r25, 0x00	; 0
    3198:	20 e5       	ldi	r18, 0x50	; 80
    319a:	fc 01       	movw	r30, r24
    319c:	20 83       	st	Z, r18
    319e:	5a c0       	rjmp	.+180    	; 0x3254 <spi_init_master+0x13e>
    31a0:	8d e4       	ldi	r24, 0x4D	; 77
    31a2:	90 e0       	ldi	r25, 0x00	; 0
    31a4:	2d e4       	ldi	r18, 0x4D	; 77
    31a6:	30 e0       	ldi	r19, 0x00	; 0
    31a8:	f9 01       	movw	r30, r18
    31aa:	20 81       	ld	r18, Z
    31ac:	2e 7f       	andi	r18, 0xFE	; 254
    31ae:	fc 01       	movw	r30, r24
    31b0:	20 83       	st	Z, r18
    31b2:	8c e4       	ldi	r24, 0x4C	; 76
    31b4:	90 e0       	ldi	r25, 0x00	; 0
    31b6:	20 e5       	ldi	r18, 0x50	; 80
    31b8:	fc 01       	movw	r30, r24
    31ba:	20 83       	st	Z, r18
    31bc:	4b c0       	rjmp	.+150    	; 0x3254 <spi_init_master+0x13e>
    31be:	8d e4       	ldi	r24, 0x4D	; 77
    31c0:	90 e0       	ldi	r25, 0x00	; 0
    31c2:	2d e4       	ldi	r18, 0x4D	; 77
    31c4:	30 e0       	ldi	r19, 0x00	; 0
    31c6:	f9 01       	movw	r30, r18
    31c8:	20 81       	ld	r18, Z
    31ca:	21 60       	ori	r18, 0x01	; 1
    31cc:	fc 01       	movw	r30, r24
    31ce:	20 83       	st	Z, r18
    31d0:	8c e4       	ldi	r24, 0x4C	; 76
    31d2:	90 e0       	ldi	r25, 0x00	; 0
    31d4:	21 e5       	ldi	r18, 0x51	; 81
    31d6:	fc 01       	movw	r30, r24
    31d8:	20 83       	st	Z, r18
    31da:	3c c0       	rjmp	.+120    	; 0x3254 <spi_init_master+0x13e>
    31dc:	8d e4       	ldi	r24, 0x4D	; 77
    31de:	90 e0       	ldi	r25, 0x00	; 0
    31e0:	2d e4       	ldi	r18, 0x4D	; 77
    31e2:	30 e0       	ldi	r19, 0x00	; 0
    31e4:	f9 01       	movw	r30, r18
    31e6:	20 81       	ld	r18, Z
    31e8:	2e 7f       	andi	r18, 0xFE	; 254
    31ea:	fc 01       	movw	r30, r24
    31ec:	20 83       	st	Z, r18
    31ee:	8c e4       	ldi	r24, 0x4C	; 76
    31f0:	90 e0       	ldi	r25, 0x00	; 0
    31f2:	21 e5       	ldi	r18, 0x51	; 81
    31f4:	fc 01       	movw	r30, r24
    31f6:	20 83       	st	Z, r18
    31f8:	2d c0       	rjmp	.+90     	; 0x3254 <spi_init_master+0x13e>
    31fa:	8d e4       	ldi	r24, 0x4D	; 77
    31fc:	90 e0       	ldi	r25, 0x00	; 0
    31fe:	2d e4       	ldi	r18, 0x4D	; 77
    3200:	30 e0       	ldi	r19, 0x00	; 0
    3202:	f9 01       	movw	r30, r18
    3204:	20 81       	ld	r18, Z
    3206:	21 60       	ori	r18, 0x01	; 1
    3208:	fc 01       	movw	r30, r24
    320a:	20 83       	st	Z, r18
    320c:	8c e4       	ldi	r24, 0x4C	; 76
    320e:	90 e0       	ldi	r25, 0x00	; 0
    3210:	22 e5       	ldi	r18, 0x52	; 82
    3212:	fc 01       	movw	r30, r24
    3214:	20 83       	st	Z, r18
    3216:	1e c0       	rjmp	.+60     	; 0x3254 <spi_init_master+0x13e>
    3218:	8d e4       	ldi	r24, 0x4D	; 77
    321a:	90 e0       	ldi	r25, 0x00	; 0
    321c:	2d e4       	ldi	r18, 0x4D	; 77
    321e:	30 e0       	ldi	r19, 0x00	; 0
    3220:	f9 01       	movw	r30, r18
    3222:	20 81       	ld	r18, Z
    3224:	2e 7f       	andi	r18, 0xFE	; 254
    3226:	fc 01       	movw	r30, r24
    3228:	20 83       	st	Z, r18
    322a:	8c e4       	ldi	r24, 0x4C	; 76
    322c:	90 e0       	ldi	r25, 0x00	; 0
    322e:	22 e5       	ldi	r18, 0x52	; 82
    3230:	fc 01       	movw	r30, r24
    3232:	20 83       	st	Z, r18
    3234:	0f c0       	rjmp	.+30     	; 0x3254 <spi_init_master+0x13e>
    3236:	8d e4       	ldi	r24, 0x4D	; 77
    3238:	90 e0       	ldi	r25, 0x00	; 0
    323a:	2d e4       	ldi	r18, 0x4D	; 77
    323c:	30 e0       	ldi	r19, 0x00	; 0
    323e:	f9 01       	movw	r30, r18
    3240:	20 81       	ld	r18, Z
    3242:	2e 7f       	andi	r18, 0xFE	; 254
    3244:	fc 01       	movw	r30, r24
    3246:	20 83       	st	Z, r18
    3248:	8c e4       	ldi	r24, 0x4C	; 76
    324a:	90 e0       	ldi	r25, 0x00	; 0
    324c:	23 e5       	ldi	r18, 0x53	; 83
    324e:	fc 01       	movw	r30, r24
    3250:	20 83       	st	Z, r18
    3252:	00 00       	nop
    3254:	8c e4       	ldi	r24, 0x4C	; 76
    3256:	90 e0       	ldi	r25, 0x00	; 0
    3258:	2c e4       	ldi	r18, 0x4C	; 76
    325a:	30 e0       	ldi	r19, 0x00	; 0
    325c:	f9 01       	movw	r30, r18
    325e:	20 81       	ld	r18, Z
    3260:	2c 60       	ori	r18, 0x0C	; 12
    3262:	fc 01       	movw	r30, r24
    3264:	20 83       	st	Z, r18
    3266:	00 00       	nop
    3268:	0f 90       	pop	r0
    326a:	df 91       	pop	r29
    326c:	cf 91       	pop	r28
    326e:	08 95       	ret

00003270 <SPI_Exchange_Block>:
    3270:	cf 93       	push	r28
    3272:	df 93       	push	r29
    3274:	00 d0       	rcall	.+0      	; 0x3276 <SPI_Exchange_Block+0x6>
    3276:	00 d0       	rcall	.+0      	; 0x3278 <SPI_Exchange_Block+0x8>
    3278:	1f 92       	push	r1
    327a:	cd b7       	in	r28, 0x3d	; 61
    327c:	de b7       	in	r29, 0x3e	; 62
    327e:	9c 83       	std	Y+4, r25	; 0x04
    3280:	8b 83       	std	Y+3, r24	; 0x03
    3282:	6d 83       	std	Y+5, r22	; 0x05
    3284:	88 e2       	ldi	r24, 0x28	; 40
    3286:	90 e0       	ldi	r25, 0x00	; 0
    3288:	28 e2       	ldi	r18, 0x28	; 40
    328a:	30 e0       	ldi	r19, 0x00	; 0
    328c:	f9 01       	movw	r30, r18
    328e:	20 81       	ld	r18, Z
    3290:	2d 7f       	andi	r18, 0xFD	; 253
    3292:	fc 01       	movw	r30, r24
    3294:	20 83       	st	Z, r18
    3296:	1a 82       	std	Y+2, r1	; 0x02
    3298:	19 82       	std	Y+1, r1	; 0x01
    329a:	24 c0       	rjmp	.+72     	; 0x32e4 <SPI_Exchange_Block+0x74>
    329c:	8e e4       	ldi	r24, 0x4E	; 78
    329e:	90 e0       	ldi	r25, 0x00	; 0
    32a0:	29 81       	ldd	r18, Y+1	; 0x01
    32a2:	3a 81       	ldd	r19, Y+2	; 0x02
    32a4:	4b 81       	ldd	r20, Y+3	; 0x03
    32a6:	5c 81       	ldd	r21, Y+4	; 0x04
    32a8:	24 0f       	add	r18, r20
    32aa:	35 1f       	adc	r19, r21
    32ac:	f9 01       	movw	r30, r18
    32ae:	20 81       	ld	r18, Z
    32b0:	fc 01       	movw	r30, r24
    32b2:	20 83       	st	Z, r18
    32b4:	00 00       	nop
    32b6:	8d e4       	ldi	r24, 0x4D	; 77
    32b8:	90 e0       	ldi	r25, 0x00	; 0
    32ba:	fc 01       	movw	r30, r24
    32bc:	80 81       	ld	r24, Z
    32be:	88 23       	and	r24, r24
    32c0:	d4 f7       	brge	.-12     	; 0x32b6 <SPI_Exchange_Block+0x46>
    32c2:	89 81       	ldd	r24, Y+1	; 0x01
    32c4:	9a 81       	ldd	r25, Y+2	; 0x02
    32c6:	2b 81       	ldd	r18, Y+3	; 0x03
    32c8:	3c 81       	ldd	r19, Y+4	; 0x04
    32ca:	82 0f       	add	r24, r18
    32cc:	93 1f       	adc	r25, r19
    32ce:	2e e4       	ldi	r18, 0x4E	; 78
    32d0:	30 e0       	ldi	r19, 0x00	; 0
    32d2:	f9 01       	movw	r30, r18
    32d4:	20 81       	ld	r18, Z
    32d6:	fc 01       	movw	r30, r24
    32d8:	20 83       	st	Z, r18
    32da:	89 81       	ldd	r24, Y+1	; 0x01
    32dc:	9a 81       	ldd	r25, Y+2	; 0x02
    32de:	01 96       	adiw	r24, 0x01	; 1
    32e0:	9a 83       	std	Y+2, r25	; 0x02
    32e2:	89 83       	std	Y+1, r24	; 0x01
    32e4:	8d 81       	ldd	r24, Y+5	; 0x05
    32e6:	28 2f       	mov	r18, r24
    32e8:	30 e0       	ldi	r19, 0x00	; 0
    32ea:	89 81       	ldd	r24, Y+1	; 0x01
    32ec:	9a 81       	ldd	r25, Y+2	; 0x02
    32ee:	82 17       	cp	r24, r18
    32f0:	93 07       	cpc	r25, r19
    32f2:	a4 f2       	brlt	.-88     	; 0x329c <SPI_Exchange_Block+0x2c>
    32f4:	00 00       	nop
    32f6:	0f 90       	pop	r0
    32f8:	0f 90       	pop	r0
    32fa:	0f 90       	pop	r0
    32fc:	0f 90       	pop	r0
    32fe:	0f 90       	pop	r0
    3300:	df 91       	pop	r29
    3302:	cf 91       	pop	r28
    3304:	08 95       	ret

00003306 <SPI_Transceive_Block>:
    3306:	cf 93       	push	r28
    3308:	df 93       	push	r29
    330a:	cd b7       	in	r28, 0x3d	; 61
    330c:	de b7       	in	r29, 0x3e	; 62
    330e:	27 97       	sbiw	r28, 0x07	; 7
    3310:	0f b6       	in	r0, 0x3f	; 63
    3312:	f8 94       	cli
    3314:	de bf       	out	0x3e, r29	; 62
    3316:	0f be       	out	0x3f, r0	; 63
    3318:	cd bf       	out	0x3d, r28	; 61
    331a:	9c 83       	std	Y+4, r25	; 0x04
    331c:	8b 83       	std	Y+3, r24	; 0x03
    331e:	7e 83       	std	Y+6, r23	; 0x06
    3320:	6d 83       	std	Y+5, r22	; 0x05
    3322:	4f 83       	std	Y+7, r20	; 0x07
    3324:	88 e2       	ldi	r24, 0x28	; 40
    3326:	90 e0       	ldi	r25, 0x00	; 0
    3328:	28 e2       	ldi	r18, 0x28	; 40
    332a:	30 e0       	ldi	r19, 0x00	; 0
    332c:	f9 01       	movw	r30, r18
    332e:	20 81       	ld	r18, Z
    3330:	2d 7f       	andi	r18, 0xFD	; 253
    3332:	fc 01       	movw	r30, r24
    3334:	20 83       	st	Z, r18
    3336:	1a 82       	std	Y+2, r1	; 0x02
    3338:	19 82       	std	Y+1, r1	; 0x01
    333a:	24 c0       	rjmp	.+72     	; 0x3384 <SPI_Transceive_Block+0x7e>
    333c:	8e e4       	ldi	r24, 0x4E	; 78
    333e:	90 e0       	ldi	r25, 0x00	; 0
    3340:	29 81       	ldd	r18, Y+1	; 0x01
    3342:	3a 81       	ldd	r19, Y+2	; 0x02
    3344:	4b 81       	ldd	r20, Y+3	; 0x03
    3346:	5c 81       	ldd	r21, Y+4	; 0x04
    3348:	24 0f       	add	r18, r20
    334a:	35 1f       	adc	r19, r21
    334c:	f9 01       	movw	r30, r18
    334e:	20 81       	ld	r18, Z
    3350:	fc 01       	movw	r30, r24
    3352:	20 83       	st	Z, r18
    3354:	00 00       	nop
    3356:	8d e4       	ldi	r24, 0x4D	; 77
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	fc 01       	movw	r30, r24
    335c:	80 81       	ld	r24, Z
    335e:	88 23       	and	r24, r24
    3360:	d4 f7       	brge	.-12     	; 0x3356 <SPI_Transceive_Block+0x50>
    3362:	89 81       	ldd	r24, Y+1	; 0x01
    3364:	9a 81       	ldd	r25, Y+2	; 0x02
    3366:	2d 81       	ldd	r18, Y+5	; 0x05
    3368:	3e 81       	ldd	r19, Y+6	; 0x06
    336a:	82 0f       	add	r24, r18
    336c:	93 1f       	adc	r25, r19
    336e:	2e e4       	ldi	r18, 0x4E	; 78
    3370:	30 e0       	ldi	r19, 0x00	; 0
    3372:	f9 01       	movw	r30, r18
    3374:	20 81       	ld	r18, Z
    3376:	fc 01       	movw	r30, r24
    3378:	20 83       	st	Z, r18
    337a:	89 81       	ldd	r24, Y+1	; 0x01
    337c:	9a 81       	ldd	r25, Y+2	; 0x02
    337e:	01 96       	adiw	r24, 0x01	; 1
    3380:	9a 83       	std	Y+2, r25	; 0x02
    3382:	89 83       	std	Y+1, r24	; 0x01
    3384:	8f 81       	ldd	r24, Y+7	; 0x07
    3386:	28 2f       	mov	r18, r24
    3388:	30 e0       	ldi	r19, 0x00	; 0
    338a:	89 81       	ldd	r24, Y+1	; 0x01
    338c:	9a 81       	ldd	r25, Y+2	; 0x02
    338e:	82 17       	cp	r24, r18
    3390:	93 07       	cpc	r25, r19
    3392:	a4 f2       	brlt	.-88     	; 0x333c <SPI_Transceive_Block+0x36>
    3394:	00 00       	nop
    3396:	27 96       	adiw	r28, 0x07	; 7
    3398:	0f b6       	in	r0, 0x3f	; 63
    339a:	f8 94       	cli
    339c:	de bf       	out	0x3e, r29	; 62
    339e:	0f be       	out	0x3f, r0	; 63
    33a0:	cd bf       	out	0x3d, r28	; 61
    33a2:	df 91       	pop	r29
    33a4:	cf 91       	pop	r28
    33a6:	08 95       	ret

000033a8 <SPI_Transmit_Block>:
    33a8:	cf 93       	push	r28
    33aa:	df 93       	push	r29
    33ac:	00 d0       	rcall	.+0      	; 0x33ae <SPI_Transmit_Block+0x6>
    33ae:	00 d0       	rcall	.+0      	; 0x33b0 <SPI_Transmit_Block+0x8>
    33b0:	1f 92       	push	r1
    33b2:	cd b7       	in	r28, 0x3d	; 61
    33b4:	de b7       	in	r29, 0x3e	; 62
    33b6:	9c 83       	std	Y+4, r25	; 0x04
    33b8:	8b 83       	std	Y+3, r24	; 0x03
    33ba:	6d 83       	std	Y+5, r22	; 0x05
    33bc:	88 e2       	ldi	r24, 0x28	; 40
    33be:	90 e0       	ldi	r25, 0x00	; 0
    33c0:	28 e2       	ldi	r18, 0x28	; 40
    33c2:	30 e0       	ldi	r19, 0x00	; 0
    33c4:	f9 01       	movw	r30, r18
    33c6:	20 81       	ld	r18, Z
    33c8:	2d 7f       	andi	r18, 0xFD	; 253
    33ca:	fc 01       	movw	r30, r24
    33cc:	20 83       	st	Z, r18
    33ce:	1a 82       	std	Y+2, r1	; 0x02
    33d0:	19 82       	std	Y+1, r1	; 0x01
    33d2:	18 c0       	rjmp	.+48     	; 0x3404 <SPI_Transmit_Block+0x5c>
    33d4:	8e e4       	ldi	r24, 0x4E	; 78
    33d6:	90 e0       	ldi	r25, 0x00	; 0
    33d8:	29 81       	ldd	r18, Y+1	; 0x01
    33da:	3a 81       	ldd	r19, Y+2	; 0x02
    33dc:	4b 81       	ldd	r20, Y+3	; 0x03
    33de:	5c 81       	ldd	r21, Y+4	; 0x04
    33e0:	24 0f       	add	r18, r20
    33e2:	35 1f       	adc	r19, r21
    33e4:	f9 01       	movw	r30, r18
    33e6:	20 81       	ld	r18, Z
    33e8:	fc 01       	movw	r30, r24
    33ea:	20 83       	st	Z, r18
    33ec:	00 00       	nop
    33ee:	8d e4       	ldi	r24, 0x4D	; 77
    33f0:	90 e0       	ldi	r25, 0x00	; 0
    33f2:	fc 01       	movw	r30, r24
    33f4:	80 81       	ld	r24, Z
    33f6:	88 23       	and	r24, r24
    33f8:	d4 f7       	brge	.-12     	; 0x33ee <SPI_Transmit_Block+0x46>
    33fa:	89 81       	ldd	r24, Y+1	; 0x01
    33fc:	9a 81       	ldd	r25, Y+2	; 0x02
    33fe:	01 96       	adiw	r24, 0x01	; 1
    3400:	9a 83       	std	Y+2, r25	; 0x02
    3402:	89 83       	std	Y+1, r24	; 0x01
    3404:	8d 81       	ldd	r24, Y+5	; 0x05
    3406:	28 2f       	mov	r18, r24
    3408:	30 e0       	ldi	r19, 0x00	; 0
    340a:	89 81       	ldd	r24, Y+1	; 0x01
    340c:	9a 81       	ldd	r25, Y+2	; 0x02
    340e:	82 17       	cp	r24, r18
    3410:	93 07       	cpc	r25, r19
    3412:	04 f3       	brlt	.-64     	; 0x33d4 <SPI_Transmit_Block+0x2c>
    3414:	00 00       	nop
    3416:	0f 90       	pop	r0
    3418:	0f 90       	pop	r0
    341a:	0f 90       	pop	r0
    341c:	0f 90       	pop	r0
    341e:	0f 90       	pop	r0
    3420:	df 91       	pop	r29
    3422:	cf 91       	pop	r28
    3424:	08 95       	ret

00003426 <SPI_IT_Callback>:


void SPI_IT_Callback()
{
    3426:	cf 93       	push	r28
    3428:	df 93       	push	r29
    342a:	cd b7       	in	r28, 0x3d	; 61
    342c:	de b7       	in	r29, 0x3e	; 62
	SPI_CS_LTC6804_HIGH;
    342e:	88 e2       	ldi	r24, 0x28	; 40
    3430:	90 e0       	ldi	r25, 0x00	; 0
    3432:	28 e2       	ldi	r18, 0x28	; 40
    3434:	30 e0       	ldi	r19, 0x00	; 0
    3436:	f9 01       	movw	r30, r18
    3438:	20 81       	ld	r18, Z
    343a:	22 60       	ori	r18, 0x02	; 2
    343c:	fc 01       	movw	r30, r24
    343e:	20 83       	st	Z, r18
}
    3440:	00 00       	nop
    3442:	df 91       	pop	r29
    3444:	cf 91       	pop	r28
    3446:	08 95       	ret

00003448 <__vector_26>:


ISR(SPI_STC_vect)
{
    3448:	1f 92       	push	r1
    344a:	0f 92       	push	r0
    344c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    3450:	0f 92       	push	r0
    3452:	11 24       	eor	r1, r1
    3454:	2f 93       	push	r18
    3456:	3f 93       	push	r19
    3458:	4f 93       	push	r20
    345a:	5f 93       	push	r21
    345c:	6f 93       	push	r22
    345e:	7f 93       	push	r23
    3460:	8f 93       	push	r24
    3462:	9f 93       	push	r25
    3464:	af 93       	push	r26
    3466:	bf 93       	push	r27
    3468:	ef 93       	push	r30
    346a:	ff 93       	push	r31
    346c:	cf 93       	push	r28
    346e:	df 93       	push	r29
    3470:	cd b7       	in	r28, 0x3d	; 61
    3472:	de b7       	in	r29, 0x3e	; 62
	spi_buffer[idx++] = SPDR;			//Read received data
    3474:	20 91 69 03 	lds	r18, 0x0369	; 0x800369 <spi_buffer>
    3478:	30 91 6a 03 	lds	r19, 0x036A	; 0x80036a <spi_buffer+0x1>
    347c:	80 91 66 03 	lds	r24, 0x0366	; 0x800366 <idx>
    3480:	91 e0       	ldi	r25, 0x01	; 1
    3482:	98 0f       	add	r25, r24
    3484:	90 93 66 03 	sts	0x0366, r25	; 0x800366 <idx>
    3488:	88 2f       	mov	r24, r24
    348a:	90 e0       	ldi	r25, 0x00	; 0
    348c:	82 0f       	add	r24, r18
    348e:	93 1f       	adc	r25, r19
    3490:	2e e4       	ldi	r18, 0x4E	; 78
    3492:	30 e0       	ldi	r19, 0x00	; 0
    3494:	f9 01       	movw	r30, r18
    3496:	20 81       	ld	r18, Z
    3498:	fc 01       	movw	r30, r24
    349a:	20 83       	st	Z, r18
	if(idx >= transmit_len)				//Finished transmission?
    349c:	90 91 66 03 	lds	r25, 0x0366	; 0x800366 <idx>
    34a0:	80 91 68 03 	lds	r24, 0x0368	; 0x800368 <transmit_len>
    34a4:	98 17       	cp	r25, r24
    34a6:	70 f0       	brcs	.+28     	; 0x34c4 <__vector_26+0x7c>
	{
		spi_busy = SPI_READY;
    34a8:	10 92 67 03 	sts	0x0367, r1	; 0x800367 <spi_busy>
		SPCR &= ~(1<<SPIE);				//Disable spi interrupt
    34ac:	8c e4       	ldi	r24, 0x4C	; 76
    34ae:	90 e0       	ldi	r25, 0x00	; 0
    34b0:	2c e4       	ldi	r18, 0x4C	; 76
    34b2:	30 e0       	ldi	r19, 0x00	; 0
    34b4:	f9 01       	movw	r30, r18
    34b6:	20 81       	ld	r18, Z
    34b8:	2f 77       	andi	r18, 0x7F	; 127
    34ba:	fc 01       	movw	r30, r24
    34bc:	20 83       	st	Z, r18
		SPI_IT_Callback();				//Call Callback Function
    34be:	0e 94 13 1a 	call	0x3426	; 0x3426 <SPI_IT_Callback>
	}
	else
	{
		SPDR = spi_buffer[idx];			//Start transmission for next byte
	}
}
    34c2:	10 c0       	rjmp	.+32     	; 0x34e4 <__vector_26+0x9c>
		SPCR &= ~(1<<SPIE);				//Disable spi interrupt
		SPI_IT_Callback();				//Call Callback Function
	}
	else
	{
		SPDR = spi_buffer[idx];			//Start transmission for next byte
    34c4:	8e e4       	ldi	r24, 0x4E	; 78
    34c6:	90 e0       	ldi	r25, 0x00	; 0
    34c8:	40 91 69 03 	lds	r20, 0x0369	; 0x800369 <spi_buffer>
    34cc:	50 91 6a 03 	lds	r21, 0x036A	; 0x80036a <spi_buffer+0x1>
    34d0:	20 91 66 03 	lds	r18, 0x0366	; 0x800366 <idx>
    34d4:	22 2f       	mov	r18, r18
    34d6:	30 e0       	ldi	r19, 0x00	; 0
    34d8:	24 0f       	add	r18, r20
    34da:	35 1f       	adc	r19, r21
    34dc:	f9 01       	movw	r30, r18
    34de:	20 81       	ld	r18, Z
    34e0:	fc 01       	movw	r30, r24
    34e2:	20 83       	st	Z, r18
	}
}
    34e4:	00 00       	nop
    34e6:	df 91       	pop	r29
    34e8:	cf 91       	pop	r28
    34ea:	ff 91       	pop	r31
    34ec:	ef 91       	pop	r30
    34ee:	bf 91       	pop	r27
    34f0:	af 91       	pop	r26
    34f2:	9f 91       	pop	r25
    34f4:	8f 91       	pop	r24
    34f6:	7f 91       	pop	r23
    34f8:	6f 91       	pop	r22
    34fa:	5f 91       	pop	r21
    34fc:	4f 91       	pop	r20
    34fe:	3f 91       	pop	r19
    3500:	2f 91       	pop	r18
    3502:	0f 90       	pop	r0
    3504:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    3508:	0f 90       	pop	r0
    350a:	1f 90       	pop	r1
    350c:	18 95       	reti

0000350e <Get_Statemachine_State>:
	
	void (*StateMachineFunctions[])();					//Function Pointer Array Declaration for State Machine
	
	
	State_t Get_Statemachine_State()
	{
    350e:	cf 93       	push	r28
    3510:	df 93       	push	r29
    3512:	cd b7       	in	r28, 0x3d	; 61
    3514:	de b7       	in	r29, 0x3e	; 62
		return state;	
    3516:	80 91 6b 03 	lds	r24, 0x036B	; 0x80036b <state>
	}
    351a:	df 91       	pop	r29
    351c:	cf 91       	pop	r28
    351e:	08 95       	ret

00003520 <Inactive>:
	
				
	void Inactive()
	{
    3520:	ef 92       	push	r14
    3522:	ff 92       	push	r15
    3524:	0f 93       	push	r16
    3526:	1f 93       	push	r17
    3528:	cf 93       	push	r28
    352a:	df 93       	push	r29
    352c:	cd b7       	in	r28, 0x3d	; 61
    352e:	de b7       	in	r29, 0x3e	; 62
		static uint8_t substate = IDLE;
		
		switch (substate)
    3530:	80 91 6d 03 	lds	r24, 0x036D	; 0x80036d <substate.1789>
    3534:	88 2f       	mov	r24, r24
    3536:	90 e0       	ldi	r25, 0x00	; 0
    3538:	00 97       	sbiw	r24, 0x00	; 0
    353a:	19 f0       	breq	.+6      	; 0x3542 <Inactive+0x22>
    353c:	01 97       	sbiw	r24, 0x01	; 1
    353e:	51 f0       	breq	.+20     	; 0x3554 <Inactive+0x34>
    3540:	67 c0       	rjmp	.+206    	; 0x3610 <Inactive+0xf0>
		{
			case IDLE:
			{
				if(Get_HV_Request_Status() == HV_REQUESTED)
    3542:	0e 94 28 0f 	call	0x1e50	; 0x1e50 <Get_HV_Request_Status>
    3546:	81 30       	cpi	r24, 0x01	; 1
    3548:	09 f0       	breq	.+2      	; 0x354c <Inactive+0x2c>
    354a:	67 c0       	rjmp	.+206    	; 0x361a <Inactive+0xfa>
				{
					substate = TESTS;
    354c:	81 e0       	ldi	r24, 0x01	; 1
    354e:	80 93 6d 03 	sts	0x036D, r24	; 0x80036d <substate.1789>
				}
			}
			break;
    3552:	63 c0       	rjmp	.+198    	; 0x361a <Inactive+0xfa>
			case TESTS:
			{
				static entry = 1;
				static uint32_t teststarttime;
				
				if(entry)
    3554:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <entry.1793>
    3558:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <entry.1793+0x1>
    355c:	89 2b       	or	r24, r25
    355e:	81 f0       	breq	.+32     	; 0x3580 <Inactive+0x60>
				{
					teststarttime = Get_Sys_Tick();
    3560:	0e 94 72 1c 	call	0x38e4	; 0x38e4 <Get_Sys_Tick>
    3564:	dc 01       	movw	r26, r24
    3566:	cb 01       	movw	r24, r22
    3568:	80 93 6e 03 	sts	0x036E, r24	; 0x80036e <teststarttime.1794>
    356c:	90 93 6f 03 	sts	0x036F, r25	; 0x80036f <teststarttime.1794+0x1>
    3570:	a0 93 70 03 	sts	0x0370, r26	; 0x800370 <teststarttime.1794+0x2>
    3574:	b0 93 71 03 	sts	0x0371, r27	; 0x800371 <teststarttime.1794+0x3>
					entry = 0;
    3578:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <entry.1793+0x1>
    357c:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <entry.1793>
				}
				
				if(Get_Voltage_Status() == VOLTAGE_ERROR || Get_Current_Status() == CURRENT_ERROR || Get_ISO_Status() == ISO_ERROR ||
    3580:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <Get_Voltage_Status>
    3584:	81 30       	cpi	r24, 0x01	; 1
    3586:	a1 f0       	breq	.+40     	; 0x35b0 <Inactive+0x90>
    3588:	0e 94 c9 16 	call	0x2d92	; 0x2d92 <Get_Current_Status>
    358c:	81 30       	cpi	r24, 0x01	; 1
    358e:	81 f0       	breq	.+32     	; 0x35b0 <Inactive+0x90>
    3590:	0e 94 81 16 	call	0x2d02	; 0x2d02 <Get_ISO_Status>
    3594:	81 30       	cpi	r24, 0x01	; 1
    3596:	61 f0       	breq	.+24     	; 0x35b0 <Inactive+0x90>
				 Get_Temp_Status() == TEMP_ERROR || Get_Interlock_Status() == INTERLOCK_ERROR || Get_Communication_Status() == COMMUNICATION_ERROR)
    3598:	0e 94 32 17 	call	0x2e64	; 0x2e64 <Get_Temp_Status>
				{
					teststarttime = Get_Sys_Tick();
					entry = 0;
				}
				
				if(Get_Voltage_Status() == VOLTAGE_ERROR || Get_Current_Status() == CURRENT_ERROR || Get_ISO_Status() == ISO_ERROR ||
    359c:	81 30       	cpi	r24, 0x01	; 1
    359e:	41 f0       	breq	.+16     	; 0x35b0 <Inactive+0x90>
				 Get_Temp_Status() == TEMP_ERROR || Get_Interlock_Status() == INTERLOCK_ERROR || Get_Communication_Status() == COMMUNICATION_ERROR)
    35a0:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <Get_Interlock_Status>
    35a4:	81 30       	cpi	r24, 0x01	; 1
    35a6:	21 f0       	breq	.+8      	; 0x35b0 <Inactive+0x90>
    35a8:	0e 94 44 17 	call	0x2e88	; 0x2e88 <Get_Communication_Status>
    35ac:	81 30       	cpi	r24, 0x01	; 1
    35ae:	59 f4       	brne	.+22     	; 0x35c6 <Inactive+0xa6>
				{
					Reset_HV_Request();
    35b0:	0e 94 31 0f 	call	0x1e62	; 0x1e62 <Reset_HV_Request>
					substate = IDLE;
    35b4:	10 92 6d 03 	sts	0x036D, r1	; 0x80036d <substate.1789>
					entry = 1;
    35b8:	81 e0       	ldi	r24, 0x01	; 1
    35ba:	90 e0       	ldi	r25, 0x00	; 0
    35bc:	90 93 0a 01 	sts	0x010A, r25	; 0x80010a <entry.1793+0x1>
    35c0:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <entry.1793>
					hv_ready = 1;
					entry = 1;
					substate = IDLE;
				}
			}			
			break;
    35c4:	2c c0       	rjmp	.+88     	; 0x361e <Inactive+0xfe>
				{
					Reset_HV_Request();
					substate = IDLE;
					entry = 1;
				}
				else if(Get_Sys_Tick() - teststarttime >= TESTTIME)
    35c6:	0e 94 72 1c 	call	0x38e4	; 0x38e4 <Get_Sys_Tick>
    35ca:	9b 01       	movw	r18, r22
    35cc:	ac 01       	movw	r20, r24
    35ce:	80 91 6e 03 	lds	r24, 0x036E	; 0x80036e <teststarttime.1794>
    35d2:	90 91 6f 03 	lds	r25, 0x036F	; 0x80036f <teststarttime.1794+0x1>
    35d6:	a0 91 70 03 	lds	r26, 0x0370	; 0x800370 <teststarttime.1794+0x2>
    35da:	b0 91 71 03 	lds	r27, 0x0371	; 0x800371 <teststarttime.1794+0x3>
    35de:	79 01       	movw	r14, r18
    35e0:	8a 01       	movw	r16, r20
    35e2:	e8 1a       	sub	r14, r24
    35e4:	f9 0a       	sbc	r15, r25
    35e6:	0a 0b       	sbc	r16, r26
    35e8:	1b 0b       	sbc	r17, r27
    35ea:	d8 01       	movw	r26, r16
    35ec:	c7 01       	movw	r24, r14
    35ee:	84 3f       	cpi	r24, 0xF4	; 244
    35f0:	91 40       	sbci	r25, 0x01	; 1
    35f2:	a1 05       	cpc	r26, r1
    35f4:	b1 05       	cpc	r27, r1
    35f6:	98 f0       	brcs	.+38     	; 0x361e <Inactive+0xfe>
				{
					hv_ready = 1;
    35f8:	81 e0       	ldi	r24, 0x01	; 1
    35fa:	80 93 6c 03 	sts	0x036C, r24	; 0x80036c <hv_ready>
					entry = 1;
    35fe:	81 e0       	ldi	r24, 0x01	; 1
    3600:	90 e0       	ldi	r25, 0x00	; 0
    3602:	90 93 0a 01 	sts	0x010A, r25	; 0x80010a <entry.1793+0x1>
    3606:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <entry.1793>
					substate = IDLE;
    360a:	10 92 6d 03 	sts	0x036D, r1	; 0x80036d <substate.1789>
				}
			}			
			break;
    360e:	07 c0       	rjmp	.+14     	; 0x361e <Inactive+0xfe>
			
			default:
			{
				hv_ready = 0;
    3610:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <hv_ready>
				substate = IDLE;				
    3614:	10 92 6d 03 	sts	0x036D, r1	; 0x80036d <substate.1789>
			}
			break;			
    3618:	03 c0       	rjmp	.+6      	; 0x3620 <Inactive+0x100>
				if(Get_HV_Request_Status() == HV_REQUESTED)
				{
					substate = TESTS;
				}
			}
			break;
    361a:	00 00       	nop
    361c:	01 c0       	rjmp	.+2      	; 0x3620 <Inactive+0x100>
					hv_ready = 1;
					entry = 1;
					substate = IDLE;
				}
			}			
			break;
    361e:	00 00       	nop
				substate = IDLE;				
			}
			break;			
		}
		
		if(hv_ready)
    3620:	80 91 6c 03 	lds	r24, 0x036C	; 0x80036c <hv_ready>
    3624:	88 23       	and	r24, r24
    3626:	61 f0       	breq	.+24     	; 0x3640 <Inactive+0x120>
		{
			state = OPERATIONAL;
    3628:	81 e0       	ldi	r24, 0x01	; 1
    362a:	80 93 6b 03 	sts	0x036B, r24	; 0x80036b <state>
			Set_BCM_Freigabe;
    362e:	8e e2       	ldi	r24, 0x2E	; 46
    3630:	90 e0       	ldi	r25, 0x00	; 0
    3632:	2e e2       	ldi	r18, 0x2E	; 46
    3634:	30 e0       	ldi	r19, 0x00	; 0
    3636:	f9 01       	movw	r30, r18
    3638:	20 81       	ld	r18, Z
    363a:	24 60       	ori	r18, 0x04	; 4
    363c:	fc 01       	movw	r30, r24
    363e:	20 83       	st	Z, r18
		}
	}
    3640:	00 00       	nop
    3642:	df 91       	pop	r29
    3644:	cf 91       	pop	r28
    3646:	1f 91       	pop	r17
    3648:	0f 91       	pop	r16
    364a:	ff 90       	pop	r15
    364c:	ef 90       	pop	r14
    364e:	08 95       	ret

00003650 <Operational>:
	
	void Operational()
	{
    3650:	cf 93       	push	r28
    3652:	df 93       	push	r29
    3654:	cd b7       	in	r28, 0x3d	; 61
    3656:	de b7       	in	r29, 0x3e	; 62
		if(Get_Voltage_Status() == VOLTAGE_ERROR || Get_Current_Status() == CURRENT_ERROR || Get_ISO_Status() == ISO_ERROR || 
    3658:	0e 94 3b 17 	call	0x2e76	; 0x2e76 <Get_Voltage_Status>
    365c:	81 30       	cpi	r24, 0x01	; 1
    365e:	a1 f0       	breq	.+40     	; 0x3688 <Operational+0x38>
    3660:	0e 94 c9 16 	call	0x2d92	; 0x2d92 <Get_Current_Status>
    3664:	81 30       	cpi	r24, 0x01	; 1
    3666:	81 f0       	breq	.+32     	; 0x3688 <Operational+0x38>
    3668:	0e 94 81 16 	call	0x2d02	; 0x2d02 <Get_ISO_Status>
    366c:	81 30       	cpi	r24, 0x01	; 1
    366e:	61 f0       	breq	.+24     	; 0x3688 <Operational+0x38>
		Get_Temp_Status() == TEMP_ERROR || Get_Interlock_Status() == INTERLOCK_ERROR || Get_Communication_Status() == COMMUNICATION_ERROR)
    3670:	0e 94 32 17 	call	0x2e64	; 0x2e64 <Get_Temp_Status>
		}
	}
	
	void Operational()
	{
		if(Get_Voltage_Status() == VOLTAGE_ERROR || Get_Current_Status() == CURRENT_ERROR || Get_ISO_Status() == ISO_ERROR || 
    3674:	81 30       	cpi	r24, 0x01	; 1
    3676:	41 f0       	breq	.+16     	; 0x3688 <Operational+0x38>
		Get_Temp_Status() == TEMP_ERROR || Get_Interlock_Status() == INTERLOCK_ERROR || Get_Communication_Status() == COMMUNICATION_ERROR)
    3678:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <Get_Interlock_Status>
    367c:	81 30       	cpi	r24, 0x01	; 1
    367e:	21 f0       	breq	.+8      	; 0x3688 <Operational+0x38>
    3680:	0e 94 44 17 	call	0x2e88	; 0x2e88 <Get_Communication_Status>
    3684:	81 30       	cpi	r24, 0x01	; 1
    3686:	79 f4       	brne	.+30     	; 0x36a6 <Operational+0x56>
		{	
			Reset_BCM_Freigabe;
    3688:	8e e2       	ldi	r24, 0x2E	; 46
    368a:	90 e0       	ldi	r25, 0x00	; 0
    368c:	2e e2       	ldi	r18, 0x2E	; 46
    368e:	30 e0       	ldi	r19, 0x00	; 0
    3690:	f9 01       	movw	r30, r18
    3692:	20 81       	ld	r18, Z
    3694:	2b 7f       	andi	r18, 0xFB	; 251
    3696:	fc 01       	movw	r30, r24
    3698:	20 83       	st	Z, r18
			hv_ready = 0;
    369a:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <hv_ready>
			state = ERROR;
    369e:	82 e0       	ldi	r24, 0x02	; 2
    36a0:	80 93 6b 03 	sts	0x036B, r24	; 0x80036b <state>
		{
			Reset_BCM_Freigabe;
			state = INACTIVE;
			hv_ready = 0;
		}
	}
    36a4:	11 c0       	rjmp	.+34     	; 0x36c8 <Operational+0x78>
		{	
			Reset_BCM_Freigabe;
			hv_ready = 0;
			state = ERROR;
		}
		else if(Get_HV_Request_Status() == HV_NOREQUEST)
    36a6:	0e 94 28 0f 	call	0x1e50	; 0x1e50 <Get_HV_Request_Status>
    36aa:	88 23       	and	r24, r24
    36ac:	69 f4       	brne	.+26     	; 0x36c8 <Operational+0x78>
		{
			Reset_BCM_Freigabe;
    36ae:	8e e2       	ldi	r24, 0x2E	; 46
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	2e e2       	ldi	r18, 0x2E	; 46
    36b4:	30 e0       	ldi	r19, 0x00	; 0
    36b6:	f9 01       	movw	r30, r18
    36b8:	20 81       	ld	r18, Z
    36ba:	2b 7f       	andi	r18, 0xFB	; 251
    36bc:	fc 01       	movw	r30, r24
    36be:	20 83       	st	Z, r18
			state = INACTIVE;
    36c0:	10 92 6b 03 	sts	0x036B, r1	; 0x80036b <state>
			hv_ready = 0;
    36c4:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <hv_ready>
		}
	}
    36c8:	00 00       	nop
    36ca:	df 91       	pop	r29
    36cc:	cf 91       	pop	r28
    36ce:	08 95       	ret

000036d0 <Error>:
	
	void Error()
	{
    36d0:	cf 93       	push	r28
    36d2:	df 93       	push	r29
    36d4:	cd b7       	in	r28, 0x3d	; 61
    36d6:	de b7       	in	r29, 0x3e	; 62
		if(Get_Error_Acknowledge_Status() == ERRORACKNOWLEDGED)
    36d8:	0e 94 3b 0f 	call	0x1e76	; 0x1e76 <Get_Error_Acknowledge_Status>
    36dc:	81 30       	cpi	r24, 0x01	; 1
    36de:	59 f4       	brne	.+22     	; 0x36f6 <Error+0x26>
		{
			state = INACTIVE;
    36e0:	10 92 6b 03 	sts	0x036B, r1	; 0x80036b <state>
			SET_FALSE(flagCritical);
    36e4:	80 91 e9 03 	lds	r24, 0x03E9	; 0x8003e9 <bms>
    36e8:	8f 7d       	andi	r24, 0xDF	; 223
    36ea:	80 93 e9 03 	sts	0x03E9, r24	; 0x8003e9 <bms>
			Reset_HV_Request();
    36ee:	0e 94 31 0f 	call	0x1e62	; 0x1e62 <Reset_HV_Request>
			Reset_Error_Acknowledge();
    36f2:	0e 94 44 0f 	call	0x1e88	; 0x1e88 <Reset_Error_Acknowledge>
		}
	}	
    36f6:	00 00       	nop
    36f8:	df 91       	pop	r29
    36fa:	cf 91       	pop	r28
    36fc:	08 95       	ret

000036fe <Statemachine_Task>:
		Error
	};
	

	void Statemachine_Task()
	{
    36fe:	cf 93       	push	r28
    3700:	df 93       	push	r29
    3702:	cd b7       	in	r28, 0x3d	; 61
    3704:	de b7       	in	r29, 0x3e	; 62
		StateMachineFunctions[state]();		//Call Function of current State Machine State
    3706:	80 91 6b 03 	lds	r24, 0x036B	; 0x80036b <state>
    370a:	88 2f       	mov	r24, r24
    370c:	90 e0       	ldi	r25, 0x00	; 0
    370e:	88 0f       	add	r24, r24
    3710:	99 1f       	adc	r25, r25
    3712:	8d 5f       	subi	r24, 0xFD	; 253
    3714:	9e 4f       	sbci	r25, 0xFE	; 254
    3716:	fc 01       	movw	r30, r24
    3718:	80 81       	ld	r24, Z
    371a:	91 81       	ldd	r25, Z+1	; 0x01
    371c:	fc 01       	movw	r30, r24
    371e:	09 95       	icall
    3720:	00 00       	nop
    3722:	df 91       	pop	r29
    3724:	cf 91       	pop	r28
    3726:	08 95       	ret

00003728 <timer_init>:
}

void timer_10ms_task()	//100 Hz
{

}
    3728:	cf 93       	push	r28
    372a:	df 93       	push	r29
    372c:	cd b7       	in	r28, 0x3d	; 61
    372e:	de b7       	in	r29, 0x3e	; 62
    3730:	80 e8       	ldi	r24, 0x80	; 128
    3732:	90 e0       	ldi	r25, 0x00	; 0
    3734:	20 e8       	ldi	r18, 0x80	; 128
    3736:	30 e0       	ldi	r19, 0x00	; 0
    3738:	f9 01       	movw	r30, r18
    373a:	20 81       	ld	r18, Z
    373c:	22 60       	ori	r18, 0x02	; 2
    373e:	fc 01       	movw	r30, r24
    3740:	20 83       	st	Z, r18
    3742:	81 e8       	ldi	r24, 0x81	; 129
    3744:	90 e0       	ldi	r25, 0x00	; 0
    3746:	21 e8       	ldi	r18, 0x81	; 129
    3748:	30 e0       	ldi	r19, 0x00	; 0
    374a:	f9 01       	movw	r30, r18
    374c:	20 81       	ld	r18, Z
    374e:	2a 61       	ori	r18, 0x1A	; 26
    3750:	fc 01       	movw	r30, r24
    3752:	20 83       	st	Z, r18
    3754:	86 e8       	ldi	r24, 0x86	; 134
    3756:	90 e0       	ldi	r25, 0x00	; 0
    3758:	20 ed       	ldi	r18, 0xD0	; 208
    375a:	37 e0       	ldi	r19, 0x07	; 7
    375c:	fc 01       	movw	r30, r24
    375e:	31 83       	std	Z+1, r19	; 0x01
    3760:	20 83       	st	Z, r18
    3762:	8f e6       	ldi	r24, 0x6F	; 111
    3764:	90 e0       	ldi	r25, 0x00	; 0
    3766:	2f e6       	ldi	r18, 0x6F	; 111
    3768:	30 e0       	ldi	r19, 0x00	; 0
    376a:	f9 01       	movw	r30, r18
    376c:	20 81       	ld	r18, Z
    376e:	21 60       	ori	r18, 0x01	; 1
    3770:	fc 01       	movw	r30, r24
    3772:	20 83       	st	Z, r18
    3774:	78 94       	sei
    3776:	00 00       	nop
    3778:	df 91       	pop	r29
    377a:	cf 91       	pop	r28
    377c:	08 95       	ret

0000377e <timer_task>:
    377e:	cf 93       	push	r28
    3780:	df 93       	push	r29
    3782:	cd b7       	in	r28, 0x3d	; 61
    3784:	de b7       	in	r29, 0x3e	; 62
    3786:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <flag_50ms>
    378a:	88 23       	and	r24, r24
    378c:	21 f0       	breq	.+8      	; 0x3796 <timer_task+0x18>
    378e:	0e 94 83 1c 	call	0x3906	; 0x3906 <timer_50ms_task>
    3792:	10 92 79 03 	sts	0x0379, r1	; 0x800379 <flag_50ms>
    3796:	80 91 7a 03 	lds	r24, 0x037A	; 0x80037a <flag_100ms>
    379a:	88 23       	and	r24, r24
    379c:	21 f0       	breq	.+8      	; 0x37a6 <timer_task+0x28>
    379e:	0e 94 8f 1c 	call	0x391e	; 0x391e <timer_100ms_task>
    37a2:	10 92 7a 03 	sts	0x037A, r1	; 0x80037a <flag_100ms>
    37a6:	80 91 7b 03 	lds	r24, 0x037B	; 0x80037b <flag_500ms>
    37aa:	88 23       	and	r24, r24
    37ac:	21 f0       	breq	.+8      	; 0x37b6 <timer_task+0x38>
    37ae:	0e 94 99 1c 	call	0x3932	; 0x3932 <timer_500ms_task>
    37b2:	10 92 7b 03 	sts	0x037B, r1	; 0x80037b <flag_500ms>
    37b6:	00 00       	nop
    37b8:	df 91       	pop	r29
    37ba:	cf 91       	pop	r28
    37bc:	08 95       	ret

000037be <__vector_14>:
    37be:	1f 92       	push	r1
    37c0:	0f 92       	push	r0
    37c2:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    37c6:	0f 92       	push	r0
    37c8:	11 24       	eor	r1, r1
    37ca:	2f 93       	push	r18
    37cc:	8f 93       	push	r24
    37ce:	9f 93       	push	r25
    37d0:	af 93       	push	r26
    37d2:	bf 93       	push	r27
    37d4:	cf 93       	push	r28
    37d6:	df 93       	push	r29
    37d8:	cd b7       	in	r28, 0x3d	; 61
    37da:	de b7       	in	r29, 0x3e	; 62
    37dc:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <millisec_count>
    37e0:	90 91 73 03 	lds	r25, 0x0373	; 0x800373 <millisec_count+0x1>
    37e4:	a0 91 74 03 	lds	r26, 0x0374	; 0x800374 <millisec_count+0x2>
    37e8:	b0 91 75 03 	lds	r27, 0x0375	; 0x800375 <millisec_count+0x3>
    37ec:	01 96       	adiw	r24, 0x01	; 1
    37ee:	a1 1d       	adc	r26, r1
    37f0:	b1 1d       	adc	r27, r1
    37f2:	80 93 72 03 	sts	0x0372, r24	; 0x800372 <millisec_count>
    37f6:	90 93 73 03 	sts	0x0373, r25	; 0x800373 <millisec_count+0x1>
    37fa:	a0 93 74 03 	sts	0x0374, r26	; 0x800374 <millisec_count+0x2>
    37fe:	b0 93 75 03 	sts	0x0375, r27	; 0x800375 <millisec_count+0x3>
    3802:	81 e0       	ldi	r24, 0x01	; 1
    3804:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <flag_1ms>
    3808:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <ms_count.1783>
    380c:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <ms_count.1783+0x1>
    3810:	88 3e       	cpi	r24, 0xE8	; 232
    3812:	93 40       	sbci	r25, 0x03	; 3
    3814:	50 f4       	brcc	.+20     	; 0x382a <__vector_14+0x6c>
    3816:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <ms_count.1783>
    381a:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <ms_count.1783+0x1>
    381e:	01 96       	adiw	r24, 0x01	; 1
    3820:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <ms_count.1783+0x1>
    3824:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <ms_count.1783>
    3828:	09 c0       	rjmp	.+18     	; 0x383c <__vector_14+0x7e>
    382a:	81 e0       	ldi	r24, 0x01	; 1
    382c:	80 93 7c 03 	sts	0x037C, r24	; 0x80037c <flag_1s>
    3830:	81 e0       	ldi	r24, 0x01	; 1
    3832:	90 e0       	ldi	r25, 0x00	; 0
    3834:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <ms_count.1783+0x1>
    3838:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <ms_count.1783>
    383c:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <count1.1784>
    3840:	85 30       	cpi	r24, 0x05	; 5
    3842:	30 f4       	brcc	.+12     	; 0x3850 <__vector_14+0x92>
    3844:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <count1.1784>
    3848:	8f 5f       	subi	r24, 0xFF	; 255
    384a:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <count1.1784>
    384e:	3c c0       	rjmp	.+120    	; 0x38c8 <__vector_14+0x10a>
    3850:	81 e0       	ldi	r24, 0x01	; 1
    3852:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <count1.1784>
    3856:	81 e0       	ldi	r24, 0x01	; 1
    3858:	80 93 77 03 	sts	0x0377, r24	; 0x800377 <flag_5ms>
    385c:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <ms_count.1783>
    3860:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <ms_count.1783+0x1>
    3864:	81 70       	andi	r24, 0x01	; 1
    3866:	99 27       	eor	r25, r25
    3868:	89 2b       	or	r24, r25
    386a:	71 f5       	brne	.+92     	; 0x38c8 <__vector_14+0x10a>
    386c:	81 e0       	ldi	r24, 0x01	; 1
    386e:	80 93 78 03 	sts	0x0378, r24	; 0x800378 <flag_10ms>
    3872:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <count2.1785>
    3876:	85 30       	cpi	r24, 0x05	; 5
    3878:	30 f4       	brcc	.+12     	; 0x3886 <__vector_14+0xc8>
    387a:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <count2.1785>
    387e:	8f 5f       	subi	r24, 0xFF	; 255
    3880:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <count2.1785>
    3884:	21 c0       	rjmp	.+66     	; 0x38c8 <__vector_14+0x10a>
    3886:	81 e0       	ldi	r24, 0x01	; 1
    3888:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <count2.1785>
    388c:	81 e0       	ldi	r24, 0x01	; 1
    388e:	80 93 79 03 	sts	0x0379, r24	; 0x800379 <flag_50ms>
    3892:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <ms_count.1783>
    3896:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <ms_count.1783+0x1>
    389a:	82 70       	andi	r24, 0x02	; 2
    389c:	99 27       	eor	r25, r25
    389e:	89 2b       	or	r24, r25
    38a0:	99 f4       	brne	.+38     	; 0x38c8 <__vector_14+0x10a>
    38a2:	81 e0       	ldi	r24, 0x01	; 1
    38a4:	80 93 7a 03 	sts	0x037A, r24	; 0x80037a <flag_100ms>
    38a8:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <count3.1786>
    38ac:	85 30       	cpi	r24, 0x05	; 5
    38ae:	30 f4       	brcc	.+12     	; 0x38bc <__vector_14+0xfe>
    38b0:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <count3.1786>
    38b4:	8f 5f       	subi	r24, 0xFF	; 255
    38b6:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <count3.1786>
    38ba:	06 c0       	rjmp	.+12     	; 0x38c8 <__vector_14+0x10a>
    38bc:	81 e0       	ldi	r24, 0x01	; 1
    38be:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <count3.1786>
    38c2:	81 e0       	ldi	r24, 0x01	; 1
    38c4:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <flag_500ms>
    38c8:	00 00       	nop
    38ca:	df 91       	pop	r29
    38cc:	cf 91       	pop	r28
    38ce:	bf 91       	pop	r27
    38d0:	af 91       	pop	r26
    38d2:	9f 91       	pop	r25
    38d4:	8f 91       	pop	r24
    38d6:	2f 91       	pop	r18
    38d8:	0f 90       	pop	r0
    38da:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    38de:	0f 90       	pop	r0
    38e0:	1f 90       	pop	r1
    38e2:	18 95       	reti

000038e4 <Get_Sys_Tick>:
    38e4:	cf 93       	push	r28
    38e6:	df 93       	push	r29
    38e8:	cd b7       	in	r28, 0x3d	; 61
    38ea:	de b7       	in	r29, 0x3e	; 62
    38ec:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <millisec_count>
    38f0:	90 91 73 03 	lds	r25, 0x0373	; 0x800373 <millisec_count+0x1>
    38f4:	a0 91 74 03 	lds	r26, 0x0374	; 0x800374 <millisec_count+0x2>
    38f8:	b0 91 75 03 	lds	r27, 0x0375	; 0x800375 <millisec_count+0x3>
    38fc:	bc 01       	movw	r22, r24
    38fe:	cd 01       	movw	r24, r26
    3900:	df 91       	pop	r29
    3902:	cf 91       	pop	r28
    3904:	08 95       	ret

00003906 <timer_50ms_task>:

void timer_50ms_task()	//20 Hz
{
    3906:	cf 93       	push	r28
    3908:	df 93       	push	r29
    390a:	cd b7       	in	r28, 0x3d	; 61
    390c:	de b7       	in	r29, 0x3e	; 62
	ISO_Control_Task();
    390e:	0e 94 93 16 	call	0x2d26	; 0x2d26 <ISO_Control_Task>
	IVT_Control_Task();
    3912:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <IVT_Control_Task>
	
}
    3916:	00 00       	nop
    3918:	df 91       	pop	r29
    391a:	cf 91       	pop	r28
    391c:	08 95       	ret

0000391e <timer_100ms_task>:

void timer_100ms_task()	//10 Hz
{
    391e:	cf 93       	push	r28
    3920:	df 93       	push	r29
    3922:	cd b7       	in	r28, 0x3d	; 61
    3924:	de b7       	in	r29, 0x3e	; 62
	Moduleelectronic_Task();
    3926:	0e 94 4d 17 	call	0x2e9a	; 0x2e9a <Moduleelectronic_Task>
}
    392a:	00 00       	nop
    392c:	df 91       	pop	r29
    392e:	cf 91       	pop	r28
    3930:	08 95       	ret

00003932 <timer_500ms_task>:

void timer_500ms_task()	//2 Hz
{
    3932:	cf 93       	push	r28
    3934:	df 93       	push	r29
    3936:	cd b7       	in	r28, 0x3d	; 61
    3938:	de b7       	in	r29, 0x3e	; 62
	CAN_SCHEDULE_MESSAGE0;
    393a:	80 91 e5 03 	lds	r24, 0x03E5	; 0x8003e5 <can_tx_flags>
    393e:	81 60       	ori	r24, 0x01	; 1
    3940:	80 93 e5 03 	sts	0x03E5, r24	; 0x8003e5 <can_tx_flags>
}
    3944:	00 00       	nop
    3946:	df 91       	pop	r29
    3948:	cf 91       	pop	r28
    394a:	08 95       	ret

0000394c <Init>:
//***************************************************************************************************************************************************************************************
char uart_out[10];
//***************************************************************************************************************************************************************************************

void Init()
{
    394c:	cf 93       	push	r28
    394e:	df 93       	push	r29
    3950:	cd b7       	in	r28, 0x3d	; 61
    3952:	de b7       	in	r29, 0x3e	; 62
	digital_output_init(SPI_CS_LTC6804_PIN);				//Init des SPI-CS-Outputs
    3954:	8c e6       	ldi	r24, 0x6C	; 108
    3956:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <digital_output_init>
	SPI_CS_LTC6804_HIGH;
    395a:	88 e2       	ldi	r24, 0x28	; 40
    395c:	90 e0       	ldi	r25, 0x00	; 0
    395e:	28 e2       	ldi	r18, 0x28	; 40
    3960:	30 e0       	ldi	r19, 0x00	; 0
    3962:	f9 01       	movw	r30, r18
    3964:	20 81       	ld	r18, Z
    3966:	22 60       	ori	r18, 0x02	; 2
    3968:	fc 01       	movw	r30, r24
    396a:	20 83       	st	Z, r18
	digital_output_init(BCM_Freigabe_PIN);					//Init des SBox-Pins
    396c:	83 ed       	ldi	r24, 0xD3	; 211
    396e:	0e 94 7a 15 	call	0x2af4	; 0x2af4 <digital_output_init>
	Reset_BCM_Freigabe;
    3972:	8e e2       	ldi	r24, 0x2E	; 46
    3974:	90 e0       	ldi	r25, 0x00	; 0
    3976:	2e e2       	ldi	r18, 0x2E	; 46
    3978:	30 e0       	ldi	r19, 0x00	; 0
    397a:	f9 01       	movw	r30, r18
    397c:	20 81       	ld	r18, Z
    397e:	2b 7f       	andi	r18, 0xFB	; 251
    3980:	fc 01       	movw	r30, r24
    3982:	20 83       	st	Z, r18
	usart_init(115200);										//Init UART für RS232-Schnittstelle mit Baudrate
    3984:	60 e0       	ldi	r22, 0x00	; 0
    3986:	72 ec       	ldi	r23, 0xC2	; 194
    3988:	81 e0       	ldi	r24, 0x01	; 1
    398a:	90 e0       	ldi	r25, 0x00	; 0
    398c:	0e 94 f5 1c 	call	0x39ea	; 0x39ea <usart_init>
	can_init(500);											//Init CAN Bus mit 500kbps (moeglich 1Mbps, 500kbps, 250kbps, 125kbps)
    3990:	84 ef       	ldi	r24, 0xF4	; 244
    3992:	91 e0       	ldi	r25, 0x01	; 1
    3994:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <can_init>
	spi_init_master(32);									//Prescaler 32 -> 0.5MHz spi clock @ 16MHz CPU clock
    3998:	80 e2       	ldi	r24, 0x20	; 32
    399a:	0e 94 8b 18 	call	0x3116	; 0x3116 <spi_init_master>
	bmschip_init(UNDERVOLT, OVERVOLT);
    399e:	60 e1       	ldi	r22, 0x10	; 16
    39a0:	74 ea       	ldi	r23, 0xA4	; 164
    39a2:	88 ea       	ldi	r24, 0xA8	; 168
    39a4:	91 e6       	ldi	r25, 0x61	; 97
    39a6:	0e 94 d3 00 	call	0x1a6	; 0x1a6 <bmschip_init>

	//Nach Initialisierung -> Freigabe an ARM
	//Init_flag = 1;
	CAN_SCHEDULE_MESSAGE0;
    39aa:	80 91 e5 03 	lds	r24, 0x03E5	; 0x8003e5 <can_tx_flags>
    39ae:	81 60       	ori	r24, 0x01	; 1
    39b0:	80 93 e5 03 	sts	0x03E5, r24	; 0x8003e5 <can_tx_flags>
	
	usart_transmit_string("\f");
    39b4:	84 e1       	ldi	r24, 0x14	; 20
    39b6:	91 e0       	ldi	r25, 0x01	; 1
    39b8:	0e 94 5f 1d 	call	0x3abe	; 0x3abe <usart_transmit_string>
	usart_transmit_string("AVR-Initialisierung erfolgreich!\r\n");
    39bc:	86 e1       	ldi	r24, 0x16	; 22
    39be:	91 e0       	ldi	r25, 0x01	; 1
    39c0:	0e 94 5f 1d 	call	0x3abe	; 0x3abe <usart_transmit_string>
}
    39c4:	00 00       	nop
    39c6:	df 91       	pop	r29
    39c8:	cf 91       	pop	r28
    39ca:	08 95       	ret

000039cc <main>:

int main(void)
{
    39cc:	cf 93       	push	r28
    39ce:	df 93       	push	r29
    39d0:	cd b7       	in	r28, 0x3d	; 61
    39d2:	de b7       	in	r29, 0x3e	; 62
	timer_init();
    39d4:	0e 94 94 1b 	call	0x3728	; 0x3728 <timer_init>
	Init();
    39d8:	0e 94 a6 1c 	call	0x394c	; 0x394c <Init>
	while(1)
	{	
		Statemachine_Task();
    39dc:	0e 94 7f 1b 	call	0x36fe	; 0x36fe <Statemachine_Task>
		can_task();
    39e0:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <can_task>
		timer_task();
    39e4:	0e 94 bf 1b 	call	0x377e	; 0x377e <timer_task>
	}
    39e8:	f9 cf       	rjmp	.-14     	; 0x39dc <main+0x10>

000039ea <usart_init>:
		LINDAT = usart_tx_buffer[tx_tail_idx];		//Start transmission of first char
		tx_tail_idx = tx_tail_idx + 1 > USART_SEND_BUFFER_LAST_ELEMENT ? 0 : tx_tail_idx + 1;		//Increment tail idx
	}
	
	return 0;
}
    39ea:	0f 93       	push	r16
    39ec:	1f 93       	push	r17
    39ee:	cf 93       	push	r28
    39f0:	df 93       	push	r29
    39f2:	00 d0       	rcall	.+0      	; 0x39f4 <usart_init+0xa>
    39f4:	00 d0       	rcall	.+0      	; 0x39f6 <usart_init+0xc>
    39f6:	cd b7       	in	r28, 0x3d	; 61
    39f8:	de b7       	in	r29, 0x3e	; 62
    39fa:	69 83       	std	Y+1, r22	; 0x01
    39fc:	7a 83       	std	Y+2, r23	; 0x02
    39fe:	8b 83       	std	Y+3, r24	; 0x03
    3a00:	9c 83       	std	Y+4, r25	; 0x04
    3a02:	88 ec       	ldi	r24, 0xC8	; 200
    3a04:	90 e0       	ldi	r25, 0x00	; 0
    3a06:	28 ec       	ldi	r18, 0xC8	; 200
    3a08:	30 e0       	ldi	r19, 0x00	; 0
    3a0a:	f9 01       	movw	r30, r18
    3a0c:	20 81       	ld	r18, Z
    3a0e:	20 68       	ori	r18, 0x80	; 128
    3a10:	fc 01       	movw	r30, r24
    3a12:	20 83       	st	Z, r18
    3a14:	0d ec       	ldi	r16, 0xCD	; 205
    3a16:	10 e0       	ldi	r17, 0x00	; 0
    3a18:	80 e2       	ldi	r24, 0x20	; 32
    3a1a:	91 ea       	ldi	r25, 0xA1	; 161
    3a1c:	a7 e0       	ldi	r26, 0x07	; 7
    3a1e:	b0 e0       	ldi	r27, 0x00	; 0
    3a20:	29 81       	ldd	r18, Y+1	; 0x01
    3a22:	3a 81       	ldd	r19, Y+2	; 0x02
    3a24:	4b 81       	ldd	r20, Y+3	; 0x03
    3a26:	5c 81       	ldd	r21, Y+4	; 0x04
    3a28:	bc 01       	movw	r22, r24
    3a2a:	cd 01       	movw	r24, r26
    3a2c:	0e 94 e1 1d 	call	0x3bc2	; 0x3bc2 <__udivmodsi4>
    3a30:	da 01       	movw	r26, r20
    3a32:	c9 01       	movw	r24, r18
    3a34:	01 97       	sbiw	r24, 0x01	; 1
    3a36:	f8 01       	movw	r30, r16
    3a38:	91 83       	std	Z+1, r25	; 0x01
    3a3a:	80 83       	st	Z, r24
    3a3c:	88 ec       	ldi	r24, 0xC8	; 200
    3a3e:	90 e0       	ldi	r25, 0x00	; 0
    3a40:	28 ec       	ldi	r18, 0xC8	; 200
    3a42:	30 e0       	ldi	r19, 0x00	; 0
    3a44:	f9 01       	movw	r30, r18
    3a46:	20 81       	ld	r18, Z
    3a48:	2f 60       	ori	r18, 0x0F	; 15
    3a4a:	fc 01       	movw	r30, r24
    3a4c:	20 83       	st	Z, r18
    3a4e:	8a e2       	ldi	r24, 0x2A	; 42
    3a50:	90 e0       	ldi	r25, 0x00	; 0
    3a52:	2a e2       	ldi	r18, 0x2A	; 42
    3a54:	30 e0       	ldi	r19, 0x00	; 0
    3a56:	f9 01       	movw	r30, r18
    3a58:	20 81       	ld	r18, Z
    3a5a:	28 60       	ori	r18, 0x08	; 8
    3a5c:	fc 01       	movw	r30, r24
    3a5e:	20 83       	st	Z, r18
    3a60:	8a e2       	ldi	r24, 0x2A	; 42
    3a62:	90 e0       	ldi	r25, 0x00	; 0
    3a64:	2a e2       	ldi	r18, 0x2A	; 42
    3a66:	30 e0       	ldi	r19, 0x00	; 0
    3a68:	f9 01       	movw	r30, r18
    3a6a:	20 81       	ld	r18, Z
    3a6c:	2f 7e       	andi	r18, 0xEF	; 239
    3a6e:	fc 01       	movw	r30, r24
    3a70:	20 83       	st	Z, r18
    3a72:	00 00       	nop
    3a74:	0f 90       	pop	r0
    3a76:	0f 90       	pop	r0
    3a78:	0f 90       	pop	r0
    3a7a:	0f 90       	pop	r0
    3a7c:	df 91       	pop	r29
    3a7e:	cf 91       	pop	r28
    3a80:	1f 91       	pop	r17
    3a82:	0f 91       	pop	r16
    3a84:	08 95       	ret

00003a86 <usart_transmit_char>:
    3a86:	cf 93       	push	r28
    3a88:	df 93       	push	r29
    3a8a:	1f 92       	push	r1
    3a8c:	cd b7       	in	r28, 0x3d	; 61
    3a8e:	de b7       	in	r29, 0x3e	; 62
    3a90:	89 83       	std	Y+1, r24	; 0x01
    3a92:	89 ec       	ldi	r24, 0xC9	; 201
    3a94:	90 e0       	ldi	r25, 0x00	; 0
    3a96:	fc 01       	movw	r30, r24
    3a98:	80 81       	ld	r24, Z
    3a9a:	88 2f       	mov	r24, r24
    3a9c:	90 e0       	ldi	r25, 0x00	; 0
    3a9e:	80 71       	andi	r24, 0x10	; 16
    3aa0:	99 27       	eor	r25, r25
    3aa2:	89 2b       	or	r24, r25
    3aa4:	39 f4       	brne	.+14     	; 0x3ab4 <usart_transmit_char+0x2e>
    3aa6:	82 ed       	ldi	r24, 0xD2	; 210
    3aa8:	90 e0       	ldi	r25, 0x00	; 0
    3aaa:	29 81       	ldd	r18, Y+1	; 0x01
    3aac:	fc 01       	movw	r30, r24
    3aae:	20 83       	st	Z, r18
    3ab0:	81 e0       	ldi	r24, 0x01	; 1
    3ab2:	01 c0       	rjmp	.+2      	; 0x3ab6 <usart_transmit_char+0x30>
    3ab4:	80 e0       	ldi	r24, 0x00	; 0
    3ab6:	0f 90       	pop	r0
    3ab8:	df 91       	pop	r29
    3aba:	cf 91       	pop	r28
    3abc:	08 95       	ret

00003abe <usart_transmit_string>:
    3abe:	cf 93       	push	r28
    3ac0:	df 93       	push	r29
    3ac2:	00 d0       	rcall	.+0      	; 0x3ac4 <usart_transmit_string+0x6>
    3ac4:	cd b7       	in	r28, 0x3d	; 61
    3ac6:	de b7       	in	r29, 0x3e	; 62
    3ac8:	9a 83       	std	Y+2, r25	; 0x02
    3aca:	89 83       	std	Y+1, r24	; 0x01
    3acc:	0e c0       	rjmp	.+28     	; 0x3aea <usart_transmit_string+0x2c>
    3ace:	00 00       	nop
    3ad0:	89 81       	ldd	r24, Y+1	; 0x01
    3ad2:	9a 81       	ldd	r25, Y+2	; 0x02
    3ad4:	fc 01       	movw	r30, r24
    3ad6:	80 81       	ld	r24, Z
    3ad8:	0e 94 43 1d 	call	0x3a86	; 0x3a86 <usart_transmit_char>
    3adc:	88 23       	and	r24, r24
    3ade:	c1 f3       	breq	.-16     	; 0x3ad0 <usart_transmit_string+0x12>
    3ae0:	89 81       	ldd	r24, Y+1	; 0x01
    3ae2:	9a 81       	ldd	r25, Y+2	; 0x02
    3ae4:	01 96       	adiw	r24, 0x01	; 1
    3ae6:	9a 83       	std	Y+2, r25	; 0x02
    3ae8:	89 83       	std	Y+1, r24	; 0x01
    3aea:	89 81       	ldd	r24, Y+1	; 0x01
    3aec:	9a 81       	ldd	r25, Y+2	; 0x02
    3aee:	fc 01       	movw	r30, r24
    3af0:	80 81       	ld	r24, Z
    3af2:	88 23       	and	r24, r24
    3af4:	61 f7       	brne	.-40     	; 0x3ace <usart_transmit_string+0x10>
    3af6:	00 00       	nop
    3af8:	0f 90       	pop	r0
    3afa:	0f 90       	pop	r0
    3afc:	df 91       	pop	r29
    3afe:	cf 91       	pop	r28
    3b00:	08 95       	ret

00003b02 <__vector_20>:



ISR(LIN_TC_vect)
{
    3b02:	1f 92       	push	r1
    3b04:	0f 92       	push	r0
    3b06:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    3b0a:	0f 92       	push	r0
    3b0c:	11 24       	eor	r1, r1
    3b0e:	2f 93       	push	r18
    3b10:	3f 93       	push	r19
    3b12:	8f 93       	push	r24
    3b14:	9f 93       	push	r25
    3b16:	ef 93       	push	r30
    3b18:	ff 93       	push	r31
    3b1a:	cf 93       	push	r28
    3b1c:	df 93       	push	r29
    3b1e:	cd b7       	in	r28, 0x3d	; 61
    3b20:	de b7       	in	r29, 0x3e	; 62
	if((LINSIR & (1<<LTXOK))) //transmit interrupt?
    3b22:	89 ec       	ldi	r24, 0xC9	; 201
    3b24:	90 e0       	ldi	r25, 0x00	; 0
    3b26:	fc 01       	movw	r30, r24
    3b28:	80 81       	ld	r24, Z
    3b2a:	88 2f       	mov	r24, r24
    3b2c:	90 e0       	ldi	r25, 0x00	; 0
    3b2e:	82 70       	andi	r24, 0x02	; 2
    3b30:	99 27       	eor	r25, r25
    3b32:	89 2b       	or	r24, r25
    3b34:	b9 f1       	breq	.+110    	; 0x3ba4 <__vector_20+0xa2>
	{
		if(tx_tail_idx != tx_head_idx)								//tail reached head?
    3b36:	90 91 be 03 	lds	r25, 0x03BE	; 0x8003be <tx_tail_idx>
    3b3a:	80 91 bd 03 	lds	r24, 0x03BD	; 0x8003bd <tx_head_idx>
    3b3e:	98 17       	cp	r25, r24
    3b40:	e1 f0       	breq	.+56     	; 0x3b7a <__vector_20+0x78>
		{
			LINDAT = usart_tx_buffer[tx_tail_idx];					//Start transmission of next char
    3b42:	82 ed       	ldi	r24, 0xD2	; 210
    3b44:	90 e0       	ldi	r25, 0x00	; 0
    3b46:	20 91 be 03 	lds	r18, 0x03BE	; 0x8003be <tx_tail_idx>
    3b4a:	22 2f       	mov	r18, r18
    3b4c:	30 e0       	ldi	r19, 0x00	; 0
    3b4e:	23 58       	subi	r18, 0x83	; 131
    3b50:	3c 4f       	sbci	r19, 0xFC	; 252
    3b52:	f9 01       	movw	r30, r18
    3b54:	20 81       	ld	r18, Z
    3b56:	fc 01       	movw	r30, r24
    3b58:	20 83       	st	Z, r18
			tx_tail_idx = tx_tail_idx + 1 > USART_SEND_BUFFER_LAST_ELEMENT ? 0 : tx_tail_idx + 1;		//Increment tail index
    3b5a:	80 91 be 03 	lds	r24, 0x03BE	; 0x8003be <tx_tail_idx>
    3b5e:	88 2f       	mov	r24, r24
    3b60:	90 e0       	ldi	r25, 0x00	; 0
    3b62:	01 96       	adiw	r24, 0x01	; 1
    3b64:	80 34       	cpi	r24, 0x40	; 64
    3b66:	91 05       	cpc	r25, r1
    3b68:	24 f4       	brge	.+8      	; 0x3b72 <__vector_20+0x70>
    3b6a:	80 91 be 03 	lds	r24, 0x03BE	; 0x8003be <tx_tail_idx>
    3b6e:	8f 5f       	subi	r24, 0xFF	; 255
    3b70:	01 c0       	rjmp	.+2      	; 0x3b74 <__vector_20+0x72>
    3b72:	80 e0       	ldi	r24, 0x00	; 0
    3b74:	80 93 be 03 	sts	0x03BE, r24	; 0x8003be <tx_tail_idx>
			LINENIR &= ~(1<<LENTXOK);
			LINSIR |= (1<<LTXOK);				//Reset interrupt flag! (in other case writing LINDAT clears this flag)
		}
		
	}
}
    3b78:	15 c0       	rjmp	.+42     	; 0x3ba4 <__vector_20+0xa2>
			LINDAT = usart_tx_buffer[tx_tail_idx];					//Start transmission of next char
			tx_tail_idx = tx_tail_idx + 1 > USART_SEND_BUFFER_LAST_ELEMENT ? 0 : tx_tail_idx + 1;		//Increment tail index
		}
		else														//transmission is complete! disable interrupt
		{
			usart_tx_complete = TX_COMPLETE;
    3b7a:	81 e0       	ldi	r24, 0x01	; 1
    3b7c:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <usart_tx_complete>
			LINENIR &= ~(1<<LENTXOK);
    3b80:	8a ec       	ldi	r24, 0xCA	; 202
    3b82:	90 e0       	ldi	r25, 0x00	; 0
    3b84:	2a ec       	ldi	r18, 0xCA	; 202
    3b86:	30 e0       	ldi	r19, 0x00	; 0
    3b88:	f9 01       	movw	r30, r18
    3b8a:	20 81       	ld	r18, Z
    3b8c:	2d 7f       	andi	r18, 0xFD	; 253
    3b8e:	fc 01       	movw	r30, r24
    3b90:	20 83       	st	Z, r18
			LINSIR |= (1<<LTXOK);				//Reset interrupt flag! (in other case writing LINDAT clears this flag)
    3b92:	89 ec       	ldi	r24, 0xC9	; 201
    3b94:	90 e0       	ldi	r25, 0x00	; 0
    3b96:	29 ec       	ldi	r18, 0xC9	; 201
    3b98:	30 e0       	ldi	r19, 0x00	; 0
    3b9a:	f9 01       	movw	r30, r18
    3b9c:	20 81       	ld	r18, Z
    3b9e:	22 60       	ori	r18, 0x02	; 2
    3ba0:	fc 01       	movw	r30, r24
    3ba2:	20 83       	st	Z, r18
		}
		
	}
}
    3ba4:	00 00       	nop
    3ba6:	df 91       	pop	r29
    3ba8:	cf 91       	pop	r28
    3baa:	ff 91       	pop	r31
    3bac:	ef 91       	pop	r30
    3bae:	9f 91       	pop	r25
    3bb0:	8f 91       	pop	r24
    3bb2:	3f 91       	pop	r19
    3bb4:	2f 91       	pop	r18
    3bb6:	0f 90       	pop	r0
    3bb8:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    3bbc:	0f 90       	pop	r0
    3bbe:	1f 90       	pop	r1
    3bc0:	18 95       	reti

00003bc2 <__udivmodsi4>:
    3bc2:	a1 e2       	ldi	r26, 0x21	; 33
    3bc4:	1a 2e       	mov	r1, r26
    3bc6:	aa 1b       	sub	r26, r26
    3bc8:	bb 1b       	sub	r27, r27
    3bca:	fd 01       	movw	r30, r26
    3bcc:	0d c0       	rjmp	.+26     	; 0x3be8 <__udivmodsi4_ep>

00003bce <__udivmodsi4_loop>:
    3bce:	aa 1f       	adc	r26, r26
    3bd0:	bb 1f       	adc	r27, r27
    3bd2:	ee 1f       	adc	r30, r30
    3bd4:	ff 1f       	adc	r31, r31
    3bd6:	a2 17       	cp	r26, r18
    3bd8:	b3 07       	cpc	r27, r19
    3bda:	e4 07       	cpc	r30, r20
    3bdc:	f5 07       	cpc	r31, r21
    3bde:	20 f0       	brcs	.+8      	; 0x3be8 <__udivmodsi4_ep>
    3be0:	a2 1b       	sub	r26, r18
    3be2:	b3 0b       	sbc	r27, r19
    3be4:	e4 0b       	sbc	r30, r20
    3be6:	f5 0b       	sbc	r31, r21

00003be8 <__udivmodsi4_ep>:
    3be8:	66 1f       	adc	r22, r22
    3bea:	77 1f       	adc	r23, r23
    3bec:	88 1f       	adc	r24, r24
    3bee:	99 1f       	adc	r25, r25
    3bf0:	1a 94       	dec	r1
    3bf2:	69 f7       	brne	.-38     	; 0x3bce <__udivmodsi4_loop>
    3bf4:	60 95       	com	r22
    3bf6:	70 95       	com	r23
    3bf8:	80 95       	com	r24
    3bfa:	90 95       	com	r25
    3bfc:	9b 01       	movw	r18, r22
    3bfe:	ac 01       	movw	r20, r24
    3c00:	bd 01       	movw	r22, r26
    3c02:	cf 01       	movw	r24, r30
    3c04:	08 95       	ret

00003c06 <__tablejump2__>:
    3c06:	ee 0f       	add	r30, r30
    3c08:	ff 1f       	adc	r31, r31
    3c0a:	05 90       	lpm	r0, Z+
    3c0c:	f4 91       	lpm	r31, Z
    3c0e:	e0 2d       	mov	r30, r0
    3c10:	09 94       	ijmp

00003c12 <__muldi3>:
    3c12:	df 93       	push	r29
    3c14:	cf 93       	push	r28
    3c16:	1f 93       	push	r17
    3c18:	0f 93       	push	r16
    3c1a:	9a 9d       	mul	r25, r10
    3c1c:	f0 2d       	mov	r31, r0
    3c1e:	21 9f       	mul	r18, r17
    3c20:	f0 0d       	add	r31, r0
    3c22:	8b 9d       	mul	r24, r11
    3c24:	f0 0d       	add	r31, r0
    3c26:	8a 9d       	mul	r24, r10
    3c28:	e0 2d       	mov	r30, r0
    3c2a:	f1 0d       	add	r31, r1
    3c2c:	03 9f       	mul	r16, r19
    3c2e:	f0 0d       	add	r31, r0
    3c30:	02 9f       	mul	r16, r18
    3c32:	e0 0d       	add	r30, r0
    3c34:	f1 1d       	adc	r31, r1
    3c36:	4e 9d       	mul	r20, r14
    3c38:	e0 0d       	add	r30, r0
    3c3a:	f1 1d       	adc	r31, r1
    3c3c:	5e 9d       	mul	r21, r14
    3c3e:	f0 0d       	add	r31, r0
    3c40:	4f 9d       	mul	r20, r15
    3c42:	f0 0d       	add	r31, r0
    3c44:	7f 93       	push	r23
    3c46:	6f 93       	push	r22
    3c48:	bf 92       	push	r11
    3c4a:	af 92       	push	r10
    3c4c:	5f 93       	push	r21
    3c4e:	4f 93       	push	r20
    3c50:	d5 01       	movw	r26, r10
    3c52:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <__umulhisi3>
    3c56:	8b 01       	movw	r16, r22
    3c58:	ac 01       	movw	r20, r24
    3c5a:	d7 01       	movw	r26, r14
    3c5c:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <__umulhisi3>
    3c60:	eb 01       	movw	r28, r22
    3c62:	e8 0f       	add	r30, r24
    3c64:	f9 1f       	adc	r31, r25
    3c66:	d6 01       	movw	r26, r12
    3c68:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <__muldi3_6>
    3c6c:	2f 91       	pop	r18
    3c6e:	3f 91       	pop	r19
    3c70:	d6 01       	movw	r26, r12
    3c72:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <__umulhisi3>
    3c76:	c6 0f       	add	r28, r22
    3c78:	d7 1f       	adc	r29, r23
    3c7a:	e8 1f       	adc	r30, r24
    3c7c:	f9 1f       	adc	r31, r25
    3c7e:	af 91       	pop	r26
    3c80:	bf 91       	pop	r27
    3c82:	0e 94 59 1e 	call	0x3cb2	; 0x3cb2 <__muldi3_6>
    3c86:	2f 91       	pop	r18
    3c88:	3f 91       	pop	r19
    3c8a:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <__umulhisi3>
    3c8e:	c6 0f       	add	r28, r22
    3c90:	d7 1f       	adc	r29, r23
    3c92:	e8 1f       	adc	r30, r24
    3c94:	f9 1f       	adc	r31, r25
    3c96:	d6 01       	movw	r26, r12
    3c98:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <__umulhisi3>
    3c9c:	e6 0f       	add	r30, r22
    3c9e:	f7 1f       	adc	r31, r23
    3ca0:	98 01       	movw	r18, r16
    3ca2:	be 01       	movw	r22, r28
    3ca4:	cf 01       	movw	r24, r30
    3ca6:	11 24       	eor	r1, r1
    3ca8:	0f 91       	pop	r16
    3caa:	1f 91       	pop	r17
    3cac:	cf 91       	pop	r28
    3cae:	df 91       	pop	r29
    3cb0:	08 95       	ret

00003cb2 <__muldi3_6>:
    3cb2:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <__umulhisi3>
    3cb6:	46 0f       	add	r20, r22
    3cb8:	57 1f       	adc	r21, r23
    3cba:	c8 1f       	adc	r28, r24
    3cbc:	d9 1f       	adc	r29, r25
    3cbe:	08 f4       	brcc	.+2      	; 0x3cc2 <__muldi3_6+0x10>
    3cc0:	31 96       	adiw	r30, 0x01	; 1
    3cc2:	08 95       	ret

00003cc4 <__moddi3>:
    3cc4:	68 94       	set
    3cc6:	01 c0       	rjmp	.+2      	; 0x3cca <__divdi3_moddi3>

00003cc8 <__divdi3>:
    3cc8:	e8 94       	clt

00003cca <__divdi3_moddi3>:
    3cca:	f9 2f       	mov	r31, r25
    3ccc:	f1 2b       	or	r31, r17
    3cce:	12 f0       	brmi	.+4      	; 0x3cd4 <__divdi3_moddi3+0xa>
    3cd0:	0c 94 96 1e 	jmp	0x3d2c	; 0x3d2c <__udivdi3_umoddi3>
    3cd4:	a0 e0       	ldi	r26, 0x00	; 0
    3cd6:	b0 e0       	ldi	r27, 0x00	; 0
    3cd8:	e0 e7       	ldi	r30, 0x70	; 112
    3cda:	fe e1       	ldi	r31, 0x1E	; 30
    3cdc:	0c 94 08 1f 	jmp	0x3e10	; 0x3e10 <__prologue_saves__+0xc>
    3ce0:	09 2e       	mov	r0, r25
    3ce2:	05 94       	asr	r0
    3ce4:	22 f4       	brpl	.+8      	; 0x3cee <__divdi3_moddi3+0x24>
    3ce6:	0e 94 f2 1e 	call	0x3de4	; 0x3de4 <__negdi2>
    3cea:	11 23       	and	r17, r17
    3cec:	92 f4       	brpl	.+36     	; 0x3d12 <__divdi3_moddi3+0x48>
    3cee:	f0 e8       	ldi	r31, 0x80	; 128
    3cf0:	0f 26       	eor	r0, r31
    3cf2:	ff ef       	ldi	r31, 0xFF	; 255
    3cf4:	e0 94       	com	r14
    3cf6:	f0 94       	com	r15
    3cf8:	00 95       	com	r16
    3cfa:	10 95       	com	r17
    3cfc:	b0 94       	com	r11
    3cfe:	c0 94       	com	r12
    3d00:	d0 94       	com	r13
    3d02:	a1 94       	neg	r10
    3d04:	bf 0a       	sbc	r11, r31
    3d06:	cf 0a       	sbc	r12, r31
    3d08:	df 0a       	sbc	r13, r31
    3d0a:	ef 0a       	sbc	r14, r31
    3d0c:	ff 0a       	sbc	r15, r31
    3d0e:	0f 0b       	sbc	r16, r31
    3d10:	1f 0b       	sbc	r17, r31
    3d12:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <__udivmod64>
    3d16:	07 fc       	sbrc	r0, 7
    3d18:	0e 94 f2 1e 	call	0x3de4	; 0x3de4 <__negdi2>
    3d1c:	cd b7       	in	r28, 0x3d	; 61
    3d1e:	de b7       	in	r29, 0x3e	; 62
    3d20:	ec e0       	ldi	r30, 0x0C	; 12
    3d22:	0c 94 24 1f 	jmp	0x3e48	; 0x3e48 <__epilogue_restores__+0xc>

00003d26 <__umoddi3>:
    3d26:	68 94       	set
    3d28:	01 c0       	rjmp	.+2      	; 0x3d2c <__udivdi3_umoddi3>

00003d2a <__udivdi3>:
    3d2a:	e8 94       	clt

00003d2c <__udivdi3_umoddi3>:
    3d2c:	8f 92       	push	r8
    3d2e:	9f 92       	push	r9
    3d30:	cf 93       	push	r28
    3d32:	df 93       	push	r29
    3d34:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <__udivmod64>
    3d38:	df 91       	pop	r29
    3d3a:	cf 91       	pop	r28
    3d3c:	9f 90       	pop	r9
    3d3e:	8f 90       	pop	r8
    3d40:	08 95       	ret

00003d42 <__udivmod64>:
    3d42:	88 24       	eor	r8, r8
    3d44:	99 24       	eor	r9, r9
    3d46:	f4 01       	movw	r30, r8
    3d48:	e4 01       	movw	r28, r8
    3d4a:	b0 e4       	ldi	r27, 0x40	; 64
    3d4c:	9f 93       	push	r25
    3d4e:	aa 27       	eor	r26, r26
    3d50:	9a 15       	cp	r25, r10
    3d52:	8b 04       	cpc	r8, r11
    3d54:	9c 04       	cpc	r9, r12
    3d56:	ed 05       	cpc	r30, r13
    3d58:	fe 05       	cpc	r31, r14
    3d5a:	cf 05       	cpc	r28, r15
    3d5c:	d0 07       	cpc	r29, r16
    3d5e:	a1 07       	cpc	r26, r17
    3d60:	98 f4       	brcc	.+38     	; 0x3d88 <__udivmod64+0x46>
    3d62:	ad 2f       	mov	r26, r29
    3d64:	dc 2f       	mov	r29, r28
    3d66:	cf 2f       	mov	r28, r31
    3d68:	fe 2f       	mov	r31, r30
    3d6a:	e9 2d       	mov	r30, r9
    3d6c:	98 2c       	mov	r9, r8
    3d6e:	89 2e       	mov	r8, r25
    3d70:	98 2f       	mov	r25, r24
    3d72:	87 2f       	mov	r24, r23
    3d74:	76 2f       	mov	r23, r22
    3d76:	65 2f       	mov	r22, r21
    3d78:	54 2f       	mov	r21, r20
    3d7a:	43 2f       	mov	r20, r19
    3d7c:	32 2f       	mov	r19, r18
    3d7e:	22 27       	eor	r18, r18
    3d80:	b8 50       	subi	r27, 0x08	; 8
    3d82:	31 f7       	brne	.-52     	; 0x3d50 <__udivmod64+0xe>
    3d84:	bf 91       	pop	r27
    3d86:	27 c0       	rjmp	.+78     	; 0x3dd6 <__udivmod64+0x94>
    3d88:	1b 2e       	mov	r1, r27
    3d8a:	bf 91       	pop	r27
    3d8c:	bb 27       	eor	r27, r27
    3d8e:	22 0f       	add	r18, r18
    3d90:	33 1f       	adc	r19, r19
    3d92:	44 1f       	adc	r20, r20
    3d94:	55 1f       	adc	r21, r21
    3d96:	66 1f       	adc	r22, r22
    3d98:	77 1f       	adc	r23, r23
    3d9a:	88 1f       	adc	r24, r24
    3d9c:	99 1f       	adc	r25, r25
    3d9e:	88 1c       	adc	r8, r8
    3da0:	99 1c       	adc	r9, r9
    3da2:	ee 1f       	adc	r30, r30
    3da4:	ff 1f       	adc	r31, r31
    3da6:	cc 1f       	adc	r28, r28
    3da8:	dd 1f       	adc	r29, r29
    3daa:	aa 1f       	adc	r26, r26
    3dac:	bb 1f       	adc	r27, r27
    3dae:	8a 14       	cp	r8, r10
    3db0:	9b 04       	cpc	r9, r11
    3db2:	ec 05       	cpc	r30, r12
    3db4:	fd 05       	cpc	r31, r13
    3db6:	ce 05       	cpc	r28, r14
    3db8:	df 05       	cpc	r29, r15
    3dba:	a0 07       	cpc	r26, r16
    3dbc:	b1 07       	cpc	r27, r17
    3dbe:	48 f0       	brcs	.+18     	; 0x3dd2 <__udivmod64+0x90>
    3dc0:	8a 18       	sub	r8, r10
    3dc2:	9b 08       	sbc	r9, r11
    3dc4:	ec 09       	sbc	r30, r12
    3dc6:	fd 09       	sbc	r31, r13
    3dc8:	ce 09       	sbc	r28, r14
    3dca:	df 09       	sbc	r29, r15
    3dcc:	a0 0b       	sbc	r26, r16
    3dce:	b1 0b       	sbc	r27, r17
    3dd0:	21 60       	ori	r18, 0x01	; 1
    3dd2:	1a 94       	dec	r1
    3dd4:	e1 f6       	brne	.-72     	; 0x3d8e <__udivmod64+0x4c>
    3dd6:	2e f4       	brtc	.+10     	; 0x3de2 <__udivmod64+0xa0>
    3dd8:	94 01       	movw	r18, r8
    3dda:	af 01       	movw	r20, r30
    3ddc:	be 01       	movw	r22, r28
    3dde:	cd 01       	movw	r24, r26
    3de0:	00 0c       	add	r0, r0
    3de2:	08 95       	ret

00003de4 <__negdi2>:
    3de4:	60 95       	com	r22
    3de6:	70 95       	com	r23
    3de8:	80 95       	com	r24
    3dea:	90 95       	com	r25
    3dec:	30 95       	com	r19
    3dee:	40 95       	com	r20
    3df0:	50 95       	com	r21
    3df2:	21 95       	neg	r18
    3df4:	3f 4f       	sbci	r19, 0xFF	; 255
    3df6:	4f 4f       	sbci	r20, 0xFF	; 255
    3df8:	5f 4f       	sbci	r21, 0xFF	; 255
    3dfa:	6f 4f       	sbci	r22, 0xFF	; 255
    3dfc:	7f 4f       	sbci	r23, 0xFF	; 255
    3dfe:	8f 4f       	sbci	r24, 0xFF	; 255
    3e00:	9f 4f       	sbci	r25, 0xFF	; 255
    3e02:	08 95       	ret

00003e04 <__prologue_saves__>:
    3e04:	2f 92       	push	r2
    3e06:	3f 92       	push	r3
    3e08:	4f 92       	push	r4
    3e0a:	5f 92       	push	r5
    3e0c:	6f 92       	push	r6
    3e0e:	7f 92       	push	r7
    3e10:	8f 92       	push	r8
    3e12:	9f 92       	push	r9
    3e14:	af 92       	push	r10
    3e16:	bf 92       	push	r11
    3e18:	cf 92       	push	r12
    3e1a:	df 92       	push	r13
    3e1c:	ef 92       	push	r14
    3e1e:	ff 92       	push	r15
    3e20:	0f 93       	push	r16
    3e22:	1f 93       	push	r17
    3e24:	cf 93       	push	r28
    3e26:	df 93       	push	r29
    3e28:	cd b7       	in	r28, 0x3d	; 61
    3e2a:	de b7       	in	r29, 0x3e	; 62
    3e2c:	ca 1b       	sub	r28, r26
    3e2e:	db 0b       	sbc	r29, r27
    3e30:	0f b6       	in	r0, 0x3f	; 63
    3e32:	f8 94       	cli
    3e34:	de bf       	out	0x3e, r29	; 62
    3e36:	0f be       	out	0x3f, r0	; 63
    3e38:	cd bf       	out	0x3d, r28	; 61
    3e3a:	09 94       	ijmp

00003e3c <__epilogue_restores__>:
    3e3c:	2a 88       	ldd	r2, Y+18	; 0x12
    3e3e:	39 88       	ldd	r3, Y+17	; 0x11
    3e40:	48 88       	ldd	r4, Y+16	; 0x10
    3e42:	5f 84       	ldd	r5, Y+15	; 0x0f
    3e44:	6e 84       	ldd	r6, Y+14	; 0x0e
    3e46:	7d 84       	ldd	r7, Y+13	; 0x0d
    3e48:	8c 84       	ldd	r8, Y+12	; 0x0c
    3e4a:	9b 84       	ldd	r9, Y+11	; 0x0b
    3e4c:	aa 84       	ldd	r10, Y+10	; 0x0a
    3e4e:	b9 84       	ldd	r11, Y+9	; 0x09
    3e50:	c8 84       	ldd	r12, Y+8	; 0x08
    3e52:	df 80       	ldd	r13, Y+7	; 0x07
    3e54:	ee 80       	ldd	r14, Y+6	; 0x06
    3e56:	fd 80       	ldd	r15, Y+5	; 0x05
    3e58:	0c 81       	ldd	r16, Y+4	; 0x04
    3e5a:	1b 81       	ldd	r17, Y+3	; 0x03
    3e5c:	aa 81       	ldd	r26, Y+2	; 0x02
    3e5e:	b9 81       	ldd	r27, Y+1	; 0x01
    3e60:	ce 0f       	add	r28, r30
    3e62:	d1 1d       	adc	r29, r1
    3e64:	0f b6       	in	r0, 0x3f	; 63
    3e66:	f8 94       	cli
    3e68:	de bf       	out	0x3e, r29	; 62
    3e6a:	0f be       	out	0x3f, r0	; 63
    3e6c:	cd bf       	out	0x3d, r28	; 61
    3e6e:	ed 01       	movw	r28, r26
    3e70:	08 95       	ret

00003e72 <__umulhisi3>:
    3e72:	a2 9f       	mul	r26, r18
    3e74:	b0 01       	movw	r22, r0
    3e76:	b3 9f       	mul	r27, r19
    3e78:	c0 01       	movw	r24, r0
    3e7a:	a3 9f       	mul	r26, r19
    3e7c:	70 0d       	add	r23, r0
    3e7e:	81 1d       	adc	r24, r1
    3e80:	11 24       	eor	r1, r1
    3e82:	91 1d       	adc	r25, r1
    3e84:	b2 9f       	mul	r27, r18
    3e86:	70 0d       	add	r23, r0
    3e88:	81 1d       	adc	r24, r1
    3e8a:	11 24       	eor	r1, r1
    3e8c:	91 1d       	adc	r25, r1
    3e8e:	08 95       	ret

00003e90 <_exit>:
    3e90:	f8 94       	cli

00003e92 <__stop_program>:
    3e92:	ff cf       	rjmp	.-2      	; 0x3e92 <__stop_program>
