{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:52:59 2009 " "Info: Processing started: Thu Jun 04 13:52:59 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory Instruction_Fetch:instruction_fetch_inst\|IR\[15\] register Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 42.61 MHz 23.468 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 42.61 MHz between source memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]\" (period= 23.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.784 ns + Longest memory register " "Info: + Longest memory to register delay is 22.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.114 ns) 1.367 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LC_X14_Y9_N0 1 " "Info: 2: + IC(1.149 ns) + CELL(0.114 ns) = 1.367 ns; Loc. = LC_X14_Y9_N0; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.442 ns) 2.502 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LC_X15_Y9_N6 29 " "Info: 3: + IC(0.693 ns) + CELL(0.442 ns) = 2.502 ns; Loc. = LC_X15_Y9_N6; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.114 ns) 3.446 ns Execution:execution_inst\|ALU_B\[0\]~19 4 COMB LC_X16_Y9_N8 2 " "Info: 4: + IC(0.830 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X16_Y9_N8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.292 ns) 4.199 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LC_X16_Y9_N0 4 " "Info: 5: + IC(0.461 ns) + CELL(0.292 ns) = 4.199 ns; Loc. = LC_X16_Y9_N0; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.442 ns) 5.379 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X15_Y9_N1 9 " "Info: 6: + IC(0.738 ns) + CELL(0.442 ns) = 5.379 ns; Loc. = LC_X15_Y9_N1; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.114 ns) 6.824 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X15_Y8_N5 3 " "Info: 7: + IC(1.331 ns) + CELL(0.114 ns) = 6.824 ns; Loc. = LC_X15_Y8_N5; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.575 ns) 8.625 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LC_X15_Y7_N1 2 " "Info: 8: + IC(1.226 ns) + CELL(0.575 ns) = 8.625 ns; Loc. = LC_X15_Y7_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.233 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LC_X15_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.233 ns; Loc. = LC_X15_Y7_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.590 ns) 11.510 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51 10 COMB LC_X19_Y8_N9 3 " "Info: 10: + IC(1.687 ns) + CELL(0.590 ns) = 11.510 ns; Loc. = LC_X19_Y8_N9; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.575 ns) 13.304 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103 11 COMB LC_X20_Y7_N0 2 " "Info: 11: + IC(1.219 ns) + CELL(0.575 ns) = 13.304 ns; Loc. = LC_X20_Y7_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~62COUT1_103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.912 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63 12 COMB LC_X20_Y7_N1 1 " "Info: 12: + IC(0.000 ns) + CELL(0.608 ns) = 13.912 ns; Loc. = LC_X20_Y7_N1; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.292 ns) 15.918 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~3 13 COMB LC_X20_Y15_N8 1 " "Info: 13: + IC(1.714 ns) + CELL(0.292 ns) = 15.918 ns; Loc. = LC_X20_Y15_N8; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.114 ns) 17.263 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~4 14 COMB LC_X21_Y11_N0 2 " "Info: 14: + IC(1.231 ns) + CELL(0.114 ns) = 17.263 ns; Loc. = LC_X21_Y11_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.559 ns Execution:execution_inst\|ALU:ALU_inst\|Mux7~5 15 COMB LC_X21_Y11_N1 4 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 17.559 ns; Loc. = LC_X21_Y11_N1; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.114 ns) 19.281 ns Registers:registers_inst\|DATA_IN\[9\]~25 16 COMB LC_X26_Y7_N6 16 " "Info: 16: + IC(1.608 ns) + CELL(0.114 ns) = 19.281 ns; Loc. = LC_X26_Y7_N6; Fanout = 16; COMB Node = 'Registers:registers_inst\|DATA_IN\[9\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 } "NODE_NAME" } } { "src/Registers.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Registers.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.114 ns) 19.862 ns Registers:registers_inst\|register_file:regfile\|R3~42 17 COMB LC_X26_Y7_N0 3 " "Info: 17: + IC(0.467 ns) + CELL(0.114 ns) = 19.862 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R3~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R3~42 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.292 ns) 20.884 ns Registers:registers_inst\|register_file:regfile\|Mux22~0 18 COMB LC_X25_Y7_N5 1 " "Info: 18: + IC(0.730 ns) + CELL(0.292 ns) = 20.884 ns; Loc. = LC_X25_Y7_N5; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { Registers:registers_inst|register_file:regfile|R3~42 Registers:registers_inst|register_file:regfile|Mux22~0 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.180 ns Registers:registers_inst\|register_file:regfile\|Mux22~1 19 COMB LC_X25_Y7_N6 1 " "Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 21.180 ns; Loc. = LC_X25_Y7_N6; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux22~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.478 ns) 22.784 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 20 REG LC_X27_Y7_N4 2 " "Info: 20: + IC(1.126 ns) + CELL(0.478 ns) = 22.784 ns; Loc. = LC_X27_Y7_N4; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.210 ns ( 27.26 % ) " "Info: Total cell delay = 6.210 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.574 ns ( 72.74 % ) " "Info: Total interconnect delay = 16.574 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R3~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 {} Execution:execution_inst|ALU:ALU_inst|Mux7~3 {} Execution:execution_inst|ALU:ALU_inst|Mux7~4 {} Execution:execution_inst|ALU:ALU_inst|Mux7~5 {} Registers:registers_inst|DATA_IN[9]~25 {} Registers:registers_inst|register_file:regfile|R3~42 {} Registers:registers_inst|register_file:regfile|Mux22~0 {} Registers:registers_inst|register_file:regfile|Mux22~1 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 1.219ns 0.000ns 1.714ns 1.231ns 0.182ns 1.608ns 0.467ns 0.730ns 0.182ns 1.126ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.590ns 0.575ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\] 2 REG LC_X27_Y7_N4 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X27_Y7_N4; Fanout = 2; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.906 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.708 ns) 2.906 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y9 11 " "Info: 2: + IC(0.729 ns) + CELL(0.708 ns) = 2.906 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.91 % ) " "Info: Total cell delay = 2.177 ns ( 74.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.09 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/register_file.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 Execution:execution_inst|ALU:ALU_inst|Mux7~3 Execution:execution_inst|ALU:ALU_inst|Mux7~4 Execution:execution_inst|ALU:ALU_inst|Mux7~5 Registers:registers_inst|DATA_IN[9]~25 Registers:registers_inst|register_file:regfile|R3~42 Registers:registers_inst|register_file:regfile|Mux22~0 Registers:registers_inst|register_file:regfile|Mux22~1 Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.784 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~51 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~62COUT1_103 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~63 {} Execution:execution_inst|ALU:ALU_inst|Mux7~3 {} Execution:execution_inst|ALU:ALU_inst|Mux7~4 {} Execution:execution_inst|ALU:ALU_inst|Mux7~5 {} Registers:registers_inst|DATA_IN[9]~25 {} Registers:registers_inst|register_file:regfile|R3~42 {} Registers:registers_inst|register_file:regfile|Mux22~0 {} Registers:registers_inst|register_file:regfile|Mux22~1 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 1.219ns 0.000ns 1.714ns 1.231ns 0.182ns 1.608ns 0.467ns 0.730ns 0.182ns 1.126ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.590ns 0.575ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[9] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[0\] RESET CLK 7.227 ns register " "Info: tsu for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[0\]\" (data pin = \"RESET\", clock pin = \"CLK\") is 7.227 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.099 ns + Longest pin register " "Info: + Longest pin to register delay is 10.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESET 1 PIN PIN_125 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_125; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.392 ns) + CELL(0.114 ns) 7.975 ns Instruction_Fetch:instruction_fetch_inst\|PC\[10\]~74 2 COMB LC_X20_Y4_N8 16 " "Info: 2: + IC(6.392 ns) + CELL(0.114 ns) = 7.975 ns; Loc. = LC_X20_Y4_N8; Fanout = 16; COMB Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[10\]~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~74 } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.867 ns) 10.099 ns Instruction_Fetch:instruction_fetch_inst\|PC\[0\] 3 REG LC_X20_Y5_N2 8 " "Info: 3: + IC(1.257 ns) + CELL(0.867 ns) = 10.099 ns; Loc. = LC_X20_Y5_N2; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { Instruction_Fetch:instruction_fetch_inst|PC[10]~74 Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 24.26 % ) " "Info: Total cell delay = 2.450 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.649 ns ( 75.74 % ) " "Info: Total interconnect delay = 7.649 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~74 Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[10]~74 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 6.392ns 1.257ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Instruction_Fetch:instruction_fetch_inst\|PC\[0\] 2 REG LC_X20_Y5_N2 8 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y5_N2; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[10]~74 Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[10]~74 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 6.392ns 1.257ns } { 0.000ns 1.469ns 0.114ns 0.867ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[0] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NPZ\[2\] Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 36.511 ns memory " "Info: tco from clock \"CLK\" to destination pin \"NPZ\[2\]\" through memory \"Instruction_Fetch:instruction_fetch_inst\|IR\[15\]\" is 36.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.906 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.708 ns) 2.906 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 2 MEM M4K_X17_Y9 11 " "Info: 2: + IC(0.729 ns) + CELL(0.708 ns) = 2.906 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 74.91 % ) " "Info: Total cell delay = 2.177 ns ( 74.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.09 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.955 ns + Longest memory pin " "Info: + Longest memory to pin delay is 32.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns Instruction_Fetch:instruction_fetch_inst\|IR\[15\] 1 MEM M4K_X17_Y9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y9; Fanout = 11; MEM Node = 'Instruction_Fetch:instruction_fetch_inst\|IR\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.114 ns) 1.367 ns control:control_inst\|ALU_MuxB\[2\]~4 2 COMB LC_X14_Y9_N0 1 " "Info: 2: + IC(1.149 ns) + CELL(0.114 ns) = 1.367 ns; Loc. = LC_X14_Y9_N0; Fanout = 1; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.442 ns) 2.502 ns control:control_inst\|ALU_MuxB\[2\]~7 3 COMB LC_X15_Y9_N6 29 " "Info: 3: + IC(0.693 ns) + CELL(0.442 ns) = 2.502 ns; Loc. = LC_X15_Y9_N6; Fanout = 29; COMB Node = 'control:control_inst\|ALU_MuxB\[2\]~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 } "NODE_NAME" } } { "src/control.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.114 ns) 3.446 ns Execution:execution_inst\|ALU_B\[0\]~19 4 COMB LC_X16_Y9_N8 2 " "Info: 4: + IC(0.830 ns) + CELL(0.114 ns) = 3.446 ns; Loc. = LC_X16_Y9_N8; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.292 ns) 4.199 ns Execution:execution_inst\|ALU_B\[0\]~21 5 COMB LC_X16_Y9_N0 4 " "Info: 5: + IC(0.461 ns) + CELL(0.292 ns) = 4.199 ns; Loc. = LC_X16_Y9_N0; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU_B\[0\]~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 } "NODE_NAME" } } { "src/Execution.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Execution.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.442 ns) 5.379 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\] 6 COMB LC_X15_Y9_N1 9 " "Info: 6: + IC(0.738 ns) + CELL(0.442 ns) = 5.379 ns; Loc. = LC_X15_Y9_N1; Fanout = 9; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.114 ns) 6.824 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\] 7 COMB LC_X15_Y8_N5 3 " "Info: 7: + IC(1.331 ns) + CELL(0.114 ns) = 6.824 ns; Loc. = LC_X15_Y8_N5; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.575 ns) 8.625 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21 8 COMB LC_X15_Y7_N1 2 " "Info: 8: + IC(1.226 ns) + CELL(0.575 ns) = 8.625 ns; Loc. = LC_X15_Y7_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[0\]~1COUT1_21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.233 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2 9 COMB LC_X15_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.233 ns; Loc. = LC_X15_Y7_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|add20_result\[1\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 } "NODE_NAME" } } { "db/mult_qk01.tdf" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/db/mult_qk01.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.838 ns) 11.758 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52 10 COMB LC_X19_Y8_N9 6 " "Info: 10: + IC(1.687 ns) + CELL(0.838 ns) = 11.758 ns; Loc. = LC_X19_Y8_N9; Fanout = 6; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 12.437 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55 11 COMB LC_X19_Y7_N1 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 12.437 ns; Loc. = LC_X19_Y7_N1; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.575 ns) 13.711 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107 12 COMB LC_X20_Y7_N2 2 " "Info: 12: + IC(0.699 ns) + CELL(0.575 ns) = 13.711 ns; Loc. = LC_X20_Y7_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~66COUT1_107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.791 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109 13 COMB LC_X20_Y7_N3 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 13.791 ns; Loc. = LC_X20_Y7_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~68COUT1_109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 14.399 ns Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~69 14 COMB LC_X20_Y7_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 14.399 ns; Loc. = LC_X20_Y7_N4; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\|mult_qk01:auto_generated\|op_5~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.114 ns) 16.525 ns Execution:execution_inst\|ALU:ALU_inst\|Mux4~3 15 COMB LC_X15_Y11_N3 1 " "Info: 15: + IC(2.012 ns) + CELL(0.114 ns) = 16.525 ns; Loc. = LC_X15_Y11_N3; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux4~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux4~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.114 ns) 18.173 ns Execution:execution_inst\|ALU:ALU_inst\|Mux4~4 16 COMB LC_X13_Y12_N1 1 " "Info: 16: + IC(1.534 ns) + CELL(0.114 ns) = 18.173 ns; Loc. = LC_X13_Y12_N1; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux4~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Execution:execution_inst|ALU:ALU_inst|Mux4~3 Execution:execution_inst|ALU:ALU_inst|Mux4~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.469 ns Execution:execution_inst\|ALU:ALU_inst\|Mux4~5 17 COMB LC_X13_Y12_N2 4 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 18.469 ns; Loc. = LC_X13_Y12_N2; Fanout = 4; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Mux4~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Execution:execution_inst|ALU:ALU_inst|Mux4~4 Execution:execution_inst|ALU:ALU_inst|Mux4~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.126 ns) + CELL(0.442 ns) 22.037 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~1 18 COMB LC_X20_Y4_N9 1 " "Info: 18: + IC(3.126 ns) + CELL(0.442 ns) = 22.037 ns; Loc. = LC_X20_Y4_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { Execution:execution_inst|ALU:ALU_inst|Mux4~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.590 ns) 25.079 ns Execution:execution_inst\|ALU:ALU_inst\|Equal0~5 19 COMB LC_X15_Y11_N2 2 " "Info: 19: + IC(2.452 ns) + CELL(0.590 ns) = 25.079 ns; Loc. = LC_X15_Y11_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.042 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.114 ns) 27.247 ns Execution:execution_inst\|ALU:ALU_inst\|CC\[2\]~0 20 COMB LC_X22_Y7_N9 1 " "Info: 20: + IC(2.054 ns) + CELL(0.114 ns) = 27.247 ns; Loc. = LC_X22_Y7_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:ALU_inst\|CC\[2\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { Execution:execution_inst|ALU:ALU_inst|Equal0~5 Execution:execution_inst|ALU:ALU_inst|CC[2]~0 } "NODE_NAME" } } { "src/ALU.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/ALU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(2.124 ns) 32.955 ns NPZ\[2\] 21 PIN PIN_46 0 " "Info: 21: + IC(3.584 ns) + CELL(2.124 ns) = 32.955 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'NPZ\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.708 ns" { Execution:execution_inst|ALU:ALU_inst|CC[2]~0 NPZ[2] } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.197 ns ( 27.91 % ) " "Info: Total cell delay = 9.197 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.758 ns ( 72.09 % ) " "Info: Total interconnect delay = 23.758 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux4~3 Execution:execution_inst|ALU:ALU_inst|Mux4~4 Execution:execution_inst|ALU:ALU_inst|Mux4~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 Execution:execution_inst|ALU:ALU_inst|CC[2]~0 NPZ[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 {} Execution:execution_inst|ALU:ALU_inst|Mux4~3 {} Execution:execution_inst|ALU:ALU_inst|Mux4~4 {} Execution:execution_inst|ALU:ALU_inst|Mux4~5 {} Execution:execution_inst|ALU:ALU_inst|Equal0~1 {} Execution:execution_inst|ALU:ALU_inst|Equal0~5 {} Execution:execution_inst|ALU:ALU_inst|CC[2]~0 {} NPZ[2] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 0.000ns 0.699ns 0.000ns 0.000ns 2.012ns 1.534ns 0.182ns 3.126ns 2.452ns 2.054ns 3.584ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.906 ns" { CLK Instruction_Fetch:instruction_fetch_inst|IR[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.906 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|IR[15] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] control:control_inst|ALU_MuxB[2]~4 control:control_inst|ALU_MuxB[2]~7 Execution:execution_inst|ALU_B[0]~19 Execution:execution_inst|ALU_B[0]~21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 Execution:execution_inst|ALU:ALU_inst|Mux4~3 Execution:execution_inst|ALU:ALU_inst|Mux4~4 Execution:execution_inst|ALU:ALU_inst|Mux4~5 Execution:execution_inst|ALU:ALU_inst|Equal0~1 Execution:execution_inst|ALU:ALU_inst|Equal0~5 Execution:execution_inst|ALU:ALU_inst|CC[2]~0 NPZ[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "32.955 ns" { Instruction_Fetch:instruction_fetch_inst|IR[15] {} control:control_inst|ALU_MuxB[2]~4 {} control:control_inst|ALU_MuxB[2]~7 {} Execution:execution_inst|ALU_B[0]~19 {} Execution:execution_inst|ALU_B[0]~21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|cs2a[0] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|le3a[7] {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[0]~1COUT1_21 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|add20_result[1]~2 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~52 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_1~55 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~66COUT1_107 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~68COUT1_109 {} Execution:execution_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_qk01:auto_generated|op_5~69 {} Execution:execution_inst|ALU:ALU_inst|Mux4~3 {} Execution:execution_inst|ALU:ALU_inst|Mux4~4 {} Execution:execution_inst|ALU:ALU_inst|Mux4~5 {} Execution:execution_inst|ALU:ALU_inst|Equal0~1 {} Execution:execution_inst|ALU:ALU_inst|Equal0~5 {} Execution:execution_inst|ALU:ALU_inst|CC[2]~0 {} NPZ[2] {} } { 0.000ns 1.149ns 0.693ns 0.830ns 0.461ns 0.738ns 1.331ns 1.226ns 0.000ns 1.687ns 0.000ns 0.699ns 0.000ns 0.000ns 2.012ns 1.534ns 0.182ns 3.126ns 2.452ns 2.054ns 3.584ns } { 0.104ns 0.114ns 0.442ns 0.114ns 0.292ns 0.442ns 0.114ns 0.575ns 0.608ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Instruction_Fetch:instruction_fetch_inst\|PC\[8\] RESET CLK -6.107 ns register " "Info: th for register \"Instruction_Fetch:instruction_fetch_inst\|PC\[8\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -6.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 502 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 502; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y4_N0 8 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y4_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RESET 1 PIN PIN_125 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_125; Fanout = 17; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "src/LC3.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/LC3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.450 ns) + CELL(1.112 ns) 9.031 ns Instruction_Fetch:instruction_fetch_inst\|PC\[8\] 2 REG LC_X20_Y4_N0 8 " "Info: 2: + IC(6.450 ns) + CELL(1.112 ns) = 9.031 ns; Loc. = LC_X20_Y4_N0; Fanout = 8; REG Node = 'Instruction_Fetch:instruction_fetch_inst\|PC\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.562 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "src/Instruction_Fetch.v" "" { Text "Z:/DROPBOX/UC STUFF/VLSI SYSTEM DESIGN/GIT/VLSI681SPRING09/PROJECTS/LC3/src/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 28.58 % ) " "Info: Total cell delay = 2.581 ns ( 28.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.450 ns ( 71.42 % ) " "Info: Total interconnect delay = 6.450 ns ( 71.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.031 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.031 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 6.450ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLK Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLK {} CLK~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.031 ns" { RESET Instruction_Fetch:instruction_fetch_inst|PC[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.031 ns" { RESET {} RESET~out0 {} Instruction_Fetch:instruction_fetch_inst|PC[8] {} } { 0.000ns 0.000ns 6.450ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:53:02 2009 " "Info: Processing ended: Thu Jun 04 13:53:02 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
