-- generated by newgenasym Thu Feb 12 15:37:09 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tms320c6727gdh300 is
    port (    
	ACLKR0:    INOUT  STD_LOGIC;    
	ACLKR1:    INOUT  STD_LOGIC;    
	ACLKR2:    INOUT  STD_LOGIC;    
	ACLKX0:    INOUT  STD_LOGIC;    
	ACLKX1:    INOUT  STD_LOGIC;    
	ACLKX2:    INOUT  STD_LOGIC;    
	AFSR0:     INOUT  STD_LOGIC;    
	AFSR1:     INOUT  STD_LOGIC;    
	AFSR2:     INOUT  STD_LOGIC;    
	AFSX0:     INOUT  STD_LOGIC;    
	AFSX1:     INOUT  STD_LOGIC;    
	AFSX2:     INOUT  STD_LOGIC;    
	\ahclkr0/ahclkr1\: INOUT  STD_LOGIC;    
	AHCLKR2:   INOUT  STD_LOGIC;    
	\ahclkx0/ahclkx2\: INOUT  STD_LOGIC;    
	AHCLKX1:   INOUT  STD_LOGIC;    
	AMUTE0:    OUT    STD_LOGIC;    
	AMUTE1:    OUT    STD_LOGIC;    
	\amute2/hint#\: OUT    STD_LOGIC;    
	AXR00:     INOUT  STD_LOGIC;    
	AXR01:     INOUT  STD_LOGIC;    
	\axr010/axr13\: INOUT  STD_LOGIC;    
	\axr011/axr12\: INOUT  STD_LOGIC;    
	\axr012/axr11\: INOUT  STD_LOGIC;    
	\axr013/axr10\: INOUT  STD_LOGIC;    
	\axr014/axr21\: INOUT  STD_LOGIC;    
	\axr015/axr20\: INOUT  STD_LOGIC;    
	AXR02:     INOUT  STD_LOGIC;    
	AXR03:     INOUT  STD_LOGIC;    
	AXR04:     INOUT  STD_LOGIC;    
	\axr05/spi1_scs#\: INOUT  STD_LOGIC;    
	\axr06/spi1_ena#\: INOUT  STD_LOGIC;    
	\axr07/spi1_clk\: INOUT  STD_LOGIC;    
	\axr08/axr15/spi1_somi\: INOUT  STD_LOGIC;    
	\axr09/axr14/spi1_simo\: INOUT  STD_LOGIC;    
	CLKIN:     IN     STD_LOGIC;    
	CVDD:      IN     STD_LOGIC_VECTOR (19 DOWNTO 0);    
	DVDD:      IN     STD_LOGIC_VECTOR (19 DOWNTO 0);    
	EM_A0:     OUT    STD_LOGIC;    
	EM_A1:     OUT    STD_LOGIC;    
	EM_A10:    OUT    STD_LOGIC;    
	EM_A11:    OUT    STD_LOGIC;    
	EM_A12:    OUT    STD_LOGIC;    
	EM_A2:     OUT    STD_LOGIC;    
	EM_A3:     OUT    STD_LOGIC;    
	EM_A4:     OUT    STD_LOGIC;    
	EM_A5:     OUT    STD_LOGIC;    
	EM_A6:     OUT    STD_LOGIC;    
	EM_A7:     OUT    STD_LOGIC;    
	EM_A8:     OUT    STD_LOGIC;    
	EM_A9:     OUT    STD_LOGIC;    
	EM_BA0:    OUT    STD_LOGIC;    
	EM_BA1:    OUT    STD_LOGIC;    
	\em_cas#\: OUT    STD_LOGIC;    
	EM_CKE:    OUT    STD_LOGIC;    
	EM_CLK:    OUT    STD_LOGIC;    
	\em_cs0#\: OUT    STD_LOGIC;    
	\em_cs2#\: OUT    STD_LOGIC;    
	EM_D0:     INOUT  STD_LOGIC;    
	EM_D1:     INOUT  STD_LOGIC;    
	EM_D10:    INOUT  STD_LOGIC;    
	EM_D11:    INOUT  STD_LOGIC;    
	EM_D12:    INOUT  STD_LOGIC;    
	EM_D13:    INOUT  STD_LOGIC;    
	EM_D14:    INOUT  STD_LOGIC;    
	EM_D15:    INOUT  STD_LOGIC;    
	\em_d16/uhpi_ha0\: INOUT  STD_LOGIC;    
	\em_d17/uhpi_ha1\: INOUT  STD_LOGIC;    
	\em_d18/uhpi_ha2\: INOUT  STD_LOGIC;    
	\em_d19/uhpi_ha3\: INOUT  STD_LOGIC;    
	EM_D2:     INOUT  STD_LOGIC;    
	\em_d20/uhpi_ha4\: INOUT  STD_LOGIC;    
	\em_d21/uhpi_ha5\: INOUT  STD_LOGIC;    
	\em_d22/uhpi_ha6\: INOUT  STD_LOGIC;    
	\em_d23/uhpi_ha7\: INOUT  STD_LOGIC;    
	\em_d24/uhpi_ha8\: INOUT  STD_LOGIC;    
	\em_d25/uhpi_ha9\: INOUT  STD_LOGIC;    
	\em_d26/uhpi_ha10\: INOUT  STD_LOGIC;    
	\em_d27/uhpi_ha11\: INOUT  STD_LOGIC;    
	\em_d28/uhpi_ha12\: INOUT  STD_LOGIC;    
	\em_d29/uhpi_ha13\: INOUT  STD_LOGIC;    
	EM_D3:     INOUT  STD_LOGIC;    
	\em_d30/uhpi_ha14\: INOUT  STD_LOGIC;    
	\em_d31/uhpi_ha15\: INOUT  STD_LOGIC;    
	EM_D4:     INOUT  STD_LOGIC;    
	EM_D5:     INOUT  STD_LOGIC;    
	EM_D6:     INOUT  STD_LOGIC;    
	EM_D7:     INOUT  STD_LOGIC;    
	EM_D8:     INOUT  STD_LOGIC;    
	EM_D9:     INOUT  STD_LOGIC;    
	\em_oe#\:  OUT    STD_LOGIC;    
	\em_ras#\: OUT    STD_LOGIC;    
	\em_rw#\:  OUT    STD_LOGIC;    
	EM_WAIT:   IN     STD_LOGIC;    
	\em_we#\:  OUT    STD_LOGIC;    
	\em_we#_dqm0\: OUT    STD_LOGIC;    
	\em_we#_dqm1\: OUT    STD_LOGIC;    
	\em_we#_dqm2\: OUT    STD_LOGIC;    
	\em_we#_dqm3\: OUT    STD_LOGIC;    
	\emu0#\:   INOUT  STD_LOGIC;    
	\emu1#\:   INOUT  STD_LOGIC;    
	OSCIN:     IN     STD_LOGIC;    
	OSCOUT:    OUT    STD_LOGIC;    
	OSCVDD:    IN     STD_LOGIC;    
	OSCVSS:    IN     STD_LOGIC;    
	PLLHV:     IN     STD_LOGIC;    
	\reset#\:  IN     STD_LOGIC;    
	\spi0_clk/i2c0_scl\: INOUT  STD_LOGIC;    
	\spi0_ena#/i2c1_sda\: INOUT  STD_LOGIC;    
	\spi0_scs#/i2c1_scl\: INOUT  STD_LOGIC;    
	SPI0_SIMO: INOUT  STD_LOGIC;    
	\spi0_somi/i2c0_sda\: INOUT  STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	\trst#\:   IN     STD_LOGIC;    
	\uhpi_has#\: IN     STD_LOGIC;    
	\uhpi_hbe0#\: IN     STD_LOGIC;    
	\uhpi_hbe1#\: IN     STD_LOGIC;    
	\uhpi_hbe2#\: IN     STD_LOGIC;    
	\uhpi_hbe3#\: IN     STD_LOGIC;    
	UHPI_HCNTL0: IN     STD_LOGIC;    
	UHPI_HCNTL1: IN     STD_LOGIC;    
	\uhpi_hcs#\: IN     STD_LOGIC;    
	UHPI_HD0:  INOUT  STD_LOGIC;    
	UHPI_HD1:  INOUT  STD_LOGIC;    
	UHPI_HD10: INOUT  STD_LOGIC;    
	UHPI_HD11: INOUT  STD_LOGIC;    
	UHPI_HD12: INOUT  STD_LOGIC;    
	UHPI_HD13: INOUT  STD_LOGIC;    
	UHPI_HD14: INOUT  STD_LOGIC;    
	UHPI_HD15: INOUT  STD_LOGIC;    
	\uhpi_hd16/hhwil\: INOUT  STD_LOGIC;    
	UHPI_HD17: INOUT  STD_LOGIC;    
	UHPI_HD18: INOUT  STD_LOGIC;    
	UHPI_HD19: INOUT  STD_LOGIC;    
	UHPI_HD2:  INOUT  STD_LOGIC;    
	UHPI_HD20: INOUT  STD_LOGIC;    
	UHPI_HD21: INOUT  STD_LOGIC;    
	UHPI_HD22: INOUT  STD_LOGIC;    
	UHPI_HD23: INOUT  STD_LOGIC;    
	UHPI_HD24: INOUT  STD_LOGIC;    
	UHPI_HD25: INOUT  STD_LOGIC;    
	UHPI_HD26: INOUT  STD_LOGIC;    
	UHPI_HD27: INOUT  STD_LOGIC;    
	UHPI_HD28: INOUT  STD_LOGIC;    
	UHPI_HD29: INOUT  STD_LOGIC;    
	UHPI_HD3:  INOUT  STD_LOGIC;    
	UHPI_HD30: INOUT  STD_LOGIC;    
	UHPI_HD31: INOUT  STD_LOGIC;    
	UHPI_HD4:  INOUT  STD_LOGIC;    
	UHPI_HD5:  INOUT  STD_LOGIC;    
	UHPI_HD6:  INOUT  STD_LOGIC;    
	UHPI_HD7:  INOUT  STD_LOGIC;    
	UHPI_HD8:  INOUT  STD_LOGIC;    
	UHPI_HD9:  INOUT  STD_LOGIC;    
	\uhpi_hds1#\: IN     STD_LOGIC;    
	\uhpi_hds2#\: IN     STD_LOGIC;    
	\uhpi_hrdy#\: OUT    STD_LOGIC;    
	\uhpi_hrw#\: IN     STD_LOGIC;    
	VSS:       IN     STD_LOGIC_VECTOR (56 DOWNTO 0));
end tms320c6727gdh300;
