{
  "module_name": "ice_hw_autogen.h",
  "hash_id": "4e5b2ebfefa9e141399605e3b23bbb6ea9b6395de3ad3aeb97eab324bb416b73",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/ice/ice_hw_autogen.h",
  "human_readable_source": " \n \n\n \n\n#ifndef _ICE_HW_AUTOGEN_H_\n#define _ICE_HW_AUTOGEN_H_\n\n#define QTX_COMM_DBELL(_DBQM)\t\t\t(0x002C0000 + ((_DBQM) * 4))\n#define QTX_COMM_HEAD(_DBQM)\t\t\t(0x000E0000 + ((_DBQM) * 4))\n#define QTX_COMM_HEAD_HEAD_S\t\t\t0\n#define QTX_COMM_HEAD_HEAD_M\t\t\tICE_M(0x1FFF, 0)\n#define PF_FW_ARQBAH\t\t\t\t0x00080180\n#define PF_FW_ARQBAL\t\t\t\t0x00080080\n#define PF_FW_ARQH\t\t\t\t0x00080380\n#define PF_FW_ARQH_ARQH_M\t\t\tICE_M(0x3FF, 0)\n#define PF_FW_ARQLEN\t\t\t\t0x00080280\n#define PF_FW_ARQLEN_ARQLEN_M\t\t\tICE_M(0x3FF, 0)\n#define PF_FW_ARQLEN_ARQVFE_M\t\t\tBIT(28)\n#define PF_FW_ARQLEN_ARQOVFL_M\t\t\tBIT(29)\n#define PF_FW_ARQLEN_ARQCRIT_M\t\t\tBIT(30)\n#define PF_FW_ARQLEN_ARQENABLE_M\t\tBIT(31)\n#define PF_FW_ARQT\t\t\t\t0x00080480\n#define PF_FW_ATQBAH\t\t\t\t0x00080100\n#define PF_FW_ATQBAL\t\t\t\t0x00080000\n#define PF_FW_ATQH\t\t\t\t0x00080300\n#define PF_FW_ATQH_ATQH_M\t\t\tICE_M(0x3FF, 0)\n#define PF_FW_ATQLEN\t\t\t\t0x00080200\n#define PF_FW_ATQLEN_ATQLEN_M\t\t\tICE_M(0x3FF, 0)\n#define PF_FW_ATQLEN_ATQVFE_M\t\t\tBIT(28)\n#define PF_FW_ATQLEN_ATQOVFL_M\t\t\tBIT(29)\n#define PF_FW_ATQLEN_ATQCRIT_M\t\t\tBIT(30)\n#define VF_MBX_ARQLEN(_VF)\t\t\t(0x0022BC00 + ((_VF) * 4))\n#define VF_MBX_ATQLEN(_VF)\t\t\t(0x0022A800 + ((_VF) * 4))\n#define PF_FW_ATQLEN_ATQENABLE_M\t\tBIT(31)\n#define PF_FW_ATQT\t\t\t\t0x00080400\n#define PF_MBX_ARQBAH\t\t\t\t0x0022E400\n#define PF_MBX_ARQBAL\t\t\t\t0x0022E380\n#define PF_MBX_ARQH\t\t\t\t0x0022E500\n#define PF_MBX_ARQH_ARQH_M\t\t\tICE_M(0x3FF, 0)\n#define PF_MBX_ARQLEN\t\t\t\t0x0022E480\n#define PF_MBX_ARQLEN_ARQLEN_M\t\t\tICE_M(0x3FF, 0)\n#define PF_MBX_ARQLEN_ARQCRIT_M\t\t\tBIT(30)\n#define PF_MBX_ARQLEN_ARQENABLE_M\t\tBIT(31)\n#define PF_MBX_ARQT\t\t\t\t0x0022E580\n#define PF_MBX_ATQBAH\t\t\t\t0x0022E180\n#define PF_MBX_ATQBAL\t\t\t\t0x0022E100\n#define PF_MBX_ATQH\t\t\t\t0x0022E280\n#define PF_MBX_ATQH_ATQH_M\t\t\tICE_M(0x3FF, 0)\n#define PF_MBX_ATQLEN\t\t\t\t0x0022E200\n#define PF_MBX_ATQLEN_ATQLEN_M\t\t\tICE_M(0x3FF, 0)\n#define PF_MBX_ATQLEN_ATQCRIT_M\t\t\tBIT(30)\n#define PF_MBX_ATQLEN_ATQENABLE_M\t\tBIT(31)\n#define PF_MBX_ATQT\t\t\t\t0x0022E300\n#define PF_SB_ARQBAH\t\t\t\t0x0022FF00\n#define PF_SB_ARQBAH_ARQBAH_S\t\t\t0\n#define PF_SB_ARQBAH_ARQBAH_M\t\t\tICE_M(0xFFFFFFFF, 0)\n#define PF_SB_ARQBAL\t\t\t\t0x0022FE80\n#define PF_SB_ARQBAL_ARQBAL_LSB_S\t\t0\n#define PF_SB_ARQBAL_ARQBAL_LSB_M\t\tICE_M(0x3F, 0)\n#define PF_SB_ARQBAL_ARQBAL_S\t\t\t6\n#define PF_SB_ARQBAL_ARQBAL_M\t\t\tICE_M(0x3FFFFFF, 6)\n#define PF_SB_ARQH\t\t\t\t0x00230000\n#define PF_SB_ARQH_ARQH_S\t\t\t0\n#define PF_SB_ARQH_ARQH_M\t\t\tICE_M(0x3FF, 0)\n#define PF_SB_ARQLEN\t\t\t\t0x0022FF80\n#define PF_SB_ARQLEN_ARQLEN_S\t\t\t0\n#define PF_SB_ARQLEN_ARQLEN_M\t\t\tICE_M(0x3FF, 0)\n#define PF_SB_ARQLEN_ARQVFE_S\t\t\t28\n#define PF_SB_ARQLEN_ARQVFE_M\t\t\tBIT(28)\n#define PF_SB_ARQLEN_ARQOVFL_S\t\t\t29\n#define PF_SB_ARQLEN_ARQOVFL_M\t\t\tBIT(29)\n#define PF_SB_ARQLEN_ARQCRIT_S\t\t\t30\n#define PF_SB_ARQLEN_ARQCRIT_M\t\t\tBIT(30)\n#define PF_SB_ARQLEN_ARQENABLE_S\t\t31\n#define PF_SB_ARQLEN_ARQENABLE_M\t\tBIT(31)\n#define PF_SB_ARQT\t\t\t\t0x00230080\n#define PF_SB_ARQT_ARQT_S\t\t\t0\n#define PF_SB_ARQT_ARQT_M\t\t\tICE_M(0x3FF, 0)\n#define PF_SB_ATQBAH\t\t\t\t0x0022FC80\n#define PF_SB_ATQBAH_ATQBAH_S\t\t\t0\n#define PF_SB_ATQBAH_ATQBAH_M\t\t\tICE_M(0xFFFFFFFF, 0)\n#define PF_SB_ATQBAL\t\t\t\t0x0022FC00\n#define PF_SB_ATQBAL_ATQBAL_S\t\t\t6\n#define PF_SB_ATQBAL_ATQBAL_M\t\t\tICE_M(0x3FFFFFF, 6)\n#define PF_SB_ATQH\t\t\t\t0x0022FD80\n#define PF_SB_ATQH_ATQH_S\t\t\t0\n#define PF_SB_ATQH_ATQH_M\t\t\tICE_M(0x3FF, 0)\n#define PF_SB_ATQLEN\t\t\t\t0x0022FD00\n#define PF_SB_ATQLEN_ATQLEN_S\t\t\t0\n#define PF_SB_ATQLEN_ATQLEN_M\t\t\tICE_M(0x3FF, 0)\n#define PF_SB_ATQLEN_ATQVFE_S\t\t\t28\n#define PF_SB_ATQLEN_ATQVFE_M\t\t\tBIT(28)\n#define PF_SB_ATQLEN_ATQOVFL_S\t\t\t29\n#define PF_SB_ATQLEN_ATQOVFL_M\t\t\tBIT(29)\n#define PF_SB_ATQLEN_ATQCRIT_S\t\t\t30\n#define PF_SB_ATQLEN_ATQCRIT_M\t\t\tBIT(30)\n#define PF_SB_ATQLEN_ATQENABLE_S\t\t31\n#define PF_SB_ATQLEN_ATQENABLE_M\t\tBIT(31)\n#define PF_SB_ATQT\t\t\t\t0x0022FE00\n#define PF_SB_ATQT_ATQT_S\t\t\t0\n#define PF_SB_ATQT_ATQT_M\t\t\tICE_M(0x3FF, 0)\n#define PF_SB_REM_DEV_CTL\t\t\t0x002300F0\n#define PRTDCB_GENC\t\t\t\t0x00083000\n#define PRTDCB_GENC_PFCLDA_S\t\t\t16\n#define PRTDCB_GENC_PFCLDA_M\t\t\tICE_M(0xFFFF, 16)\n#define PRTDCB_GENS\t\t\t\t0x00083020\n#define PRTDCB_GENS_DCBX_STATUS_S\t\t0\n#define PRTDCB_GENS_DCBX_STATUS_M\t\tICE_M(0x7, 0)\n#define PRTDCB_TUP2TC\t\t\t\t0x001D26C0\n#define GL_PREEXT_L2_PMASK0(_i)\t\t\t(0x0020F0FC + ((_i) * 4))\n#define GL_PREEXT_L2_PMASK1(_i)\t\t\t(0x0020F108 + ((_i) * 4))\n#define GLFLXP_RXDID_FLAGS(_i, _j)              (0x0045D000 + ((_i) * 4 + (_j) * 256))\n#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_S       0\n#define GLFLXP_RXDID_FLAGS_FLEXIFLAG_4N_M       ICE_M(0x3F, 0)\n#define GLFLXP_RXDID_FLX_WRD_0(_i)\t\t(0x0045c800 + ((_i) * 4))\n#define GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_S\t0\n#define GLFLXP_RXDID_FLX_WRD_0_PROT_MDID_M\tICE_M(0xFF, 0)\n#define GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_S\t30\n#define GLFLXP_RXDID_FLX_WRD_0_RXDID_OPCODE_M\tICE_M(0x3, 30)\n#define GLFLXP_RXDID_FLX_WRD_1(_i)\t\t(0x0045c900 + ((_i) * 4))\n#define GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_S\t0\n#define GLFLXP_RXDID_FLX_WRD_1_PROT_MDID_M\tICE_M(0xFF, 0)\n#define GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_S\t30\n#define GLFLXP_RXDID_FLX_WRD_1_RXDID_OPCODE_M\tICE_M(0x3, 30)\n#define GLFLXP_RXDID_FLX_WRD_2(_i)\t\t(0x0045ca00 + ((_i) * 4))\n#define GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_S\t0\n#define GLFLXP_RXDID_FLX_WRD_2_PROT_MDID_M\tICE_M(0xFF, 0)\n#define GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_S\t30\n#define GLFLXP_RXDID_FLX_WRD_2_RXDID_OPCODE_M\tICE_M(0x3, 30)\n#define GLFLXP_RXDID_FLX_WRD_3(_i)\t\t(0x0045cb00 + ((_i) * 4))\n#define GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_S\t0\n#define GLFLXP_RXDID_FLX_WRD_3_PROT_MDID_M\tICE_M(0xFF, 0)\n#define GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_S\t30\n#define GLFLXP_RXDID_FLX_WRD_3_RXDID_OPCODE_M\tICE_M(0x3, 30)\n#define QRXFLXP_CNTXT(_QRX)\t\t\t(0x00480000 + ((_QRX) * 4))\n#define QRXFLXP_CNTXT_RXDID_IDX_S\t\t0\n#define QRXFLXP_CNTXT_RXDID_IDX_M\t\tICE_M(0x3F, 0)\n#define QRXFLXP_CNTXT_RXDID_PRIO_S\t\t8\n#define QRXFLXP_CNTXT_RXDID_PRIO_M\t\tICE_M(0x7, 8)\n#define QRXFLXP_CNTXT_TS_M\t\t\tBIT(11)\n#define GLGEN_CLKSTAT_SRC_PSM_CLK_SRC_S\t\t4\n#define GLGEN_CLKSTAT_SRC_PSM_CLK_SRC_M\t\tICE_M(0x3, 4)\n#define GLGEN_CLKSTAT_SRC\t\t\t0x000B826C\n#define GLGEN_GPIO_CTL(_i)\t\t\t(0x000880C8 + ((_i) * 4))\n#define GLGEN_GPIO_CTL_PIN_DIR_M\t\tBIT(4)\n#define GLGEN_GPIO_CTL_PIN_FUNC_S\t\t8\n#define GLGEN_GPIO_CTL_PIN_FUNC_M\t\tICE_M(0xF, 8)\n#define GLGEN_RSTAT\t\t\t\t0x000B8188\n#define GLGEN_RSTAT_DEVSTATE_M\t\t\tICE_M(0x3, 0)\n#define GLGEN_RSTCTL\t\t\t\t0x000B8180\n#define GLGEN_RSTCTL_GRSTDEL_S\t\t\t0\n#define GLGEN_RSTCTL_GRSTDEL_M\t\t\tICE_M(0x3F, GLGEN_RSTCTL_GRSTDEL_S)\n#define GLGEN_RSTAT_RESET_TYPE_S\t\t2\n#define GLGEN_RSTAT_RESET_TYPE_M\t\tICE_M(0x3, 2)\n#define GLGEN_RTRIG\t\t\t\t0x000B8190\n#define GLGEN_RTRIG_CORER_M\t\t\tBIT(0)\n#define GLGEN_RTRIG_GLOBR_M\t\t\tBIT(1)\n#define GLGEN_STAT\t\t\t\t0x000B612C\n#define GLGEN_VFLRSTAT(_i)\t\t\t(0x00093A04 + ((_i) * 4))\n#define PFGEN_CTRL\t\t\t\t0x00091000\n#define PFGEN_CTRL_PFSWR_M\t\t\tBIT(0)\n#define PFGEN_STATE\t\t\t\t0x00088000\n#define PRTGEN_STATUS\t\t\t\t0x000B8100\n#define VFGEN_RSTAT(_VF)\t\t\t(0x00074000 + ((_VF) * 4))\n#define VPGEN_VFRSTAT(_VF)\t\t\t(0x00090800 + ((_VF) * 4))\n#define VPGEN_VFRSTAT_VFRD_M\t\t\tBIT(0)\n#define VPGEN_VFRTRIG(_VF)\t\t\t(0x00090000 + ((_VF) * 4))\n#define VPGEN_VFRTRIG_VFSWR_M\t\t\tBIT(0)\n#define GLINT_CTL\t\t\t\t0x0016CC54\n#define GLINT_CTL_DIS_AUTOMASK_M\t\tBIT(0)\n#define GLINT_CTL_ITR_GRAN_200_S\t\t16\n#define GLINT_CTL_ITR_GRAN_200_M\t\tICE_M(0xF, 16)\n#define GLINT_CTL_ITR_GRAN_100_S\t\t20\n#define GLINT_CTL_ITR_GRAN_100_M\t\tICE_M(0xF, 20)\n#define GLINT_CTL_ITR_GRAN_50_S\t\t\t24\n#define GLINT_CTL_ITR_GRAN_50_M\t\t\tICE_M(0xF, 24)\n#define GLINT_CTL_ITR_GRAN_25_S\t\t\t28\n#define GLINT_CTL_ITR_GRAN_25_M\t\t\tICE_M(0xF, 28)\n#define GLINT_DYN_CTL(_INT)\t\t\t(0x00160000 + ((_INT) * 4))\n#define GLINT_DYN_CTL_INTENA_M\t\t\tBIT(0)\n#define GLINT_DYN_CTL_CLEARPBA_M\t\tBIT(1)\n#define GLINT_DYN_CTL_SWINT_TRIG_M\t\tBIT(2)\n#define GLINT_DYN_CTL_ITR_INDX_S\t\t3\n#define GLINT_DYN_CTL_ITR_INDX_M\t\tICE_M(0x3, 3)\n#define GLINT_DYN_CTL_INTERVAL_S\t\t5\n#define GLINT_DYN_CTL_INTERVAL_M\t\tICE_M(0xFFF, 5)\n#define GLINT_DYN_CTL_SW_ITR_INDX_ENA_M\t\tBIT(24)\n#define GLINT_DYN_CTL_SW_ITR_INDX_S\t\t25\n#define GLINT_DYN_CTL_SW_ITR_INDX_M\t\tICE_M(0x3, 25)\n#define GLINT_DYN_CTL_WB_ON_ITR_M\t\tBIT(30)\n#define GLINT_DYN_CTL_INTENA_MSK_M\t\tBIT(31)\n#define GLINT_ITR(_i, _INT)\t\t\t(0x00154000 + ((_i) * 8192 + (_INT) * 4))\n#define GLINT_RATE(_INT)\t\t\t(0x0015A000 + ((_INT) * 4))\n#define GLINT_RATE_INTRL_ENA_M\t\t\tBIT(6)\n#define GLINT_VECT2FUNC(_INT)\t\t\t(0x00162000 + ((_INT) * 4))\n#define GLINT_VECT2FUNC_VF_NUM_S\t\t0\n#define GLINT_VECT2FUNC_VF_NUM_M\t\tICE_M(0xFF, 0)\n#define GLINT_VECT2FUNC_PF_NUM_S\t\t12\n#define GLINT_VECT2FUNC_PF_NUM_M\t\tICE_M(0x7, 12)\n#define GLINT_VECT2FUNC_IS_PF_S\t\t\t16\n#define GLINT_VECT2FUNC_IS_PF_M\t\t\tBIT(16)\n#define PFINT_FW_CTL\t\t\t\t0x0016C800\n#define PFINT_FW_CTL_MSIX_INDX_M\t\tICE_M(0x7FF, 0)\n#define PFINT_FW_CTL_ITR_INDX_S\t\t\t11\n#define PFINT_FW_CTL_ITR_INDX_M\t\t\tICE_M(0x3, 11)\n#define PFINT_FW_CTL_CAUSE_ENA_M\t\tBIT(30)\n#define PFINT_MBX_CTL\t\t\t\t0x0016B280\n#define PFINT_MBX_CTL_MSIX_INDX_M\t\tICE_M(0x7FF, 0)\n#define PFINT_MBX_CTL_ITR_INDX_S\t\t11\n#define PFINT_MBX_CTL_ITR_INDX_M\t\tICE_M(0x3, 11)\n#define PFINT_MBX_CTL_CAUSE_ENA_M\t\tBIT(30)\n#define PFINT_OICR\t\t\t\t0x0016CA00\n#define PFINT_OICR_TSYN_TX_M\t\t\tBIT(11)\n#define PFINT_OICR_TSYN_EVNT_M\t\t\tBIT(12)\n#define PFINT_OICR_ECC_ERR_M\t\t\tBIT(16)\n#define PFINT_OICR_MAL_DETECT_M\t\t\tBIT(19)\n#define PFINT_OICR_GRST_M\t\t\tBIT(20)\n#define PFINT_OICR_PCI_EXCEPTION_M\t\tBIT(21)\n#define PFINT_OICR_HMC_ERR_M\t\t\tBIT(26)\n#define PFINT_OICR_PE_PUSH_M\t\t\tBIT(27)\n#define PFINT_OICR_PE_CRITERR_M\t\t\tBIT(28)\n#define PFINT_OICR_VFLR_M\t\t\tBIT(29)\n#define PFINT_OICR_SWINT_M\t\t\tBIT(31)\n#define PFINT_OICR_CTL\t\t\t\t0x0016CA80\n#define PFINT_OICR_CTL_MSIX_INDX_M\t\tICE_M(0x7FF, 0)\n#define PFINT_OICR_CTL_ITR_INDX_S\t\t11\n#define PFINT_OICR_CTL_ITR_INDX_M\t\tICE_M(0x3, 11)\n#define PFINT_OICR_CTL_CAUSE_ENA_M\t\tBIT(30)\n#define PFINT_OICR_ENA\t\t\t\t0x0016C900\n#define PFINT_SB_CTL\t\t\t\t0x0016B600\n#define PFINT_SB_CTL_MSIX_INDX_M\t\tICE_M(0x7FF, 0)\n#define PFINT_SB_CTL_CAUSE_ENA_M\t\tBIT(30)\n#define QINT_RQCTL(_QRX)\t\t\t(0x00150000 + ((_QRX) * 4))\n#define QINT_RQCTL_MSIX_INDX_S\t\t\t0\n#define QINT_RQCTL_MSIX_INDX_M\t\t\tICE_M(0x7FF, 0)\n#define QINT_RQCTL_ITR_INDX_S\t\t\t11\n#define QINT_RQCTL_ITR_INDX_M\t\t\tICE_M(0x3, 11)\n#define QINT_RQCTL_CAUSE_ENA_M\t\t\tBIT(30)\n#define QINT_TQCTL(_DBQM)\t\t\t(0x00140000 + ((_DBQM) * 4))\n#define QINT_TQCTL_MSIX_INDX_S\t\t\t0\n#define QINT_TQCTL_MSIX_INDX_M\t\t\tICE_M(0x7FF, 0)\n#define QINT_TQCTL_ITR_INDX_S\t\t\t11\n#define QINT_TQCTL_ITR_INDX_M\t\t\tICE_M(0x3, 11)\n#define QINT_TQCTL_CAUSE_ENA_M\t\t\tBIT(30)\n#define VPINT_ALLOC(_VF)\t\t\t(0x001D1000 + ((_VF) * 4))\n#define VPINT_ALLOC_FIRST_S\t\t\t0\n#define VPINT_ALLOC_FIRST_M\t\t\tICE_M(0x7FF, 0)\n#define VPINT_ALLOC_LAST_S\t\t\t12\n#define VPINT_ALLOC_LAST_M\t\t\tICE_M(0x7FF, 12)\n#define VPINT_ALLOC_VALID_M\t\t\tBIT(31)\n#define VPINT_ALLOC_PCI(_VF)\t\t\t(0x0009D000 + ((_VF) * 4))\n#define VPINT_ALLOC_PCI_FIRST_S\t\t\t0\n#define VPINT_ALLOC_PCI_FIRST_M\t\t\tICE_M(0x7FF, 0)\n#define VPINT_ALLOC_PCI_LAST_S\t\t\t12\n#define VPINT_ALLOC_PCI_LAST_M\t\t\tICE_M(0x7FF, 12)\n#define VPINT_ALLOC_PCI_VALID_M\t\t\tBIT(31)\n#define VPINT_MBX_CTL(_VSI)\t\t\t(0x0016A000 + ((_VSI) * 4))\n#define VPINT_MBX_CTL_CAUSE_ENA_M\t\tBIT(30)\n#define GLLAN_RCTL_0\t\t\t\t0x002941F8\n#define QRX_CONTEXT(_i, _QRX)\t\t\t(0x00280000 + ((_i) * 8192 + (_QRX) * 4))\n#define QRX_CTRL(_QRX)\t\t\t\t(0x00120000 + ((_QRX) * 4))\n#define QRX_CTRL_MAX_INDEX\t\t\t2047\n#define QRX_CTRL_QENA_REQ_S\t\t\t0\n#define QRX_CTRL_QENA_REQ_M\t\t\tBIT(0)\n#define QRX_CTRL_QENA_STAT_S\t\t\t2\n#define QRX_CTRL_QENA_STAT_M\t\t\tBIT(2)\n#define QRX_ITR(_QRX)\t\t\t\t(0x00292000 + ((_QRX) * 4))\n#define QRX_TAIL(_QRX)\t\t\t\t(0x00290000 + ((_QRX) * 4))\n#define QRX_TAIL_MAX_INDEX\t\t\t2047\n#define QRX_TAIL_TAIL_S\t\t\t\t0\n#define QRX_TAIL_TAIL_M\t\t\t\tICE_M(0x1FFF, 0)\n#define VPLAN_RX_QBASE(_VF)\t\t\t(0x00072000 + ((_VF) * 4))\n#define VPLAN_RX_QBASE_VFFIRSTQ_S\t\t0\n#define VPLAN_RX_QBASE_VFFIRSTQ_M\t\tICE_M(0x7FF, 0)\n#define VPLAN_RX_QBASE_VFNUMQ_S\t\t\t16\n#define VPLAN_RX_QBASE_VFNUMQ_M\t\t\tICE_M(0xFF, 16)\n#define VPLAN_RXQ_MAPENA(_VF)\t\t\t(0x00073000 + ((_VF) * 4))\n#define VPLAN_RXQ_MAPENA_RX_ENA_M\t\tBIT(0)\n#define VPLAN_TX_QBASE(_VF)\t\t\t(0x001D1800 + ((_VF) * 4))\n#define VPLAN_TX_QBASE_VFFIRSTQ_S\t\t0\n#define VPLAN_TX_QBASE_VFFIRSTQ_M\t\tICE_M(0x3FFF, 0)\n#define VPLAN_TX_QBASE_VFNUMQ_S\t\t\t16\n#define VPLAN_TX_QBASE_VFNUMQ_M\t\t\tICE_M(0xFF, 16)\n#define VPLAN_TXQ_MAPENA(_VF)\t\t\t(0x00073800 + ((_VF) * 4))\n#define VPLAN_TXQ_MAPENA_TX_ENA_M\t\tBIT(0)\n#define PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA(_i)\t(0x001E36E0 + ((_i) * 32))\n#define PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_MAX_INDEX 8\n#define PRTMAC_HSEC_CTL_TX_PAUSE_QUANTA_HSEC_CTL_TX_PAUSE_QUANTA_M ICE_M(0xFFFF, 0)\n#define PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER(_i) (0x001E3800 + ((_i) * 32))\n#define PRTMAC_HSEC_CTL_TX_PAUSE_REFRESH_TIMER_M ICE_M(0xFFFF, 0)\n#define GL_MDCK_TX_TDPU\t\t\t\t0x00049348\n#define GL_MDCK_TX_TDPU_RCU_ANTISPOOF_ITR_DIS_M BIT(1)\n#define GL_MDET_RX\t\t\t\t0x00294C00\n#define GL_MDET_RX_QNUM_S\t\t\t0\n#define GL_MDET_RX_QNUM_M\t\t\tICE_M(0x7FFF, 0)\n#define GL_MDET_RX_VF_NUM_S\t\t\t15\n#define GL_MDET_RX_VF_NUM_M\t\t\tICE_M(0xFF, 15)\n#define GL_MDET_RX_PF_NUM_S\t\t\t23\n#define GL_MDET_RX_PF_NUM_M\t\t\tICE_M(0x7, 23)\n#define GL_MDET_RX_MAL_TYPE_S\t\t\t26\n#define GL_MDET_RX_MAL_TYPE_M\t\t\tICE_M(0x1F, 26)\n#define GL_MDET_RX_VALID_M\t\t\tBIT(31)\n#define GL_MDET_TX_PQM\t\t\t\t0x002D2E00\n#define GL_MDET_TX_PQM_PF_NUM_S\t\t\t0\n#define GL_MDET_TX_PQM_PF_NUM_M\t\t\tICE_M(0x7, 0)\n#define GL_MDET_TX_PQM_VF_NUM_S\t\t\t4\n#define GL_MDET_TX_PQM_VF_NUM_M\t\t\tICE_M(0xFF, 4)\n#define GL_MDET_TX_PQM_QNUM_S\t\t\t12\n#define GL_MDET_TX_PQM_QNUM_M\t\t\tICE_M(0x3FFF, 12)\n#define GL_MDET_TX_PQM_MAL_TYPE_S\t\t26\n#define GL_MDET_TX_PQM_MAL_TYPE_M\t\tICE_M(0x1F, 26)\n#define GL_MDET_TX_PQM_VALID_M\t\t\tBIT(31)\n#define GL_MDET_TX_TCLAN\t\t\t0x000FC068\n#define GL_MDET_TX_TCLAN_QNUM_S\t\t\t0\n#define GL_MDET_TX_TCLAN_QNUM_M\t\t\tICE_M(0x7FFF, 0)\n#define GL_MDET_TX_TCLAN_VF_NUM_S\t\t15\n#define GL_MDET_TX_TCLAN_VF_NUM_M\t\tICE_M(0xFF, 15)\n#define GL_MDET_TX_TCLAN_PF_NUM_S\t\t23\n#define GL_MDET_TX_TCLAN_PF_NUM_M\t\tICE_M(0x7, 23)\n#define GL_MDET_TX_TCLAN_MAL_TYPE_S\t\t26\n#define GL_MDET_TX_TCLAN_MAL_TYPE_M\t\tICE_M(0x1F, 26)\n#define GL_MDET_TX_TCLAN_VALID_M\t\tBIT(31)\n#define PF_MDET_RX\t\t\t\t0x00294280\n#define PF_MDET_RX_VALID_M\t\t\tBIT(0)\n#define PF_MDET_TX_PQM\t\t\t\t0x002D2C80\n#define PF_MDET_TX_PQM_VALID_M\t\t\tBIT(0)\n#define PF_MDET_TX_TCLAN\t\t\t0x000FC000\n#define PF_MDET_TX_TCLAN_VALID_M\t\tBIT(0)\n#define VP_MDET_RX(_VF)\t\t\t\t(0x00294400 + ((_VF) * 4))\n#define VP_MDET_RX_VALID_M\t\t\tBIT(0)\n#define VP_MDET_TX_PQM(_VF)\t\t\t(0x002D2000 + ((_VF) * 4))\n#define VP_MDET_TX_PQM_VALID_M\t\t\tBIT(0)\n#define VP_MDET_TX_TCLAN(_VF)\t\t\t(0x000FB800 + ((_VF) * 4))\n#define VP_MDET_TX_TCLAN_VALID_M\t\tBIT(0)\n#define VP_MDET_TX_TDPU(_VF)\t\t\t(0x00040000 + ((_VF) * 4))\n#define VP_MDET_TX_TDPU_VALID_M\t\t\tBIT(0)\n#define GL_MNG_FWSM\t\t\t\t0x000B6134\n#define GL_MNG_FWSM_FW_LOADING_M\t\tBIT(30)\n#define GLNVM_FLA\t\t\t\t0x000B6108\n#define GLNVM_FLA_LOCKED_M\t\t\tBIT(6)\n#define GLNVM_GENS\t\t\t\t0x000B6100\n#define GLNVM_GENS_SR_SIZE_S\t\t\t5\n#define GLNVM_GENS_SR_SIZE_M\t\t\tICE_M(0x7, 5)\n#define GLNVM_ULD\t\t\t\t0x000B6008\n#define GLNVM_ULD_PCIER_DONE_M\t\t\tBIT(0)\n#define GLNVM_ULD_PCIER_DONE_1_M\t\tBIT(1)\n#define GLNVM_ULD_CORER_DONE_M\t\t\tBIT(3)\n#define GLNVM_ULD_GLOBR_DONE_M\t\t\tBIT(4)\n#define GLNVM_ULD_POR_DONE_M\t\t\tBIT(5)\n#define GLNVM_ULD_POR_DONE_1_M\t\t\tBIT(8)\n#define GLNVM_ULD_PCIER_DONE_2_M\t\tBIT(9)\n#define GLNVM_ULD_PE_DONE_M\t\t\tBIT(10)\n#define GLPCI_CNF2\t\t\t\t0x000BE004\n#define GLPCI_CNF2_CACHELINE_SIZE_M\t\tBIT(1)\n#define PF_FUNC_RID\t\t\t\t0x0009E880\n#define PF_FUNC_RID_FUNC_NUM_S\t\t\t0\n#define PF_FUNC_RID_FUNC_NUM_M\t\t\tICE_M(0x7, 0)\n#define PF_PCI_CIAA\t\t\t\t0x0009E580\n#define PF_PCI_CIAA_VF_NUM_S\t\t\t12\n#define PF_PCI_CIAD\t\t\t\t0x0009E500\n#define GL_PWR_MODE_CTL\t\t\t\t0x000B820C\n#define GL_PWR_MODE_CTL_CAR_MAX_BW_S\t\t30\n#define GL_PWR_MODE_CTL_CAR_MAX_BW_M\t\tICE_M(0x3, 30)\n#define GLQF_FD_CNT\t\t\t\t0x00460018\n#define GLQF_FD_CNT_FD_BCNT_S\t\t\t16\n#define GLQF_FD_CNT_FD_BCNT_M\t\t\tICE_M(0x7FFF, 16)\n#define GLQF_FD_SIZE\t\t\t\t0x00460010\n#define GLQF_FD_SIZE_FD_GSIZE_S\t\t\t0\n#define GLQF_FD_SIZE_FD_GSIZE_M\t\t\tICE_M(0x7FFF, 0)\n#define GLQF_FD_SIZE_FD_BSIZE_S\t\t\t16\n#define GLQF_FD_SIZE_FD_BSIZE_M\t\t\tICE_M(0x7FFF, 16)\n#define GLQF_FDINSET(_i, _j)\t\t\t(0x00412000 + ((_i) * 4 + (_j) * 512))\n#define GLQF_FDMASK(_i)\t\t\t\t(0x00410800 + ((_i) * 4))\n#define GLQF_FDMASK_MAX_INDEX\t\t\t31\n#define GLQF_FDMASK_MSK_INDEX_S\t\t\t0\n#define GLQF_FDMASK_MSK_INDEX_M\t\t\tICE_M(0x1F, 0)\n#define GLQF_FDMASK_MASK_S\t\t\t16\n#define GLQF_FDMASK_MASK_M\t\t\tICE_M(0xFFFF, 16)\n#define GLQF_FDMASK_SEL(_i)\t\t\t(0x00410400 + ((_i) * 4))\n#define GLQF_FDSWAP(_i, _j)\t\t\t(0x00413000 + ((_i) * 4 + (_j) * 512))\n#define GLQF_HMASK(_i)\t\t\t\t(0x0040FC00 + ((_i) * 4))\n#define GLQF_HMASK_MAX_INDEX\t\t\t31\n#define GLQF_HMASK_MSK_INDEX_S\t\t\t0\n#define GLQF_HMASK_MSK_INDEX_M\t\t\tICE_M(0x1F, 0)\n#define GLQF_HMASK_MASK_S\t\t\t16\n#define GLQF_HMASK_MASK_M\t\t\tICE_M(0xFFFF, 16)\n#define GLQF_HMASK_SEL(_i)\t\t\t(0x00410000 + ((_i) * 4))\n#define GLQF_HMASK_SEL_MAX_INDEX\t\t127\n#define GLQF_HMASK_SEL_MASK_SEL_S\t\t0\n#define PFQF_FD_ENA\t\t\t\t0x0043A000\n#define PFQF_FD_ENA_FD_ENA_M\t\t\tBIT(0)\n#define PFQF_FD_SIZE\t\t\t\t0x00460100\n#define GLDCB_RTCTQ_RXQNUM_S\t\t\t0\n#define GLDCB_RTCTQ_RXQNUM_M\t\t\tICE_M(0x7FF, 0)\n#define GLPRT_BPRCL(_i)\t\t\t\t(0x00381380 + ((_i) * 8))\n#define GLPRT_BPTCL(_i)\t\t\t\t(0x00381240 + ((_i) * 8))\n#define GLPRT_CRCERRS(_i)\t\t\t(0x00380100 + ((_i) * 8))\n#define GLPRT_GORCL(_i)\t\t\t\t(0x00380000 + ((_i) * 8))\n#define GLPRT_GOTCL(_i)\t\t\t\t(0x00380B40 + ((_i) * 8))\n#define GLPRT_ILLERRC(_i)\t\t\t(0x003801C0 + ((_i) * 8))\n#define GLPRT_LXOFFRXC(_i)\t\t\t(0x003802C0 + ((_i) * 8))\n#define GLPRT_LXOFFTXC(_i)\t\t\t(0x00381180 + ((_i) * 8))\n#define GLPRT_LXONRXC(_i)\t\t\t(0x00380280 + ((_i) * 8))\n#define GLPRT_LXONTXC(_i)\t\t\t(0x00381140 + ((_i) * 8))\n#define GLPRT_MLFC(_i)\t\t\t\t(0x00380040 + ((_i) * 8))\n#define GLPRT_MPRCL(_i)\t\t\t\t(0x00381340 + ((_i) * 8))\n#define GLPRT_MPTCL(_i)\t\t\t\t(0x00381200 + ((_i) * 8))\n#define GLPRT_MRFC(_i)\t\t\t\t(0x00380080 + ((_i) * 8))\n#define GLPRT_PRC1023L(_i)\t\t\t(0x00380A00 + ((_i) * 8))\n#define GLPRT_PRC127L(_i)\t\t\t(0x00380940 + ((_i) * 8))\n#define GLPRT_PRC1522L(_i)\t\t\t(0x00380A40 + ((_i) * 8))\n#define GLPRT_PRC255L(_i)\t\t\t(0x00380980 + ((_i) * 8))\n#define GLPRT_PRC511L(_i)\t\t\t(0x003809C0 + ((_i) * 8))\n#define GLPRT_PRC64L(_i)\t\t\t(0x00380900 + ((_i) * 8))\n#define GLPRT_PRC9522L(_i)\t\t\t(0x00380A80 + ((_i) * 8))\n#define GLPRT_PTC1023L(_i)\t\t\t(0x00380C80 + ((_i) * 8))\n#define GLPRT_PTC127L(_i)\t\t\t(0x00380BC0 + ((_i) * 8))\n#define GLPRT_PTC1522L(_i)\t\t\t(0x00380CC0 + ((_i) * 8))\n#define GLPRT_PTC255L(_i)\t\t\t(0x00380C00 + ((_i) * 8))\n#define GLPRT_PTC511L(_i)\t\t\t(0x00380C40 + ((_i) * 8))\n#define GLPRT_PTC64L(_i)\t\t\t(0x00380B80 + ((_i) * 8))\n#define GLPRT_PTC9522L(_i)\t\t\t(0x00380D00 + ((_i) * 8))\n#define GLPRT_PXOFFRXC(_i, _j)\t\t\t(0x00380500 + ((_i) * 8 + (_j) * 64))\n#define GLPRT_PXOFFTXC(_i, _j)\t\t\t(0x00380F40 + ((_i) * 8 + (_j) * 64))\n#define GLPRT_PXONRXC(_i, _j)\t\t\t(0x00380300 + ((_i) * 8 + (_j) * 64))\n#define GLPRT_PXONTXC(_i, _j)\t\t\t(0x00380D40 + ((_i) * 8 + (_j) * 64))\n#define GLPRT_RFC(_i)\t\t\t\t(0x00380AC0 + ((_i) * 8))\n#define GLPRT_RJC(_i)\t\t\t\t(0x00380B00 + ((_i) * 8))\n#define GLPRT_RLEC(_i)\t\t\t\t(0x00380140 + ((_i) * 8))\n#define GLPRT_ROC(_i)\t\t\t\t(0x00380240 + ((_i) * 8))\n#define GLPRT_RUC(_i)\t\t\t\t(0x00380200 + ((_i) * 8))\n#define GLPRT_RXON2OFFCNT(_i, _j)\t\t(0x00380700 + ((_i) * 8 + (_j) * 64))\n#define GLPRT_TDOLD(_i)\t\t\t\t(0x00381280 + ((_i) * 8))\n#define GLPRT_UPRCL(_i)\t\t\t\t(0x00381300 + ((_i) * 8))\n#define GLPRT_UPTCL(_i)\t\t\t\t(0x003811C0 + ((_i) * 8))\n#define GLSTAT_FD_CNT0L(_i)\t\t\t(0x003A0000 + ((_i) * 8))\n#define GLV_BPRCL(_i)\t\t\t\t(0x003B6000 + ((_i) * 8))\n#define GLV_BPTCL(_i)\t\t\t\t(0x0030E000 + ((_i) * 8))\n#define GLV_GORCL(_i)\t\t\t\t(0x003B0000 + ((_i) * 8))\n#define GLV_GOTCL(_i)\t\t\t\t(0x00300000 + ((_i) * 8))\n#define GLV_MPRCL(_i)\t\t\t\t(0x003B4000 + ((_i) * 8))\n#define GLV_MPTCL(_i)\t\t\t\t(0x0030C000 + ((_i) * 8))\n#define GLV_RDPC(_i)\t\t\t\t(0x00294C04 + ((_i) * 4))\n#define GLV_TEPC(_VSI)\t\t\t\t(0x00312000 + ((_VSI) * 4))\n#define GLV_UPRCL(_i)\t\t\t\t(0x003B2000 + ((_i) * 8))\n#define GLV_UPTCL(_i)\t\t\t\t(0x0030A000 + ((_i) * 8))\n#define PRTRPB_RDPC\t\t\t\t0x000AC260\n#define GLHH_ART_CTL\t\t\t\t0x000A41D4\n#define GLHH_ART_CTL_ACTIVE_M\t\t\tBIT(0)\n#define GLHH_ART_TIME_H\t\t\t\t0x000A41D8\n#define GLHH_ART_TIME_L\t\t\t\t0x000A41DC\n#define GLTSYN_AUX_IN_0(_i)\t\t\t(0x000889D8 + ((_i) * 4))\n#define GLTSYN_AUX_IN_0_INT_ENA_M\t\tBIT(4)\n#define GLTSYN_AUX_OUT_0(_i)\t\t\t(0x00088998 + ((_i) * 4))\n#define GLTSYN_AUX_OUT_0_OUT_ENA_M\t\tBIT(0)\n#define GLTSYN_AUX_OUT_0_OUTMOD_M\t\tICE_M(0x3, 1)\n#define GLTSYN_CLKO_0(_i)\t\t\t(0x000889B8 + ((_i) * 4))\n#define GLTSYN_CMD\t\t\t\t0x00088810\n#define GLTSYN_CMD_SYNC\t\t\t\t0x00088814\n#define GLTSYN_ENA(_i)\t\t\t\t(0x00088808 + ((_i) * 4))\n#define GLTSYN_ENA_TSYN_ENA_M\t\t\tBIT(0)\n#define GLTSYN_EVNT_H_0(_i)\t\t\t(0x00088970 + ((_i) * 4))\n#define GLTSYN_EVNT_L_0(_i)\t\t\t(0x00088968 + ((_i) * 4))\n#define GLTSYN_HHTIME_H(_i)\t\t\t(0x00088900 + ((_i) * 4))\n#define GLTSYN_HHTIME_L(_i)\t\t\t(0x000888F8 + ((_i) * 4))\n#define GLTSYN_INCVAL_H(_i)\t\t\t(0x00088920 + ((_i) * 4))\n#define GLTSYN_INCVAL_L(_i)\t\t\t(0x00088918 + ((_i) * 4))\n#define GLTSYN_SHADJ_H(_i)\t\t\t(0x00088910 + ((_i) * 4))\n#define GLTSYN_SHADJ_L(_i)\t\t\t(0x00088908 + ((_i) * 4))\n#define GLTSYN_SHTIME_0(_i)\t\t\t(0x000888E0 + ((_i) * 4))\n#define GLTSYN_SHTIME_H(_i)\t\t\t(0x000888F0 + ((_i) * 4))\n#define GLTSYN_SHTIME_L(_i)\t\t\t(0x000888E8 + ((_i) * 4))\n#define GLTSYN_STAT(_i)\t\t\t\t(0x000888C0 + ((_i) * 4))\n#define GLTSYN_STAT_EVENT0_M\t\t\tBIT(0)\n#define GLTSYN_STAT_EVENT1_M\t\t\tBIT(1)\n#define GLTSYN_STAT_EVENT2_M\t\t\tBIT(2)\n#define GLTSYN_SYNC_DLAY\t\t\t0x00088818\n#define GLTSYN_TGT_H_0(_i)\t\t\t(0x00088930 + ((_i) * 4))\n#define GLTSYN_TGT_L_0(_i)\t\t\t(0x00088928 + ((_i) * 4))\n#define GLTSYN_TIME_H(_i)\t\t\t(0x000888D8 + ((_i) * 4))\n#define GLTSYN_TIME_L(_i)\t\t\t(0x000888D0 + ((_i) * 4))\n#define PFHH_SEM\t\t\t\t0x000A4200  \n#define PFHH_SEM_BUSY_M\t\t\t\tBIT(0)\n#define PFTSYN_SEM\t\t\t\t0x00088880\n#define PFTSYN_SEM_BUSY_M\t\t\tBIT(0)\n#define VSIQF_FD_CNT(_VSI)\t\t\t(0x00464000 + ((_VSI) * 4))\n#define VSIQF_FD_CNT_FD_GCNT_S\t\t\t0\n#define VSIQF_FD_CNT_FD_GCNT_M\t\t\tICE_M(0x3FFF, 0)\n#define VSIQF_FD_CNT_FD_BCNT_S\t\t\t16\n#define VSIQF_FD_CNT_FD_BCNT_M\t\t\tICE_M(0x3FFF, 16)\n#define VSIQF_FD_SIZE(_VSI)\t\t\t(0x00462000 + ((_VSI) * 4))\n#define VSIQF_HKEY_MAX_INDEX\t\t\t12\n#define PFPM_APM\t\t\t\t0x000B8080\n#define PFPM_APM_APME_M\t\t\t\tBIT(0)\n#define PFPM_WUFC\t\t\t\t0x0009DC00\n#define PFPM_WUFC_MAG_M\t\t\t\tBIT(1)\n#define PFPM_WUS\t\t\t\t0x0009DB80\n#define PFPM_WUS_LNKC_M\t\t\t\tBIT(0)\n#define PFPM_WUS_MAG_M\t\t\t\tBIT(1)\n#define PFPM_WUS_MNG_M\t\t\t\tBIT(3)\n#define PFPM_WUS_FW_RST_WK_M\t\t\tBIT(31)\n#define VFINT_DYN_CTLN(_i)\t\t\t(0x00003800 + ((_i) * 4))\n#define VFINT_DYN_CTLN_CLEARPBA_M\t\tBIT(1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}