<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_24</h1></br><li>7.10.1.1.36 SYR_SM_MCU_3_24</br></li><li>7.10.1.1.36.1 Description</br></li><li>7.10.1.1.36.1.0-1 Brief description:Clear the reset counter when all tests of Initial Check items are completed.
The reset counter is cleared by writing the value to the RGM_FRET register and RGM_DRET register.
</br></li><li>7.10.1.1.36.1.0-2 Preconditions:</br></li><li>7.10.1.1.36.1.0-3 Trigger:</br></li><li>7.10.1.1.36.1.0-4 Input data:</br></li><li>7.10.1.1.36.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.36.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.36.1.0-7 Output data:</br></li><li>7.10.1.1.36.1.0-8 Postconditions:</br></li><li>7.10.1.1.36.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.36.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.36.2 Differences to CRS</br></li><li>7.10.1.1.36.2.0-1 xxx</br></li><li>7.10.1.1.36.3 Questions and Answers</br></li><li>7.10.1.1.36.3.0-1 xxx</br></li>