Actel. 2007. Actel ProASIC<sup>PLUS</sup>---The nonvolatile reprogrammable gate array. http://www.actel.com/products/proasicplus/default.aspx.
L. Almagor , Keith D. Cooper , Alexander Grosul , Timothy J. Harvey , Steven W. Reeves , Devika Subramanian , Linda Torczon , Todd Waterman, Finding effective compilation sequences, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997196]
Altera. 2007. Altera Stratix, Stratix-II, hardcopy. http://www.altera.com/products/devices/.
Kiarash Bazargan , Ryan Kastner , Seda Ogrenci , Majid Sarrafzadeh, A C to Hardware/Software Compiler, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.331, April 17-19, 2000
Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000[doi>10.1109/92.845896]
Shuvra S. Bhattacharyya , Praveen K. Murthy , Edward A. Lee, Synthesis of Embedded Software from Synchronous Dataflow Specifications, Journal of VLSI Signal Processing Systems, v.21 n.2, p.151-166, June 1999[doi>10.1023/A:1008052406396]
Kiran Bondalapati , Viktor K. Prasanna, Loop Pipelining and Optimization for Run Time Reconfiguration, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.906-915, May 01-05, 2000
Celoxica Limited. 2005. The Handel-C language. http://www.celoxica.com/.
Choi, S., Govindu, G., Jang, J., and Prasanna, V. K. 2003. Energy-Efficient and parameterized designs for fast Fourier transform on FPGAs. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing.
Seonil Choi , Ju-wook Jang , Sumit Mohanty , Viktor K. Prasanna, Domain-Specific Modeling for Rapid Energy Estimation of Reconfigurable Architectures, The Journal of Supercomputing, v.26 n.3, p.259-281, November 2003[doi>10.1023/A:1025647031327]
Devlin, M. 2003. Product focus DSP: How to make smart antenna arrays. Xcell J. Q1.
Dick, C. 2003. FPGA: Enabling the software/reconfigurable radio. In Proceedings of the 14th International Conference on Field-Programmable Logic and Applications (Antwerp, Belgium, Aug.--Sept.). Lecture Notes in Computer Science, vol. 3203. Springer Verlag.
F. Doucet , S. Shukla , R. Gupta , M. Otsuka, An Environment for Dynamic Component Composition for Efficient Co-Design, Proceedings of the conference on Design, automation and test in Europe, p.736, March 04-08, 2002
Soheil Ghiasi , Ani Nahapetian , Majid Sarrafzadeh, An optimal algorithm for minimizing run-time reconfiguration delay, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.237-256, May 2004[doi>10.1145/993396.993398]
Zhi Guo , Walid Najjar , Frank Vahid , Kees Vissers, A quantitative analysis of the speedup factors of FPGAs over processors, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968304]
IBM. 2007. PowerPC 405 embedded cores. http://www-3.ibm/com/chips/techlib/techlib.nsf/products/PowerPC_405_Emb%edded_Cores.
Intel. 2007. PXA 255 processor. http://www.intel.com/design/intelxscale/.
Ju-wook Jang , Seonil Choi , Viktor K. Prasanna, Energy-Efficient Matrix Multiplication on FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.534-544, September 02-04, 2002
Wesley M. Johnston , J. R. Paul Hanna , Richard J. Millar, Advances in dataflow programming languages, ACM Computing Surveys (CSUR), v.36 n.1, p.1-34, March 2004[doi>10.1145/1013208.1013209]
Alex Jones , Debabrata Bagchi , Satrajit Pal , Xiaoyong Tang , Alok Choudhary , Prith Banerjee, PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581659]
Douglas Kirk , Marc Roper , Murray Wood, Defining the Problems of Framework Reuse, Proceedings of the 26th International Computer Software and Applications Conference on Prolonging Software Life: Development and Redevelopment, p.623-626, August 26-19, 2002
Akos Ledeczi , James Davis , Sandeep Neema , Aditya Agrawal, Modeling methodology for integrated simulation of embedded systems, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.13 n.1, p.82-103, January 2003[doi>10.1145/778553.778557]
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75.
Rafael Maestre , Fadi J. Kurdahi , Milagros Fernández , Roman Hermida , Nader Bagherzadeh , Hartej Singh, A framework for reconfigurable computing: task scheduling and context management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.858-873, 12/1/2001[doi>10.1109/92.974899]
Mahesh Mamidipaka , Kamal Khouri , Nikil Dutt , Magdy Abadir, IDAP: A Tool for High Level Power Estimation of Custom Array Structures, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.113, November 09-13, 2003[doi>10.1109/ICCAD.2003.81]
Gordon McGregor , David Robinson , Patrick Lysaght, A Hardwar/Software Co-design Environment for Reconfigurable Logic Systems, Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, p.258-267, August 31-September 03, 1998
Mentor Graphics. 2007a. Seamless hardware/software co-verification and FPGA advantage. http://www.mentor.com/fpga-advantage/.
Mentor Graphics. 2007b. ModelSim. http://www.model.com/.
Milan. 2007. Model-Based integrated simulation. http://milan.usc.edu/.
Sumit Mohanty , Viktor K. Prasanna, A hierarchical approach for energy efficient application design using heterogeneous embedded systems, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951743]
Mohanty, S. and Prasanna, V. 2004. An algorithm designer's workbench for platform FPGAs. In Proceedings of the Conference on Field Programmable Logic and its Application.
S. Mohanty , V. K. Prasanna , S. Neema , J. Davis, Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513835]
Mukherjee, R. and Memik, S. 2004. Power-Driven design partitioning. In Proceedings of the Conference on Field Programmable Logic and its Application.
Jingzhao Ou , Seonil Choi , Viktor K. Prasanna, Performance Modeling of Reconfigurable SoC Architectures and Energy-Efficient Mapping of a Class of Applications, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.241, April 09-11, 2003
V. K. Prasanna Kumar , Yu-Chen Tsai, On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multiplication, IEEE Transactions on Computers, v.40 n.6, p.770-774, June 1991[doi>10.1109/12.90254]
High-Level Power Modeling of CPLDs and FPGAs, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.46, September 23-26, 2001
An algorithm for synthesis of large time-constrained heterogeneous adaptive systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.207-225, April 2001[doi>10.1145/375977.375979]
N. Shirazi , W. Luk , P. Y. K. Cheung, Automating Production of Run-Time Reconfigurable Designs, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.147, April 15-17, 1998
SimpleScalar. 2007. The SimpleScalar tool set. http://www.simplescalar.com/.
Singer, P. 2002. The optimal detector. In SPIE Conference: Signal and Data Processing for Small Targets.
Software Integrated Systems. 2006. GME-4. Generic Modeling Environment. http://www.isis.vanderbilt@edu/Projects/gme/.
Nitin Srivastava , Jerry L. Trahan , Ramachandran Vaidyanathan , Suresh Rai, Adaptive Image Filtering Using Run-Time Reconfiguration, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.180.1, April 22-26, 2003
Ansgar Stammermann , Lars Kruse , Wolfgang Nebel , Alexander Pratsch , Eike Schmidt , Milan Schulte , Arne Schulz, System level optimization and design space exploration for low power, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500034]
Synopsis. 2007. Synopsis design compiler FPGA. http://www.synopsys.com/fpga/.
SystemC. 2007. SystemC HDL. http://www.systemc.org/.
Janos Sztipanovits , Gabor Karsai, Model-Integrated Computing, Computer, v.30 n.4, p.110-111, April 1997[doi>10.1109/2.585163]
Xilinx. 2007a. Xilinx system generator for Simulink (Matlab). http://www.xilinx.com/products/software/sysgen/product_details.htm.
Xilinx. 2007b. Xilinx Virtex-II and Virtex-II Pro. http://www.xilinx.com/.
