// Seed: 4008277067
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  logic sample, id_3;
  logic id_4;
  logic id_5 = 1;
  logic id_6, id_7;
  assign id_7 = id_5;
  logic id_8, id_9 = 1, id_10;
  logic id_11;
  logic id_12;
  logic id_13, id_14, id_15, id_16 = id_7, id_17 = id_8 ? 1 == id_17 : 1, id_18, id_19;
endmodule
