{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501017409624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501017409628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 17:16:49 2017 " "Processing started: Tue Jul 25 17:16:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501017409628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017409628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fivesons -c Fivesons " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fivesons -c Fivesons" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017409628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1501017410247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Y_Coordinate_Select_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Y_Coordinate_Select_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Coordinate_Select_Write " "Found entity 1: Y_Coordinate_Select_Write" {  } { { "Project/memory/Y_Coordinate_Select_Write.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Write.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Y_Coordinate_Select_Read.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Y_Coordinate_Select_Read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Coordinate_Select_Read " "Found entity 1: Y_Coordinate_Select_Read" {  } { { "Project/memory/Y_Coordinate_Select_Read.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Y_Coordinate_Select_Read.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Select16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Select16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select16to1 " "Found entity 1: Select16to1" {  } { { "Project/memory/Select16to1.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select16to1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Select1to16.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Select1to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select1to16 " "Found entity 1: Select1to16" {  } { { "Project/memory/Select1to16.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Select1to16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/PointInfor.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/PointInfor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PointInfor " "Found entity 1: PointInfor" {  } { { "Project/memory/PointInfor.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/PointInfor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Memory_Write.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Memory_Write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Write " "Found entity 1: Memory_Write" {  } { { "Project/memory/Memory_Write.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Write.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Memory_Read.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Memory_Read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Read " "Found entity 1: Memory_Read" {  } { { "Project/memory/Memory_Read.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Memory_Read.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/Enable_select.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/Enable_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Enable_select " "Found entity 1: Enable_select" {  } { { "Project/memory/Enable_select.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/Enable_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/memory/D_Flip_Flop.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/memory/D_Flip_Flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "Project/memory/D_Flip_Flop.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/memory/D_Flip_Flop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/pospulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/pospulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pospulse_gen " "Found entity 1: pospulse_gen" {  } { { "Project/logic_part/pospulse_gen.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pospulse_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pointer " "Found entity 1: pointer" {  } { { "Project/logic_part/pointer.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS overall_check.v(45) " "Verilog HDL Declaration information at overall_check.v(45): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/overall_check.v 2 2 " "Found 2 design units, including 2 entities, in source file Project/logic_part/overall_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall_check " "Found entity 1: overall_check" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417949 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "Project/logic_part/overall_check.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/overall_check.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/mux2218.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/mux2218.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2218 " "Found entity 1: mux2218" {  } { { "Project/logic_part/mux2218.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/mux2218.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/mux2212.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/mux2212.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2212 " "Found entity 1: mux2212" {  } { { "Project/logic_part/mux2212.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/mux2212.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "play PLAY Main.v(26) " "Verilog HDL Declaration information at Main.v(26): object \"play\" differs only in case from object \"PLAY\" in the same scope" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/logic_part/Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fivesons " "Found entity 1: Fivesons" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(11) " "Verilog HDL Declaration information at counters.v(11): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(7) " "Verilog HDL Declaration information at counters.v(7): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(122) " "Verilog HDL Declaration information at counters.v(122): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 122 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(118) " "Verilog HDL Declaration information at counters.v(118): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(236) " "Verilog HDL Declaration information at counters.v(236): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(232) " "Verilog HDL Declaration information at counters.v(232): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT counters.v(382) " "Verilog HDL Declaration information at counters.v(382): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 382 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "success SUCCESS counters.v(378) " "Verilog HDL Declaration information at counters.v(378): object \"success\" differs only in case from object \"SUCCESS\" in the same scope" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 378 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501017417976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/logic_part/counters.v 4 4 " "Found 4 design units, including 4 entities, in source file Project/logic_part/counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_check " "Found entity 1: horizontal_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417977 ""} { "Info" "ISGN_ENTITY_NAME" "2 verticle_check " "Found entity 2: verticle_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417977 ""} { "Info" "ISGN_ENTITY_NAME" "3 lean1_check " "Found entity 3: lean1_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417977 ""} { "Info" "ISGN_ENTITY_NAME" "4 lean2_check " "Found entity 4: lean2_check" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Project/display/vga_pll.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Project/display/vga_controller.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "Project/display/vga_address_translator.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017417996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017417996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "Project/display/vga_adapter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017418004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017418004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/painter.v 3 3 " "Found 3 design units, including 3 entities, in source file Project/display/painter.v" { { "Info" "ISGN_ENTITY_NAME" "1 painter " "Found entity 1: painter" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017418020 ""} { "Info" "ISGN_ENTITY_NAME" "2 paint_chess " "Found entity 2: paint_chess" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017418020 ""} { "Info" "ISGN_ENTITY_NAME" "3 paint_pic " "Found entity 3: paint_pic" {  } { { "Project/display/painter.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/painter.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017418020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017418020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/llabs.v 1 1 " "Found 1 design units, including 1 entities, in source file Project/display/llabs.v" { { "Info" "ISGN_ENTITY_NAME" "1 llabs " "Found entity 1: llabs" {  } { { "Project/display/llabs.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/display/llabs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501017418029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017418029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project/display/header.v 0 0 " "Found 0 design units, including 0 entities, in source file Project/display/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017418035 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gaming_status Main.v(50) " "Verilog HDL Implicit Net warning at Main.v(50): created implicit net for \"gaming_status\"" {  } { { "Project/logic_part/Main.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/Main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017418036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "board counters.v(387) " "Verilog HDL Implicit Net warning at counters.v(387): created implicit net for \"board\"" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501017418036 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "board counters.v(373) " "Verilog HDL Module Declaration error at counters.v(373): port \"board\" is not declared as port" {  } { { "Project/logic_part/counters.v" "" { Text "/courses/courses/cscb58s17/lishuha2/git/fivesons/Project/logic_part/counters.v" 373 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1501017418043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.map.smsg " "Generated suppressed messages file /courses/courses/cscb58s17/lishuha2/git/fivesons/output_files/Fivesons.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017418102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1178 " "Peak virtual memory: 1178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501017418402 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 25 17:16:58 2017 " "Processing ended: Tue Jul 25 17:16:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501017418402 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501017418402 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501017418402 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501017418402 ""}
