#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 22 18:24:01 2024
# Process ID: 29959
# Current directory: /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/build
# Command line: vivado uart_project.xpr
# Log file: /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/build/vivado.log
# Journal file: /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/build/vivado.jou
# Running On: cadence25, OS: Linux, CPU Frequency: 3899.414 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
start_gui
open_project uart_project.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AB4220A]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
