// Seed: 2656807220
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output logic id_3
);
  always
    case (-1)
      -1'h0: begin : LABEL_0
        id_3 <= id_1;
      end
      -1 >= -1: id_3 = id_2 - 1;
      default:  id_3 = 1;
    endcase
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    inout logic id_8,
    output supply0 id_9,
    input wand id_10,
    output wor id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri id_18,
    output tri id_19,
    output supply0 id_20,
    output uwire id_21,
    output uwire id_22,
    input uwire id_23,
    input wor id_24,
    output wor id_25,
    output uwire id_26,
    input uwire id_27,
    input tri id_28,
    input wand id_29,
    input wire id_30,
    output wor id_31,
    output supply0 id_32,
    input supply1 id_33,
    input wand id_34,
    input supply1 id_35
);
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_8 = (-1);
    end
  end
  xor primCall (
      id_25,
      id_5,
      id_16,
      id_13,
      id_29,
      id_17,
      id_7,
      id_33,
      id_14,
      id_6,
      id_27,
      id_10,
      id_35,
      id_24,
      id_15,
      id_8,
      id_2,
      id_28,
      id_34,
      id_0,
      id_23,
      id_30
  );
  module_0 modCall_1 (
      id_34,
      id_5,
      id_5,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
