<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Tue Mar 19 12:13:54 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">lab42</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg225-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.380 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 19, 19, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matrixmul_Pipeline_Row_fu_132">matrixmul_Pipeline_Row, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 361, 376, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 98, -</column>
<column name="Register">-, -, 80, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matrixmul_Pipeline_Row_fu_132">matrixmul_Pipeline_Row, 0, 6, 361, 376, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="b_address0">31, 6, 4, 24</column>
<column name="b_address1">25, 5, 4, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="b_load_1_reg_181">8, 0, 8, 0</column>
<column name="b_load_2_reg_186">8, 0, 8, 0</column>
<column name="b_load_3_reg_201">8, 0, 8, 0</column>
<column name="b_load_4_reg_206">8, 0, 8, 0</column>
<column name="b_load_5_reg_221">8, 0, 8, 0</column>
<column name="b_load_6_reg_226">8, 0, 8, 0</column>
<column name="b_load_7_reg_231">8, 0, 8, 0</column>
<column name="b_load_8_reg_236">8, 0, 8, 0</column>
<column name="b_load_reg_166">8, 0, 8, 0</column>
<column name="grp_matrixmul_Pipeline_Row_fu_132_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="a_address1">out, 4, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="b_address1">out, 4, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
<column name="res_address1">out, 4, ap_memory, res, array</column>
<column name="res_ce1">out, 1, ap_memory, res, array</column>
<column name="res_we1">out, 1, ap_memory, res, array</column>
<column name="res_d1">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
