// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.349000,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=80,HLS_SYN_FF=10312,HLS_SYN_LUT=46496,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [13:0] p_Val2_s_reg_1460;
reg   [13:0] p_Val2_s_reg_1460_pp0_iter1_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter2_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter3_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter4_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter5_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter6_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter7_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter8_reg;
reg  signed [13:0] p_Val2_s_reg_1460_pp0_iter9_reg;
wire  signed [13:0] p_Val2_13_fu_368_p4;
reg  signed [13:0] p_Val2_13_reg_1468;
reg  signed [13:0] p_Val2_13_reg_1468_pp0_iter1_reg;
wire  signed [21:0] sext_ln728_fu_378_p1;
reg  signed [21:0] sext_ln728_reg_1475;
wire  signed [13:0] p_Val2_1_fu_386_p4;
reg  signed [13:0] p_Val2_1_reg_1482;
reg   [13:0] p_Val2_1_reg_1482_pp0_iter1_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter2_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter3_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter4_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter5_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter6_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter7_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter8_reg;
reg  signed [13:0] p_Val2_1_reg_1482_pp0_iter9_reg;
wire  signed [21:0] sext_ln727_fu_396_p1;
reg  signed [21:0] sext_ln727_reg_1489;
reg   [13:0] trunc_ln_reg_1494;
reg  signed [13:0] p_Val2_4_reg_1499;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter1_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter2_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter3_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter4_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter5_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter6_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter7_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter8_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter9_reg;
reg  signed [13:0] p_Val2_4_reg_1499_pp0_iter10_reg;
reg  signed [13:0] p_Val2_5_reg_1505;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter1_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter2_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter3_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter4_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter5_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter6_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter7_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter8_reg;
reg  signed [13:0] p_Val2_5_reg_1505_pp0_iter9_reg;
reg   [13:0] trunc_ln708_5_reg_1519;
wire  signed [14:0] lhs_V_5_fu_475_p1;
reg  signed [14:0] lhs_V_5_reg_1524;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter1_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter2_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter3_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter4_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter5_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter6_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter7_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter8_reg;
reg  signed [14:0] lhs_V_5_reg_1524_pp0_iter9_reg;
wire  signed [22:0] grp_fu_1277_p4;
reg  signed [22:0] ret_V_15_reg_1529;
wire  signed [27:0] r_V_15_fu_1287_p2;
reg  signed [27:0] r_V_15_reg_1534;
wire  signed [21:0] grp_fu_1293_p3;
reg  signed [21:0] ret_V_26_reg_1544;
wire  signed [27:0] r_V_6_fu_1301_p2;
reg  signed [27:0] r_V_6_reg_1549;
wire  signed [21:0] sext_ln728_1_fu_505_p1;
reg  signed [21:0] sext_ln728_1_reg_1554;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter2_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter3_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter4_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter5_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter6_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter7_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter8_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter9_reg;
reg  signed [21:0] sext_ln728_1_reg_1554_pp0_iter10_reg;
(* use_dsp48 = "no" *) wire   [21:0] add_ln1192_8_fu_515_p2;
reg   [21:0] add_ln1192_8_reg_1560;
reg   [13:0] trunc_ln708_7_reg_1565;
wire  signed [45:0] mul_ln1118_fu_538_p2;
reg  signed [45:0] mul_ln1118_reg_1570;
wire   [13:0] add_ln703_fu_544_p2;
reg   [13:0] add_ln703_reg_1575;
reg   [13:0] trunc_ln708_s_reg_1580;
reg   [12:0] trunc_ln708_11_reg_1585;
wire   [43:0] mul_ln1118_5_fu_628_p2;
reg   [43:0] mul_ln1118_5_reg_1590;
reg   [13:0] trunc_ln708_14_reg_1595;
reg   [13:0] trunc_ln708_1_reg_1600;
reg   [13:0] trunc_ln708_8_reg_1610;
wire   [13:0] add_ln703_1_fu_715_p2;
reg   [13:0] add_ln703_1_reg_1615;
reg   [13:0] trunc_ln708_13_reg_1625;
wire  signed [21:0] mul_ln1192_2_fu_1348_p2;
reg  signed [21:0] mul_ln1192_2_reg_1630;
wire   [13:0] add_ln703_2_fu_742_p2;
reg   [13:0] add_ln703_2_reg_1635;
reg   [13:0] trunc_ln708_2_reg_1640;
wire   [9:0] grp_generic_sincos_14_6_s_fu_273_ap_return;
reg   [9:0] outsin_V_13_reg_1645;
reg   [9:0] outsin_V_13_reg_1645_pp0_iter9_reg;
reg   [9:0] outsin_V_13_reg_1645_pp0_iter10_reg;
wire   [9:0] grp_generic_sincos_14_6_s_fu_278_ap_return;
reg   [9:0] outsin_V_reg_1650;
wire   [9:0] grp_generic_sincos_14_6_s_fu_283_ap_return;
reg  signed [9:0] outsin_V_5_reg_1655;
wire   [32:0] ret_V_1_fu_788_p2;
reg   [32:0] ret_V_1_reg_1660;
wire  signed [19:0] grp_fu_1369_p3;
reg  signed [19:0] ret_V_3_reg_1665;
wire   [9:0] grp_generic_sincos_14_6_s_fu_288_ap_return;
reg  signed [9:0] outsin_V_19_reg_1670;
wire   [9:0] grp_generic_sincos_14_6_s_fu_293_ap_return;
reg   [9:0] outsin_V_20_reg_1675;
wire   [17:0] add_ln1192_9_fu_821_p2;
reg   [17:0] add_ln1192_9_reg_1680;
reg  signed [17:0] add_ln1192_9_reg_1680_pp0_iter11_reg;
wire   [9:0] grp_generic_sincos_14_6_s_fu_298_ap_return;
reg  signed [9:0] outsin_V_6_reg_1685;
reg  signed [9:0] outsin_V_6_reg_1685_pp0_iter11_reg;
reg  signed [9:0] outsin_V_6_reg_1685_pp0_iter12_reg;
wire  signed [22:0] r_V_10_fu_1386_p2;
reg  signed [22:0] r_V_10_reg_1692;
wire   [19:0] ret_V_13_fu_881_p2;
reg   [19:0] ret_V_13_reg_1697;
wire  signed [20:0] mul_ln728_fu_1392_p2;
reg  signed [20:0] mul_ln728_reg_1702;
wire   [9:0] grp_generic_sincos_14_6_s_fu_308_ap_return;
reg  signed [9:0] outsin_V_9_reg_1707;
wire   [9:0] grp_generic_sincos_14_6_s_fu_313_ap_return;
reg  signed [9:0] outsin_V_10_reg_1712;
wire   [14:0] ret_V_43_fu_890_p2;
reg   [14:0] ret_V_43_reg_1717;
wire   [9:0] grp_generic_sincos_14_6_s_fu_318_ap_return;
reg   [9:0] outsin_V_22_reg_1722;
wire   [9:0] grp_generic_sincos_14_6_s_fu_323_ap_return;
reg   [9:0] outsin_V_24_reg_1727;
wire   [50:0] r_V_4_fu_901_p2;
reg   [50:0] r_V_4_reg_1732;
wire   [14:0] add_ln1192_fu_920_p2;
reg   [14:0] add_ln1192_reg_1737;
wire  signed [21:0] grp_fu_1398_p3;
reg  signed [21:0] r_V_7_reg_1742;
wire   [37:0] add_ln1192_17_fu_1005_p2;
reg   [37:0] add_ln1192_17_reg_1747;
wire   [9:0] grp_generic_sincos_14_6_s_fu_333_ap_return;
reg   [9:0] outsin_V_8_reg_1752;
wire  signed [16:0] grp_fu_1412_p4;
reg  signed [16:0] ret_V_19_reg_1757;
wire   [23:0] ret_V_23_fu_1048_p2;
reg  signed [23:0] ret_V_23_reg_1762;
wire  signed [19:0] grp_fu_1431_p3;
reg  signed [19:0] ret_V_25_reg_1767;
wire   [10:0] ret_V_48_fu_1085_p2;
reg   [10:0] ret_V_48_reg_1772;
wire   [53:0] mul_ln700_fu_1097_p2;
reg   [53:0] mul_ln700_reg_1777;
wire  signed [39:0] r_V_9_fu_1439_p2;
reg  signed [39:0] r_V_9_reg_1782;
reg   [13:0] trunc_ln708_9_reg_1787;
reg   [13:0] trunc_ln708_10_reg_1792;
wire  signed [31:0] r_V_24_fu_1454_p2;
reg  signed [31:0] r_V_24_reg_1797;
wire   [9:0] grp_generic_sincos_14_6_s_fu_348_ap_return;
reg   [9:0] outsin_V_16_reg_1802;
reg    ap_block_pp0_stage0_subdone;
wire   [13:0] grp_generic_sincos_14_6_s_fu_273_in_V;
reg    grp_generic_sincos_14_6_s_fu_273_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call209;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call209;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call209;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call209;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call209;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call209;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call209;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call209;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call209;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call209;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call209;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call209;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call209;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call209;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
reg    grp_generic_sincos_14_6_s_fu_278_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call30;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call30;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call30;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call30;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call30;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call30;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call30;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call30;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
reg    grp_generic_sincos_14_6_s_fu_283_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call91;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call91;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call91;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call91;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call91;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call91;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call91;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call91;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call91;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call91;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call91;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call91;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call91;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call91;
reg    ap_block_pp0_stage0_11001_ignoreCallOp52;
reg    grp_generic_sincos_14_6_s_fu_288_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call68;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call68;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call68;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call68;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp86;
wire   [13:0] grp_generic_sincos_14_6_s_fu_293_in_V;
reg    grp_generic_sincos_14_6_s_fu_293_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call78;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call78;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call78;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call78;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp91;
reg    grp_generic_sincos_14_6_s_fu_298_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call101;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call101;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call101;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call101;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call101;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call101;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call101;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call101;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call101;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call101;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call101;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call101;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call101;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call101;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire   [9:0] grp_generic_sincos_14_6_s_fu_303_ap_return;
reg    grp_generic_sincos_14_6_s_fu_303_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call115;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call115;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call115;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call115;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call115;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call115;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call115;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call115;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call115;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call115;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call115;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call115;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call115;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call115;
reg    ap_block_pp0_stage0_11001_ignoreCallOp94;
reg    grp_generic_sincos_14_6_s_fu_308_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call158;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call158;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call158;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call158;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call158;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call158;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call158;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call158;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call158;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call158;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call158;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call158;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call158;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call158;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
reg    grp_generic_sincos_14_6_s_fu_313_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call170;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call170;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call170;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call170;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call170;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call170;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call170;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call170;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call170;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call170;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call170;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call170;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call170;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call170;
reg    ap_block_pp0_stage0_11001_ignoreCallOp98;
wire   [13:0] grp_generic_sincos_14_6_s_fu_318_in_V;
reg    grp_generic_sincos_14_6_s_fu_318_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call203;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call203;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call203;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call203;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call203;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call203;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call203;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call203;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call203;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call203;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call203;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call203;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call203;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call203;
reg    ap_block_pp0_stage0_11001_ignoreCallOp101;
reg    grp_generic_sincos_14_6_s_fu_323_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call226;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call226;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call226;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call226;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call226;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call226;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call226;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call226;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call226;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call226;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call226;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call226;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call226;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call226;
reg    ap_block_pp0_stage0_11001_ignoreCallOp106;
wire   [9:0] grp_generic_sincos_14_6_s_fu_328_ap_return;
reg    grp_generic_sincos_14_6_s_fu_328_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call47;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call47;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call47;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call47;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call47;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp108;
reg    grp_generic_sincos_14_6_s_fu_333_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call148;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call148;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call148;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call148;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call148;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call148;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call148;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call148;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call148;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call148;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call148;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call148;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call148;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call148;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire   [9:0] grp_generic_sincos_14_6_s_fu_338_ap_return;
reg    grp_generic_sincos_14_6_s_fu_338_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call185;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call185;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call185;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call185;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call185;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call185;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call185;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call185;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call185;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call185;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call185;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call185;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call185;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call185;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire   [9:0] grp_generic_sincos_14_6_s_fu_343_ap_return;
reg    grp_generic_sincos_14_6_s_fu_343_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call222;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call222;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call222;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call222;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call222;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call222;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call222;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call222;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call222;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call222;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call222;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call222;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call222;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call222;
reg    ap_block_pp0_stage0_11001_ignoreCallOp121;
reg    grp_generic_sincos_14_6_s_fu_348_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call236;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call236;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call236;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call236;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call236;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call236;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call236;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call236;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call236;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call236;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call236;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call236;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call236;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call236;
reg    ap_block_pp0_stage0_11001_ignoreCallOp144;
wire   [9:0] grp_generic_sincos_14_6_s_fu_353_ap_return;
reg    grp_generic_sincos_14_6_s_fu_353_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call62;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call62;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call62;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call62;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call62;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call62;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp147;
reg    ap_block_pp0_stage0_01001;
wire  signed [21:0] grp_fu_1268_p3;
wire   [12:0] tmp_6_fu_437_p4;
wire   [21:0] trunc_ln1_fu_447_p3;
wire   [21:0] add_ln1192_7_fu_455_p2;
wire   [21:0] lhs_V_1_fu_400_p3;
wire   [21:0] add_ln1192_30_fu_479_p2;
wire   [21:0] add_ln1192_28_fu_485_p2;
wire  signed [21:0] mul_ln1192_5_fu_1307_p2;
wire   [21:0] lhs_V_3_fu_508_p3;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_38_fu_520_p2;
wire  signed [22:0] mul_ln1118_fu_538_p0;
wire  signed [45:0] sext_ln1118_12_fu_535_p1;
wire  signed [22:0] mul_ln1118_fu_538_p1;
wire  signed [21:0] mul_ln700_2_fu_1322_p2;
wire  signed [29:0] mul_ln700_1_fu_1315_p2;
wire   [29:0] shl_ln1_fu_552_p3;
wire  signed [21:0] mul_ln728_4_fu_1328_p2;
(* use_dsp48 = "no" *) wire   [29:0] add_ln700_fu_559_p2;
wire   [29:0] rhs_V_5_fu_564_p3;
wire   [29:0] ret_V_41_fu_571_p2;
wire   [19:0] shl_ln1118_3_fu_587_p3;
wire   [15:0] shl_ln1118_4_fu_598_p3;
wire  signed [20:0] sext_ln1118_13_fu_594_p1;
wire  signed [20:0] sext_ln1118_14_fu_605_p1;
wire   [20:0] r_V_31_fu_609_p2;
wire  signed [21:0] mul_ln1118_5_fu_628_p0;
wire  signed [43:0] sext_ln1118_15_fu_625_p1;
wire  signed [21:0] mul_ln1118_5_fu_628_p1;
wire  signed [21:0] grp_fu_1334_p3;
wire  signed [29:0] mul_ln1192_fu_1341_p2;
wire   [29:0] lhs_V_2_fu_649_p3;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_32_fu_656_p2;
wire   [21:0] rhs_V_1_fu_671_p3;
wire   [21:0] sub_ln1192_fu_678_p2;
wire   [21:0] ret_V_36_fu_683_p2;
wire   [45:0] r_V_29_fu_700_p2;
wire  signed [43:0] r_V_34_fu_726_p1;
wire   [45:0] r_V_34_fu_726_p2;
wire  signed [21:0] grp_fu_1353_p3;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_34_fu_750_p2;
wire  signed [29:0] grp_fu_1361_p2;
wire   [27:0] trunc_ln1193_fu_771_p1;
wire  signed [32:0] sext_ln1118_fu_768_p1;
wire   [32:0] p_shl_fu_774_p3;
wire   [32:0] sub_ln1193_1_fu_782_p2;
wire  signed [16:0] r_V_26_fu_800_p3;
wire  signed [16:0] grp_fu_1377_p3;
wire  signed [17:0] sext_ln703_3_fu_814_p1;
wire  signed [17:0] sext_ln1192_5_fu_818_p1;
wire   [18:0] shl_ln_fu_830_p3;
wire  signed [19:0] sext_ln1118_8_fu_837_p1;
wire  signed [19:0] sext_ln1118_4_fu_807_p1;
wire   [14:0] shl_ln1118_1_fu_847_p3;
wire   [12:0] shl_ln1118_2_fu_859_p3;
wire  signed [15:0] sext_ln1118_9_fu_855_p1;
wire  signed [15:0] sext_ln1118_10_fu_867_p1;
wire   [15:0] r_V_28_fu_871_p2;
wire  signed [19:0] sext_ln703_4_fu_877_p1;
wire   [19:0] r_V_27_fu_841_p2;
wire  signed [14:0] rhs_V_6_fu_887_p1;
wire  signed [19:0] r_V_4_fu_901_p0;
wire  signed [32:0] r_V_4_fu_901_p1;
wire  signed [14:0] sext_ln1192_3_fu_910_p1;
wire  signed [14:0] sext_ln1192_2_fu_907_p1;
wire   [14:0] ret_V_33_fu_914_p2;
wire  signed [10:0] sext_ln703_1_fu_929_p1;
wire  signed [10:0] ret_V_10_fu_932_p2;
wire  signed [22:0] mul_ln1192_4_fu_948_p0;
wire  signed [19:0] mul_ln1192_4_fu_948_p1;
wire   [36:0] lhs_V_4_fu_954_p3;
wire  signed [37:0] sext_ln1192_10_fu_961_p1;
wire   [37:0] mul_ln1192_4_fu_948_p2;
wire  signed [21:0] mul_ln728_1_fu_1406_p2;
wire   [37:0] sub_ln1192_1_fu_965_p2;
wire   [37:0] rhs_V_2_fu_971_p3;
wire  signed [9:0] mul_ln728_2_fu_987_p1;
wire   [17:0] mul_ln728_2_fu_987_p2;
wire   [33:0] rhs_V_3_fu_993_p3;
wire   [37:0] add_ln1192_16_fu_978_p2;
wire  signed [37:0] sext_ln1192_11_fu_1001_p1;
wire  signed [22:0] lhs_V_6_fu_1020_p3;
wire   [17:0] rhs_V_8_fu_1031_p3;
wire  signed [23:0] grp_fu_1422_p3;
wire  signed [23:0] sext_ln728_6_fu_1039_p1;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_45_fu_1043_p2;
wire  signed [10:0] r_V_19_fu_1054_p1;
wire   [10:0] r_V_32_fu_1057_p2;
wire  signed [18:0] lhs_V_7_fu_1066_p3;
wire  signed [10:0] lhs_V_8_fu_1078_p1;
wire  signed [10:0] rhs_V_9_fu_1082_p1;
wire  signed [14:0] mul_ln700_fu_1097_p0;
wire  signed [50:0] mul_ln700_fu_1097_p1;
wire  signed [9:0] mul_ln728_3_fu_1112_p1;
wire   [17:0] mul_ln728_3_fu_1112_p2;
wire   [33:0] rhs_V_4_fu_1118_p3;
wire  signed [37:0] sext_ln1192_12_fu_1126_p1;
wire   [37:0] add_ln1192_19_fu_1130_p2;
wire   [37:0] ret_V_40_fu_1135_p2;
wire  signed [37:0] grp_fu_1445_p3;
wire  signed [11:0] sext_ln703_11_fu_1166_p1;
wire  signed [11:0] ret_V_29_fu_1169_p2;
wire   [49:0] rhs_V_fu_1182_p3;
wire  signed [53:0] sext_ln728_2_fu_1190_p1;
wire   [53:0] ret_V_35_fu_1194_p2;
wire  signed [9:0] mul_ln1192_3_fu_1216_p0;
wire  signed [39:0] mul_ln1192_3_fu_1216_p1;
wire   [45:0] mul_ln1192_3_fu_1216_p2;
wire   [45:0] ret_V_37_fu_1222_p2;
wire  signed [9:0] mul_ln1192_8_fu_1245_p0;
wire  signed [31:0] mul_ln1192_8_fu_1245_p1;
wire   [37:0] mul_ln1192_8_fu_1245_p2;
wire   [37:0] ret_V_49_fu_1251_p2;
wire  signed [8:0] grp_fu_1268_p0;
wire   [8:0] grp_fu_1277_p2;
wire   [17:0] grp_fu_1277_p3;
wire  signed [13:0] r_V_15_fu_1287_p0;
wire  signed [27:0] r_V_14_fu_471_p1;
wire  signed [13:0] r_V_15_fu_1287_p1;
wire   [8:0] grp_fu_1293_p0;
wire   [17:0] grp_fu_1293_p2;
wire  signed [13:0] r_V_6_fu_1301_p0;
wire  signed [27:0] r_V_5_fu_502_p1;
wire  signed [13:0] r_V_6_fu_1301_p1;
wire  signed [13:0] mul_ln1192_5_fu_1307_p0;
wire  signed [13:0] mul_ln1192_5_fu_1307_p1;
wire   [10:0] mul_ln700_1_fu_1315_p0;
wire   [10:0] mul_ln700_2_fu_1322_p0;
wire  signed [13:0] mul_ln700_2_fu_1322_p1;
wire   [11:0] mul_ln728_4_fu_1328_p0;
wire  signed [13:0] mul_ln728_4_fu_1328_p1;
wire  signed [13:0] grp_fu_1334_p0;
wire  signed [13:0] grp_fu_1334_p1;
wire  signed [16:0] grp_fu_1334_p2;
wire   [8:0] mul_ln1192_2_fu_1348_p0;
wire  signed [13:0] mul_ln1192_2_fu_1348_p1;
wire  signed [8:0] grp_fu_1353_p0;
wire  signed [8:0] grp_fu_1361_p0;
wire  signed [9:0] grp_fu_1369_p0;
wire  signed [19:0] r_V_2_fu_794_p1;
wire  signed [9:0] grp_fu_1369_p1;
wire  signed [14:0] grp_fu_1369_p2;
wire   [7:0] grp_fu_1377_p0;
wire  signed [13:0] grp_fu_1377_p2;
wire   [8:0] r_V_10_fu_1386_p0;
wire  signed [7:0] mul_ln728_fu_1392_p0;
wire  signed [9:0] grp_fu_1398_p0;
wire   [8:0] mul_ln728_1_fu_1406_p0;
wire  signed [13:0] mul_ln728_1_fu_1406_p1;
wire   [6:0] grp_fu_1412_p2;
wire  signed [11:0] grp_fu_1412_p3;
wire  signed [9:0] grp_fu_1422_p0;
wire  signed [19:0] r_V_16_fu_1017_p1;
wire  signed [9:0] grp_fu_1422_p1;
wire  signed [9:0] grp_fu_1431_p0;
wire  signed [19:0] r_V_21_fu_1063_p1;
wire  signed [9:0] grp_fu_1431_p1;
wire  signed [32:0] grp_fu_1445_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_273_in_V),
    .ap_return(grp_generic_sincos_14_6_s_fu_273_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_273_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1494),
    .ap_return(grp_generic_sincos_14_6_s_fu_278_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_278_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_5_reg_1519),
    .ap_return(grp_generic_sincos_14_6_s_fu_283_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_283_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_s_reg_1460_pp0_iter1_reg),
    .ap_return(grp_generic_sincos_14_6_s_fu_288_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_288_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_293_in_V),
    .ap_return(grp_generic_sincos_14_6_s_fu_293_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_293_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_1_reg_1482_pp0_iter1_reg),
    .ap_return(grp_generic_sincos_14_6_s_fu_298_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_298_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1565),
    .ap_return(grp_generic_sincos_14_6_s_fu_303_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_303_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_reg_1575),
    .ap_return(grp_generic_sincos_14_6_s_fu_308_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_308_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1580),
    .ap_return(grp_generic_sincos_14_6_s_fu_313_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_313_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_318_in_V),
    .ap_return(grp_generic_sincos_14_6_s_fu_318_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_318_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_323(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_14_reg_1595),
    .ap_return(grp_generic_sincos_14_6_s_fu_323_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_323_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_328(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1600),
    .ap_return(grp_generic_sincos_14_6_s_fu_328_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_328_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_8_reg_1610),
    .ap_return(grp_generic_sincos_14_6_s_fu_333_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_333_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_1_reg_1615),
    .ap_return(grp_generic_sincos_14_6_s_fu_338_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_338_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_343(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_13_reg_1625),
    .ap_return(grp_generic_sincos_14_6_s_fu_343_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_343_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_2_reg_1635),
    .ap_return(grp_generic_sincos_14_6_s_fu_348_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_348_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1640),
    .ap_return(grp_generic_sincos_14_6_s_fu_353_ap_return),
    .ap_ce(grp_generic_sincos_14_6_s_fu_353_ap_ce)
);

myproject_mac_muladd_9s_14s_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9s_14s_22ns_22_1_1_U7(
    .din0(grp_fu_1268_p0),
    .din1(p_Val2_13_fu_368_p4),
    .din2(lhs_V_1_fu_400_p3),
    .dout(grp_fu_1268_p3)
);

myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 23 ))
myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1_U8(
    .din0(p_Val2_1_fu_386_p4),
    .din1(p_Val2_13_fu_368_p4),
    .din2(grp_fu_1277_p2),
    .din3(grp_fu_1277_p3),
    .dout(grp_fu_1277_p4)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U9(
    .din0(r_V_15_fu_1287_p0),
    .din1(r_V_15_fu_1287_p1),
    .dout(r_V_15_fu_1287_p2)
);

myproject_mac_muladd_9ns_14s_18ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9ns_14s_18ns_22_1_1_U10(
    .din0(grp_fu_1293_p0),
    .din1(p_Val2_1_fu_386_p4),
    .din2(grp_fu_1293_p2),
    .dout(grp_fu_1293_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U11(
    .din0(r_V_6_fu_1301_p0),
    .din1(r_V_6_fu_1301_p1),
    .dout(r_V_6_fu_1301_p2)
);

myproject_mul_mul_14s_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_14s_22_1_1_U12(
    .din0(mul_ln1192_5_fu_1307_p0),
    .din1(mul_ln1192_5_fu_1307_p1),
    .dout(mul_ln1192_5_fu_1307_p2)
);

myproject_mul_mul_11ns_28s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_11ns_28s_30_1_1_U13(
    .din0(mul_ln700_1_fu_1315_p0),
    .din1(r_V_15_reg_1534),
    .dout(mul_ln700_1_fu_1315_p2)
);

myproject_mul_mul_11ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11ns_14s_22_1_1_U14(
    .din0(mul_ln700_2_fu_1322_p0),
    .din1(mul_ln700_2_fu_1322_p1),
    .dout(mul_ln700_2_fu_1322_p2)
);

myproject_mul_mul_12ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_12ns_14s_22_1_1_U15(
    .din0(mul_ln728_4_fu_1328_p0),
    .din1(mul_ln728_4_fu_1328_p1),
    .dout(mul_ln728_4_fu_1328_p2)
);

myproject_mac_muladd_14s_14s_17s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_14s_17s_22_1_1_U16(
    .din0(grp_fu_1334_p0),
    .din1(grp_fu_1334_p1),
    .din2(grp_fu_1334_p2),
    .dout(grp_fu_1334_p3)
);

myproject_mul_mul_14s_28s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_14s_28s_30_1_1_U17(
    .din0(p_Val2_s_reg_1460_pp0_iter1_reg),
    .din1(r_V_6_reg_1549),
    .dout(mul_ln1192_fu_1341_p2)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U18(
    .din0(mul_ln1192_2_fu_1348_p0),
    .din1(mul_ln1192_2_fu_1348_p1),
    .dout(mul_ln1192_2_fu_1348_p2)
);

myproject_mac_muladd_9s_14s_22s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_9s_14s_22s_22_1_1_U19(
    .din0(grp_fu_1353_p0),
    .din1(p_Val2_5_reg_1505_pp0_iter3_reg),
    .din2(mul_ln1192_2_reg_1630),
    .dout(grp_fu_1353_p3)
);

myproject_am_addmul_9s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_9s_14s_30_1_1_U20(
    .din0(grp_fu_1361_p0),
    .din1(p_Val2_s_reg_1460_pp0_iter9_reg),
    .dout(grp_fu_1361_p2)
);

myproject_mac_muladd_10s_10s_15s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_10s_10s_15s_20_1_1_U21(
    .din0(grp_fu_1369_p0),
    .din1(grp_fu_1369_p1),
    .din2(grp_fu_1369_p2),
    .dout(grp_fu_1369_p3)
);

myproject_mac_muladd_8ns_10s_14s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 17 ))
myproject_mac_muladd_8ns_10s_14s_17_1_1_U22(
    .din0(grp_fu_1377_p0),
    .din1(outsin_V_5_reg_1655),
    .din2(grp_fu_1377_p2),
    .dout(grp_fu_1377_p3)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U23(
    .din0(r_V_10_fu_1386_p0),
    .din1(p_Val2_5_reg_1505_pp0_iter9_reg),
    .dout(r_V_10_fu_1386_p2)
);

myproject_mul_mul_8s_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_8s_14s_21_1_1_U24(
    .din0(mul_ln728_fu_1392_p0),
    .din1(p_Val2_1_reg_1482_pp0_iter9_reg),
    .dout(mul_ln728_fu_1392_p2)
);

myproject_am_addmul_10s_10s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_am_addmul_10s_10s_11s_22_1_1_U25(
    .din0(grp_fu_1398_p0),
    .din1(outsin_V_19_reg_1670),
    .din2(ret_V_10_fu_932_p2),
    .dout(grp_fu_1398_p3)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U26(
    .din0(mul_ln728_1_fu_1406_p0),
    .din1(mul_ln728_1_fu_1406_p1),
    .dout(mul_ln728_1_fu_1406_p2)
);

myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 12 ),
    .dout_WIDTH( 17 ))
myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1_U27(
    .din0(outsin_V_9_reg_1707),
    .din1(outsin_V_10_reg_1712),
    .din2(grp_fu_1412_p2),
    .din3(grp_fu_1412_p3),
    .dout(grp_fu_1412_p4)
);

myproject_mac_muladd_10s_10s_23s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_10s_10s_23s_24_1_1_U28(
    .din0(grp_fu_1422_p0),
    .din1(grp_fu_1422_p1),
    .din2(lhs_V_6_fu_1020_p3),
    .dout(grp_fu_1422_p3)
);

myproject_mac_muladd_10s_10s_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_10s_10s_19s_20_1_1_U29(
    .din0(grp_fu_1431_p0),
    .din1(grp_fu_1431_p1),
    .din2(lhs_V_7_fu_1066_p3),
    .dout(grp_fu_1431_p3)
);

myproject_mul_mul_18s_22s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 40 ))
myproject_mul_mul_18s_22s_40_1_1_U30(
    .din0(add_ln1192_9_reg_1680_pp0_iter11_reg),
    .din1(r_V_7_reg_1742),
    .dout(r_V_9_fu_1439_p2)
);

myproject_mac_muladd_17s_24s_33s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 38 ))
myproject_mac_muladd_17s_24s_33s_38_1_1_U31(
    .din0(ret_V_19_reg_1757),
    .din1(ret_V_23_reg_1762),
    .din2(grp_fu_1445_p2),
    .dout(grp_fu_1445_p3)
);

myproject_mul_mul_12s_20s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_12s_20s_32_1_1_U32(
    .din0(ret_V_29_fu_1169_p2),
    .din1(ret_V_25_reg_1767),
    .dout(r_V_24_fu_1454_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_17_reg_1747[37 : 3] <= add_ln1192_17_fu_1005_p2[37 : 3];
        add_ln1192_9_reg_1680 <= add_ln1192_9_fu_821_p2;
        add_ln1192_9_reg_1680_pp0_iter11_reg <= add_ln1192_9_reg_1680;
        add_ln1192_reg_1737 <= add_ln1192_fu_920_p2;
        add_ln703_1_reg_1615 <= add_ln703_1_fu_715_p2;
        add_ln703_2_reg_1635 <= add_ln703_2_fu_742_p2;
        lhs_V_5_reg_1524_pp0_iter2_reg <= lhs_V_5_reg_1524_pp0_iter1_reg;
        lhs_V_5_reg_1524_pp0_iter3_reg <= lhs_V_5_reg_1524_pp0_iter2_reg;
        lhs_V_5_reg_1524_pp0_iter4_reg <= lhs_V_5_reg_1524_pp0_iter3_reg;
        lhs_V_5_reg_1524_pp0_iter5_reg <= lhs_V_5_reg_1524_pp0_iter4_reg;
        lhs_V_5_reg_1524_pp0_iter6_reg <= lhs_V_5_reg_1524_pp0_iter5_reg;
        lhs_V_5_reg_1524_pp0_iter7_reg <= lhs_V_5_reg_1524_pp0_iter6_reg;
        lhs_V_5_reg_1524_pp0_iter8_reg <= lhs_V_5_reg_1524_pp0_iter7_reg;
        lhs_V_5_reg_1524_pp0_iter9_reg <= lhs_V_5_reg_1524_pp0_iter8_reg;
        mul_ln1192_2_reg_1630 <= mul_ln1192_2_fu_1348_p2;
        mul_ln700_reg_1777 <= mul_ln700_fu_1097_p2;
        mul_ln728_reg_1702 <= mul_ln728_fu_1392_p2;
        outsin_V_10_reg_1712 <= grp_generic_sincos_14_6_s_fu_313_ap_return;
        outsin_V_13_reg_1645 <= grp_generic_sincos_14_6_s_fu_273_ap_return;
        outsin_V_13_reg_1645_pp0_iter10_reg <= outsin_V_13_reg_1645_pp0_iter9_reg;
        outsin_V_13_reg_1645_pp0_iter9_reg <= outsin_V_13_reg_1645;
        outsin_V_16_reg_1802 <= grp_generic_sincos_14_6_s_fu_348_ap_return;
        outsin_V_19_reg_1670 <= grp_generic_sincos_14_6_s_fu_288_ap_return;
        outsin_V_20_reg_1675 <= grp_generic_sincos_14_6_s_fu_293_ap_return;
        outsin_V_22_reg_1722 <= grp_generic_sincos_14_6_s_fu_318_ap_return;
        outsin_V_24_reg_1727 <= grp_generic_sincos_14_6_s_fu_323_ap_return;
        outsin_V_5_reg_1655 <= grp_generic_sincos_14_6_s_fu_283_ap_return;
        outsin_V_6_reg_1685 <= grp_generic_sincos_14_6_s_fu_298_ap_return;
        outsin_V_6_reg_1685_pp0_iter11_reg <= outsin_V_6_reg_1685;
        outsin_V_6_reg_1685_pp0_iter12_reg <= outsin_V_6_reg_1685_pp0_iter11_reg;
        outsin_V_8_reg_1752 <= grp_generic_sincos_14_6_s_fu_333_ap_return;
        outsin_V_9_reg_1707 <= grp_generic_sincos_14_6_s_fu_308_ap_return;
        outsin_V_reg_1650 <= grp_generic_sincos_14_6_s_fu_278_ap_return;
        p_Val2_1_reg_1482_pp0_iter2_reg <= p_Val2_1_reg_1482_pp0_iter1_reg;
        p_Val2_1_reg_1482_pp0_iter3_reg <= p_Val2_1_reg_1482_pp0_iter2_reg;
        p_Val2_1_reg_1482_pp0_iter4_reg <= p_Val2_1_reg_1482_pp0_iter3_reg;
        p_Val2_1_reg_1482_pp0_iter5_reg <= p_Val2_1_reg_1482_pp0_iter4_reg;
        p_Val2_1_reg_1482_pp0_iter6_reg <= p_Val2_1_reg_1482_pp0_iter5_reg;
        p_Val2_1_reg_1482_pp0_iter7_reg <= p_Val2_1_reg_1482_pp0_iter6_reg;
        p_Val2_1_reg_1482_pp0_iter8_reg <= p_Val2_1_reg_1482_pp0_iter7_reg;
        p_Val2_1_reg_1482_pp0_iter9_reg <= p_Val2_1_reg_1482_pp0_iter8_reg;
        p_Val2_4_reg_1499_pp0_iter10_reg <= p_Val2_4_reg_1499_pp0_iter9_reg;
        p_Val2_4_reg_1499_pp0_iter2_reg <= p_Val2_4_reg_1499_pp0_iter1_reg;
        p_Val2_4_reg_1499_pp0_iter3_reg <= p_Val2_4_reg_1499_pp0_iter2_reg;
        p_Val2_4_reg_1499_pp0_iter4_reg <= p_Val2_4_reg_1499_pp0_iter3_reg;
        p_Val2_4_reg_1499_pp0_iter5_reg <= p_Val2_4_reg_1499_pp0_iter4_reg;
        p_Val2_4_reg_1499_pp0_iter6_reg <= p_Val2_4_reg_1499_pp0_iter5_reg;
        p_Val2_4_reg_1499_pp0_iter7_reg <= p_Val2_4_reg_1499_pp0_iter6_reg;
        p_Val2_4_reg_1499_pp0_iter8_reg <= p_Val2_4_reg_1499_pp0_iter7_reg;
        p_Val2_4_reg_1499_pp0_iter9_reg <= p_Val2_4_reg_1499_pp0_iter8_reg;
        p_Val2_5_reg_1505_pp0_iter2_reg <= p_Val2_5_reg_1505_pp0_iter1_reg;
        p_Val2_5_reg_1505_pp0_iter3_reg <= p_Val2_5_reg_1505_pp0_iter2_reg;
        p_Val2_5_reg_1505_pp0_iter4_reg <= p_Val2_5_reg_1505_pp0_iter3_reg;
        p_Val2_5_reg_1505_pp0_iter5_reg <= p_Val2_5_reg_1505_pp0_iter4_reg;
        p_Val2_5_reg_1505_pp0_iter6_reg <= p_Val2_5_reg_1505_pp0_iter5_reg;
        p_Val2_5_reg_1505_pp0_iter7_reg <= p_Val2_5_reg_1505_pp0_iter6_reg;
        p_Val2_5_reg_1505_pp0_iter8_reg <= p_Val2_5_reg_1505_pp0_iter7_reg;
        p_Val2_5_reg_1505_pp0_iter9_reg <= p_Val2_5_reg_1505_pp0_iter8_reg;
        p_Val2_s_reg_1460_pp0_iter2_reg <= p_Val2_s_reg_1460_pp0_iter1_reg;
        p_Val2_s_reg_1460_pp0_iter3_reg <= p_Val2_s_reg_1460_pp0_iter2_reg;
        p_Val2_s_reg_1460_pp0_iter4_reg <= p_Val2_s_reg_1460_pp0_iter3_reg;
        p_Val2_s_reg_1460_pp0_iter5_reg <= p_Val2_s_reg_1460_pp0_iter4_reg;
        p_Val2_s_reg_1460_pp0_iter6_reg <= p_Val2_s_reg_1460_pp0_iter5_reg;
        p_Val2_s_reg_1460_pp0_iter7_reg <= p_Val2_s_reg_1460_pp0_iter6_reg;
        p_Val2_s_reg_1460_pp0_iter8_reg <= p_Val2_s_reg_1460_pp0_iter7_reg;
        p_Val2_s_reg_1460_pp0_iter9_reg <= p_Val2_s_reg_1460_pp0_iter8_reg;
        r_V_10_reg_1692 <= r_V_10_fu_1386_p2;
        r_V_24_reg_1797 <= r_V_24_fu_1454_p2;
        r_V_4_reg_1732 <= r_V_4_fu_901_p2;
        r_V_9_reg_1782 <= r_V_9_fu_1439_p2;
        ret_V_13_reg_1697[19 : 3] <= ret_V_13_fu_881_p2[19 : 3];
        ret_V_1_reg_1660 <= ret_V_1_fu_788_p2;
        ret_V_23_reg_1762 <= ret_V_23_fu_1048_p2;
        ret_V_43_reg_1717 <= ret_V_43_fu_890_p2;
        ret_V_48_reg_1772 <= ret_V_48_fu_1085_p2;
        sext_ln728_1_reg_1554_pp0_iter10_reg <= sext_ln728_1_reg_1554_pp0_iter9_reg;
        sext_ln728_1_reg_1554_pp0_iter2_reg <= sext_ln728_1_reg_1554;
        sext_ln728_1_reg_1554_pp0_iter3_reg <= sext_ln728_1_reg_1554_pp0_iter2_reg;
        sext_ln728_1_reg_1554_pp0_iter4_reg <= sext_ln728_1_reg_1554_pp0_iter3_reg;
        sext_ln728_1_reg_1554_pp0_iter5_reg <= sext_ln728_1_reg_1554_pp0_iter4_reg;
        sext_ln728_1_reg_1554_pp0_iter6_reg <= sext_ln728_1_reg_1554_pp0_iter5_reg;
        sext_ln728_1_reg_1554_pp0_iter7_reg <= sext_ln728_1_reg_1554_pp0_iter6_reg;
        sext_ln728_1_reg_1554_pp0_iter8_reg <= sext_ln728_1_reg_1554_pp0_iter7_reg;
        sext_ln728_1_reg_1554_pp0_iter9_reg <= sext_ln728_1_reg_1554_pp0_iter8_reg;
        trunc_ln708_10_reg_1792 <= {{grp_fu_1445_p3[37:24]}};
        trunc_ln708_13_reg_1625 <= {{r_V_34_fu_726_p2[45:32]}};
        trunc_ln708_1_reg_1600 <= {{ret_V_32_fu_656_p2[29:16]}};
        trunc_ln708_2_reg_1640 <= {{ret_V_34_fu_750_p2[21:8]}};
        trunc_ln708_8_reg_1610 <= {{r_V_29_fu_700_p2[45:32]}};
        trunc_ln708_9_reg_1787 <= {{ret_V_40_fu_1135_p2[37:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_8_reg_1560 <= add_ln1192_8_fu_515_p2;
        add_ln703_reg_1575 <= add_ln703_fu_544_p2;
        lhs_V_5_reg_1524 <= lhs_V_5_fu_475_p1;
        lhs_V_5_reg_1524_pp0_iter1_reg <= lhs_V_5_reg_1524;
        mul_ln1118_5_reg_1590 <= mul_ln1118_5_fu_628_p2;
        mul_ln1118_reg_1570 <= mul_ln1118_fu_538_p2;
        p_Val2_13_reg_1468 <= {{x_V_in_sig[55:42]}};
        p_Val2_13_reg_1468_pp0_iter1_reg <= p_Val2_13_reg_1468;
        p_Val2_1_reg_1482 <= {{x_V_in_sig[209:196]}};
        p_Val2_1_reg_1482_pp0_iter1_reg <= p_Val2_1_reg_1482;
        p_Val2_4_reg_1499 <= {{x_V_in_sig[69:56]}};
        p_Val2_4_reg_1499_pp0_iter1_reg <= p_Val2_4_reg_1499;
        p_Val2_5_reg_1505 <= {{x_V_in_sig[223:210]}};
        p_Val2_5_reg_1505_pp0_iter1_reg <= p_Val2_5_reg_1505;
        p_Val2_s_reg_1460 <= {{x_V_in_sig[41:28]}};
        p_Val2_s_reg_1460_pp0_iter1_reg <= p_Val2_s_reg_1460;
        r_V_15_reg_1534 <= r_V_15_fu_1287_p2;
        r_V_6_reg_1549 <= r_V_6_fu_1301_p2;
        sext_ln727_reg_1489 <= sext_ln727_fu_396_p1;
        sext_ln728_1_reg_1554 <= sext_ln728_1_fu_505_p1;
        sext_ln728_reg_1475 <= sext_ln728_fu_378_p1;
        trunc_ln708_11_reg_1585 <= {{r_V_31_fu_609_p2[20:8]}};
        trunc_ln708_14_reg_1595 <= {{grp_fu_1334_p3[21:8]}};
        trunc_ln708_5_reg_1519 <= {{add_ln1192_7_fu_455_p2[21:8]}};
        trunc_ln708_7_reg_1565 <= {{ret_V_38_fu_520_p2[21:8]}};
        trunc_ln708_s_reg_1580 <= {{ret_V_41_fu_571_p2[29:16]}};
        trunc_ln_reg_1494 <= {{grp_fu_1268_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        r_V_7_reg_1742 <= grp_fu_1398_p3;
        ret_V_19_reg_1757 <= grp_fu_1412_p4;
        ret_V_25_reg_1767 <= grp_fu_1431_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_15_reg_1529 <= grp_fu_1277_p4;
        ret_V_26_reg_1544 <= grp_fu_1293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ret_V_3_reg_1665 <= grp_fu_1369_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_273_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_273_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_278_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_283_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_283_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_288_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_288_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_293_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_293_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_298_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_298_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_303_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_308_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_308_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_313_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_313_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_318_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_323_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_323_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp108) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_328_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_328_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_333_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_333_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_338_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_343_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_343_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp144) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_348_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_348_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp147) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_353_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_353_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_16_fu_978_p2 = (sub_ln1192_1_fu_965_p2 + rhs_V_2_fu_971_p3);

assign add_ln1192_17_fu_1005_p2 = ($signed(add_ln1192_16_fu_978_p2) + $signed(sext_ln1192_11_fu_1001_p1));

assign add_ln1192_19_fu_1130_p2 = ($signed(add_ln1192_17_reg_1747) + $signed(sext_ln1192_12_fu_1126_p1));

assign add_ln1192_28_fu_485_p2 = (lhs_V_1_fu_400_p3 + add_ln1192_30_fu_479_p2);

assign add_ln1192_30_fu_479_p2 = ($signed(22'd4083200) + $signed(trunc_ln1_fu_447_p3));

assign add_ln1192_7_fu_455_p2 = ($signed(22'd4180736) + $signed(trunc_ln1_fu_447_p3));

assign add_ln1192_8_fu_515_p2 = ($signed(mul_ln1192_5_fu_1307_p2) + $signed(lhs_V_3_fu_508_p3));

assign add_ln1192_9_fu_821_p2 = ($signed(sext_ln703_3_fu_814_p1) + $signed(sext_ln1192_5_fu_818_p1));

assign add_ln1192_fu_920_p2 = (15'd1001 + ret_V_33_fu_914_p2);

assign add_ln700_fu_559_p2 = ($signed(mul_ln700_1_fu_1315_p2) + $signed(shl_ln1_fu_552_p3));

assign add_ln703_1_fu_715_p2 = ($signed(p_Val2_5_reg_1505_pp0_iter1_reg) + $signed(p_Val2_13_reg_1468_pp0_iter1_reg));

assign add_ln703_2_fu_742_p2 = ($signed(14'd377) + $signed(p_Val2_1_reg_1482_pp0_iter2_reg));

assign add_ln703_fu_544_p2 = ($signed(14'd16205) + $signed(p_Val2_13_reg_1468));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp106 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp108 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp121 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp144 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp147 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp52 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp86 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp91 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp94 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp98 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call91 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call101 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call115 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call148 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call158 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call170 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call185 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call203 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call209 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call222 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call226 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call236 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call30 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call47 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call62 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call91 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call101 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call148 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call158 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call185 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call203 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call209 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call222 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call236 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1268_p0 = 22'd4194145;

assign grp_fu_1277_p2 = 23'd163;

assign grp_fu_1277_p3 = 23'd65536;

assign grp_fu_1293_p0 = 22'd238;

assign grp_fu_1293_p2 = 22'd65536;

assign grp_fu_1334_p0 = sext_ln728_reg_1475;

assign grp_fu_1334_p1 = sext_ln728_reg_1475;

assign grp_fu_1334_p2 = 22'd4160512;

assign grp_fu_1353_p0 = 22'd4194105;

assign grp_fu_1361_p0 = 15'd32532;

assign grp_fu_1369_p0 = r_V_2_fu_794_p1;

assign grp_fu_1369_p1 = r_V_2_fu_794_p1;

assign grp_fu_1369_p2 = 20'd1040128;

assign grp_fu_1377_p0 = 17'd77;

assign grp_fu_1377_p2 = 17'd125696;

assign grp_fu_1398_p0 = 11'd1696;

assign grp_fu_1412_p2 = 17'd45;

assign grp_fu_1412_p3 = 17'd129792;

assign grp_fu_1422_p0 = r_V_16_fu_1017_p1;

assign grp_fu_1422_p1 = r_V_16_fu_1017_p1;

assign grp_fu_1431_p0 = r_V_21_fu_1063_p1;

assign grp_fu_1431_p1 = r_V_21_fu_1063_p1;

assign grp_fu_1445_p2 = 38'd270801043456;

assign grp_generic_sincos_14_6_s_fu_273_in_V = {{add_ln1192_28_fu_485_p2[21:8]}};

assign grp_generic_sincos_14_6_s_fu_293_in_V = {{ret_V_36_fu_683_p2[21:8]}};

assign grp_generic_sincos_14_6_s_fu_318_in_V = $signed(trunc_ln708_11_reg_1585);

assign lhs_V_1_fu_400_p3 = {{p_Val2_1_fu_386_p4}, {8'd0}};

assign lhs_V_2_fu_649_p3 = {{p_Val2_5_reg_1505_pp0_iter1_reg}, {16'd0}};

assign lhs_V_3_fu_508_p3 = {{p_Val2_5_reg_1505}, {8'd0}};

assign lhs_V_4_fu_954_p3 = {{mul_ln728_reg_1702}, {16'd0}};

assign lhs_V_5_fu_475_p1 = p_Val2_1_fu_386_p4;

assign lhs_V_6_fu_1020_p3 = {{ret_V_43_reg_1717}, {8'd0}};

assign lhs_V_7_fu_1066_p3 = {{r_V_32_fu_1057_p2}, {8'd0}};

assign lhs_V_8_fu_1078_p1 = $signed(grp_generic_sincos_14_6_s_fu_343_ap_return);

assign mul_ln1118_5_fu_628_p0 = sext_ln1118_15_fu_625_p1;

assign mul_ln1118_5_fu_628_p1 = sext_ln1118_15_fu_625_p1;

assign mul_ln1118_5_fu_628_p2 = ($signed(mul_ln1118_5_fu_628_p0) * $signed(mul_ln1118_5_fu_628_p1));

assign mul_ln1118_fu_538_p0 = sext_ln1118_12_fu_535_p1;

assign mul_ln1118_fu_538_p1 = sext_ln1118_12_fu_535_p1;

assign mul_ln1118_fu_538_p2 = ($signed(mul_ln1118_fu_538_p0) * $signed(mul_ln1118_fu_538_p1));

assign mul_ln1192_2_fu_1348_p0 = 22'd199;

assign mul_ln1192_2_fu_1348_p1 = sext_ln728_1_reg_1554_pp0_iter2_reg;

assign mul_ln1192_3_fu_1216_p0 = outsin_V_6_reg_1685_pp0_iter12_reg;

assign mul_ln1192_3_fu_1216_p1 = r_V_9_reg_1782;

assign mul_ln1192_3_fu_1216_p2 = ($signed(mul_ln1192_3_fu_1216_p0) * $signed(mul_ln1192_3_fu_1216_p1));

assign mul_ln1192_4_fu_948_p0 = r_V_10_reg_1692;

assign mul_ln1192_4_fu_948_p1 = ret_V_13_reg_1697;

assign mul_ln1192_4_fu_948_p2 = ($signed(mul_ln1192_4_fu_948_p0) * $signed(mul_ln1192_4_fu_948_p1));

assign mul_ln1192_5_fu_1307_p0 = sext_ln728_1_fu_505_p1;

assign mul_ln1192_5_fu_1307_p1 = sext_ln728_1_fu_505_p1;

assign mul_ln1192_8_fu_1245_p0 = outsin_V_16_reg_1802;

assign mul_ln1192_8_fu_1245_p1 = r_V_24_reg_1797;

assign mul_ln1192_8_fu_1245_p2 = ($signed(mul_ln1192_8_fu_1245_p0) * $signed(mul_ln1192_8_fu_1245_p1));

assign mul_ln700_1_fu_1315_p0 = 30'd840;

assign mul_ln700_2_fu_1322_p0 = 22'd840;

assign mul_ln700_2_fu_1322_p1 = sext_ln727_reg_1489;

assign mul_ln700_fu_1097_p0 = add_ln1192_reg_1737;

assign mul_ln700_fu_1097_p1 = r_V_4_reg_1732;

assign mul_ln700_fu_1097_p2 = ($signed(mul_ln700_fu_1097_p0) * $signed(mul_ln700_fu_1097_p1));

assign mul_ln728_1_fu_1406_p0 = 22'd141;

assign mul_ln728_1_fu_1406_p1 = sext_ln728_1_reg_1554_pp0_iter10_reg;

assign mul_ln728_2_fu_987_p1 = outsin_V_6_reg_1685;

assign mul_ln728_2_fu_987_p2 = ($signed({{1'b0}, {18'd138}}) * $signed(mul_ln728_2_fu_987_p1));

assign mul_ln728_3_fu_1112_p1 = outsin_V_8_reg_1752;

assign mul_ln728_3_fu_1112_p2 = ($signed({{1'b0}, {18'd138}}) * $signed(mul_ln728_3_fu_1112_p1));

assign mul_ln728_4_fu_1328_p0 = 22'd1680;

assign mul_ln728_4_fu_1328_p1 = sext_ln728_reg_1475;

assign mul_ln728_fu_1392_p0 = 21'd2097082;

assign p_Val2_13_fu_368_p4 = {{x_V_in_sig[55:42]}};

assign p_Val2_1_fu_386_p4 = {{x_V_in_sig[209:196]}};

assign p_shl_fu_774_p3 = {{trunc_ln1193_fu_771_p1}, {5'd0}};

assign r_V_10_fu_1386_p0 = 23'd137;

assign r_V_14_fu_471_p1 = p_Val2_1_fu_386_p4;

assign r_V_15_fu_1287_p0 = r_V_14_fu_471_p1;

assign r_V_15_fu_1287_p1 = r_V_14_fu_471_p1;

assign r_V_16_fu_1017_p1 = outsin_V_6_reg_1685;

assign r_V_19_fu_1054_p1 = $signed(outsin_V_22_reg_1722);

assign r_V_21_fu_1063_p1 = $signed(outsin_V_13_reg_1645_pp0_iter10_reg);

assign r_V_26_fu_800_p3 = {{p_Val2_5_reg_1505_pp0_iter9_reg}, {3'd0}};

assign r_V_27_fu_841_p2 = ($signed(sext_ln1118_8_fu_837_p1) - $signed(sext_ln1118_4_fu_807_p1));

assign r_V_28_fu_871_p2 = ($signed(sext_ln1118_9_fu_855_p1) - $signed(sext_ln1118_10_fu_867_p1));

assign r_V_29_fu_700_p2 = ($signed({{1'b0}, {46'd627}}) * $signed(mul_ln1118_reg_1570));

assign r_V_2_fu_794_p1 = $signed(outsin_V_reg_1650);

assign r_V_31_fu_609_p2 = ($signed(sext_ln1118_13_fu_594_p1) - $signed(sext_ln1118_14_fu_605_p1));

assign r_V_32_fu_1057_p2 = ($signed(11'd0) - $signed(r_V_19_fu_1054_p1));

assign r_V_34_fu_726_p1 = mul_ln1118_5_reg_1590;

assign r_V_34_fu_726_p2 = ($signed({{1'b0}, {46'd1175}}) * $signed(r_V_34_fu_726_p1));

assign r_V_4_fu_901_p0 = ret_V_3_reg_1665;

assign r_V_4_fu_901_p1 = ret_V_1_reg_1660;

assign r_V_4_fu_901_p2 = ($signed(r_V_4_fu_901_p0) * $signed(r_V_4_fu_901_p1));

assign r_V_5_fu_502_p1 = p_Val2_4_reg_1499;

assign r_V_6_fu_1301_p0 = r_V_5_fu_502_p1;

assign r_V_6_fu_1301_p1 = r_V_5_fu_502_p1;

assign ret_V_10_fu_932_p2 = ($signed(11'd1811) + $signed(sext_ln703_1_fu_929_p1));

assign ret_V_13_fu_881_p2 = ($signed(sext_ln703_4_fu_877_p1) + $signed(r_V_27_fu_841_p2));

assign ret_V_1_fu_788_p2 = (33'd7274496 + sub_ln1193_1_fu_782_p2);

assign ret_V_23_fu_1048_p2 = ($signed(24'd16533504) + $signed(ret_V_45_fu_1043_p2));

assign ret_V_29_fu_1169_p2 = ($signed(12'd58) + $signed(sext_ln703_11_fu_1166_p1));

assign ret_V_32_fu_656_p2 = ($signed(mul_ln1192_fu_1341_p2) + $signed(lhs_V_2_fu_649_p3));

assign ret_V_33_fu_914_p2 = ($signed(sext_ln1192_3_fu_910_p1) - $signed(sext_ln1192_2_fu_907_p1));

assign ret_V_34_fu_750_p2 = ($signed(22'd50432) + $signed(grp_fu_1353_p3));

assign ret_V_35_fu_1194_p2 = ($signed(mul_ln700_reg_1777) - $signed(sext_ln728_2_fu_1190_p1));

assign ret_V_36_fu_683_p2 = ($signed(22'd4092416) + $signed(sub_ln1192_fu_678_p2));

assign ret_V_37_fu_1222_p2 = ($signed(46'd69436736274432) + $signed(mul_ln1192_3_fu_1216_p2));

assign ret_V_38_fu_520_p2 = ($signed(22'd4121856) + $signed(mul_ln1192_5_fu_1307_p2));

assign ret_V_40_fu_1135_p2 = ($signed(38'd272059334656) + $signed(add_ln1192_19_fu_1130_p2));

assign ret_V_41_fu_571_p2 = (add_ln700_fu_559_p2 + rhs_V_5_fu_564_p3);

assign ret_V_43_fu_890_p2 = ($signed(lhs_V_5_reg_1524_pp0_iter9_reg) + $signed(rhs_V_6_fu_887_p1));

assign ret_V_45_fu_1043_p2 = ($signed(grp_fu_1422_p3) + $signed(sext_ln728_6_fu_1039_p1));

assign ret_V_48_fu_1085_p2 = ($signed(lhs_V_8_fu_1078_p1) - $signed(rhs_V_9_fu_1082_p1));

assign ret_V_49_fu_1251_p2 = ($signed(38'd271220473856) + $signed(mul_ln1192_8_fu_1245_p2));

assign rhs_V_1_fu_671_p3 = {{p_Val2_13_reg_1468_pp0_iter1_reg}, {8'd0}};

assign rhs_V_2_fu_971_p3 = {{mul_ln728_1_fu_1406_p2}, {16'd0}};

assign rhs_V_3_fu_993_p3 = {{mul_ln728_2_fu_987_p2}, {16'd0}};

assign rhs_V_4_fu_1118_p3 = {{mul_ln728_3_fu_1112_p2}, {16'd0}};

assign rhs_V_5_fu_564_p3 = {{mul_ln728_4_fu_1328_p2}, {8'd0}};

assign rhs_V_6_fu_887_p1 = p_Val2_5_reg_1505_pp0_iter9_reg;

assign rhs_V_8_fu_1031_p3 = {{grp_generic_sincos_14_6_s_fu_338_ap_return}, {8'd0}};

assign rhs_V_9_fu_1082_p1 = $signed(outsin_V_24_reg_1727);

assign rhs_V_fu_1182_p3 = {{grp_generic_sincos_14_6_s_fu_353_ap_return}, {40'd0}};

assign sext_ln1118_10_fu_867_p1 = $signed(shl_ln1118_2_fu_859_p3);

assign sext_ln1118_12_fu_535_p1 = ret_V_15_reg_1529;

assign sext_ln1118_13_fu_594_p1 = $signed(shl_ln1118_3_fu_587_p3);

assign sext_ln1118_14_fu_605_p1 = $signed(shl_ln1118_4_fu_598_p3);

assign sext_ln1118_15_fu_625_p1 = ret_V_26_reg_1544;

assign sext_ln1118_4_fu_807_p1 = r_V_26_fu_800_p3;

assign sext_ln1118_8_fu_837_p1 = $signed(shl_ln_fu_830_p3);

assign sext_ln1118_9_fu_855_p1 = $signed(shl_ln1118_1_fu_847_p3);

assign sext_ln1118_fu_768_p1 = grp_fu_1361_p2;

assign sext_ln1192_10_fu_961_p1 = $signed(lhs_V_4_fu_954_p3);

assign sext_ln1192_11_fu_1001_p1 = $signed(rhs_V_3_fu_993_p3);

assign sext_ln1192_12_fu_1126_p1 = $signed(rhs_V_4_fu_1118_p3);

assign sext_ln1192_2_fu_907_p1 = p_Val2_4_reg_1499_pp0_iter10_reg;

assign sext_ln1192_3_fu_910_p1 = $signed(grp_generic_sincos_14_6_s_fu_328_ap_return);

assign sext_ln1192_5_fu_818_p1 = grp_fu_1377_p3;

assign sext_ln703_11_fu_1166_p1 = $signed(ret_V_48_reg_1772);

assign sext_ln703_1_fu_929_p1 = $signed(outsin_V_20_reg_1675);

assign sext_ln703_3_fu_814_p1 = r_V_26_fu_800_p3;

assign sext_ln703_4_fu_877_p1 = $signed(r_V_28_fu_871_p2);

assign sext_ln727_fu_396_p1 = p_Val2_1_fu_386_p4;

assign sext_ln728_1_fu_505_p1 = p_Val2_s_reg_1460;

assign sext_ln728_2_fu_1190_p1 = $signed(rhs_V_fu_1182_p3);

assign sext_ln728_6_fu_1039_p1 = $signed(rhs_V_8_fu_1031_p3);

assign sext_ln728_fu_378_p1 = p_Val2_13_fu_368_p4;

assign shl_ln1118_1_fu_847_p3 = {{grp_generic_sincos_14_6_s_fu_303_ap_return}, {5'd0}};

assign shl_ln1118_2_fu_859_p3 = {{grp_generic_sincos_14_6_s_fu_303_ap_return}, {3'd0}};

assign shl_ln1118_3_fu_587_p3 = {{p_Val2_5_reg_1505}, {6'd0}};

assign shl_ln1118_4_fu_598_p3 = {{p_Val2_5_reg_1505}, {2'd0}};

assign shl_ln1_fu_552_p3 = {{mul_ln700_2_fu_1322_p2}, {8'd0}};

assign shl_ln_fu_830_p3 = {{p_Val2_5_reg_1505_pp0_iter9_reg}, {5'd0}};

assign sub_ln1192_1_fu_965_p2 = ($signed(sext_ln1192_10_fu_961_p1) - $signed(mul_ln1192_4_fu_948_p2));

assign sub_ln1192_fu_678_p2 = (add_ln1192_8_reg_1560 - rhs_V_1_fu_671_p3);

assign sub_ln1193_1_fu_782_p2 = ($signed(sext_ln1118_fu_768_p1) - $signed(p_shl_fu_774_p3));

assign tmp_6_fu_437_p4 = {{x_V_in_sig[54:42]}};

assign trunc_ln1193_fu_771_p1 = grp_fu_1361_p2[27:0];

assign trunc_ln1_fu_447_p3 = {{tmp_6_fu_437_p4}, {9'd0}};

assign y_0_V = {{ret_V_35_fu_1194_p2[53:40]}};

assign y_1_V = {{ret_V_37_fu_1222_p2[45:32]}};

assign y_2_V = trunc_ln708_9_reg_1787;

assign y_3_V = trunc_ln708_10_reg_1792;

assign y_4_V = {{ret_V_49_fu_1251_p2[37:24]}};

always @ (posedge ap_clk) begin
    ret_V_13_reg_1697[2:0] <= 3'b000;
    add_ln1192_17_reg_1747[2:0] <= 3'b000;
end

endmodule //myproject
