Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 17 20:09:10 2024
| Host         : haolaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_control_sets_placed.rpt
| Design       : memory
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            8 |
|     14 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           17 |
| Yes          | No                    | No                     |             206 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------+---------------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------+---------------------------+---------------------------+------------------+----------------+
|  clk_100M_IBUF_BUFG | d12/bld_cnt_reg[3][0]     | d8/SR[0]                  |                1 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_5_reg[0]      |                2 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_2_reg[0]      |                1 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_3_reg[0]      |                1 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_3_reg[7]      |                1 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_4_reg[0]      |                1 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_2_reg[7]      |                1 |              8 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            | d5/sequence_1_reg[0]      |                1 |              8 |
|  clk_100M_IBUF_BUFG | seg[6]_i_1_n_0            |                           |                4 |             14 |
|  clk_100M_IBUF_BUFG | in_sw5[16]_i_1_n_0        |                           |                2 |             16 |
|  clk_100M_IBUF_BUFG | in_sw5[24]_i_1_n_0        |                           |                1 |             16 |
|  clk_100M_IBUF_BUFG | in_sw5[39]_i_1_n_0        |                           |                1 |             16 |
|  clk_100M_IBUF_BUFG | in_sw5[8]_i_1_n_0         |                           |                2 |             16 |
|  clk_100M_IBUF_BUFG | in_sw5[0]_i_1_n_0         |                           |                2 |             16 |
|  clk_100M_IBUF_BUFG | d12/E[0]                  |                           |                2 |             16 |
|  clk_100M_IBUF_BUFG | d2/E[0]                   |                           |                7 |             16 |
|  clk_100M_IBUF_BUFG | d2/E[1]                   |                           |                2 |             16 |
|  clk_100M_IBUF_BUFG | d8/E[0]                   |                           |                6 |             16 |
|  clk_100M_IBUF_BUFG | counter_reg_n_0_[0]       |                           |                5 |             24 |
|  clk_100M_IBUF_BUFG | d3/sequence_10            |                           |                3 |             24 |
|  clk_100M_IBUF_BUFG |                           |                           |               12 |             32 |
|  clk_100M_IBUF_BUFG |                           | fo0/fd_midi/clear         |                8 |             64 |
|  clk_100M_IBUF_BUFG |                           | counter[31]_i_1_n_0       |                9 |             64 |
|  clk_100M_IBUF_BUFG | pause_counter[31]_i_2_n_0 | pause_counter[31]_i_1_n_0 |                9 |             64 |
+---------------------+---------------------------+---------------------------+------------------+----------------+


