<stg><name>Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rep = alloca i32 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="60" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %current_block_read = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_block_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %k_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_y"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %ofm_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="ofm_x"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %current_block_write = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_block_write"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %count_simd = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_simd"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %read_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_block"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %cnt = alloca i32 1

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %counter_internal_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %current_line_w = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line_w"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %current_line_simd = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line_simd"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %cycles_write_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_write_block

]]></Node>
<StgValue><ssdm name="cycles_write_block_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %add80_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add80

]]></Node>
<StgValue><ssdm name="add80_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:16 %cycles_read_block_1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %cycles_read_block_1

]]></Node>
<StgValue><ssdm name="cycles_read_block_1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %max_cycles_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_cycles

]]></Node>
<StgValue><ssdm name="max_cycles_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %add_ln87_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln87

]]></Node>
<StgValue><ssdm name="add_ln87_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:19 %zext_ln89_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %baseIter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baseIter

]]></Node>
<StgValue><ssdm name="baseIter_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:21 %tmp_1 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:22 %div30_cast_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %div30_cast

]]></Node>
<StgValue><ssdm name="div30_cast_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:24 %mul_ln84_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln84

]]></Node>
<StgValue><ssdm name="mul_ln84_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:25 %cycles_read_block_1_cast = zext i28 %cycles_read_block_1_read

]]></Node>
<StgValue><ssdm name="cycles_read_block_1_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:26 %zext_ln89_cast = zext i28 %zext_ln89_read

]]></Node>
<StgValue><ssdm name="zext_ln89_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:27 %p_cast = zext i28 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="64">
<![CDATA[
newFuncRoot:30 %row_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_buffer"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln100 = store i32 0, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln91 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %store_ln99 = store i32 0, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %store_ln92 = store i32 0, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %store_ln103 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %store_ln101 = store i32 0, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %store_ln91 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:38 %store_ln94 = store i2 0, i2 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln91 = store i32 0, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln91 = store i32 0, i32 %k_y

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:41 %store_ln95 = store i2 0, i2 %current_block_read

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i60 0, i60 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln110 = store i32 0, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:44 %br_ln0 = br void %for.body22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="60" op_0_bw="60" op_1_bw="0">
<![CDATA[
for.body22:0 %indvar_flatten_load = load i60 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body22:1 %read_block_3 = load i32 %read_block

]]></Node>
<StgValue><ssdm name="read_block_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body22:2 %counter_internal_block_3 = load i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="counter_internal_block_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body22:3 %inp_2 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.body22:4 %icmp_ln107 = icmp_eq  i60 %indvar_flatten_load, i60 %mul_ln84_read

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.body22:5 %add_ln107 = add i60 %indvar_flatten_load, i60 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body22:6 %br_ln107 = br i1 %icmp_ln107, void %for.inc116.loopexit, void %return.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:0 %rep_load = load i32 %rep

]]></Node>
<StgValue><ssdm name="rep_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:1 %ofm_x_load = load i32 %ofm_x

]]></Node>
<StgValue><ssdm name="ofm_x_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:2 %count_simd_load = load i32 %count_simd

]]></Node>
<StgValue><ssdm name="count_simd_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:3 %cnt_load = load i32 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:4 %current_line_w_load = load i32 %current_line_w

]]></Node>
<StgValue><ssdm name="current_line_w_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:5 %current_line_simd_load = load i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="current_line_simd_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc116.loopexit:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_1_VITIS_LOOP_110_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc116.loopexit:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9432, i64 9432, i64 9432

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc116.loopexit:8 %icmp_ln110 = icmp_ult  i32 %rep_load, i32 %baseIter_read

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc116.loopexit:9 %select_ln94 = select i1 %icmp_ln110, i32 %rep_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="32">
<![CDATA[
for.inc116.loopexit:10 %trunc_ln110 = trunc i32 %count_simd_load

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="32">
<![CDATA[
for.inc116.loopexit:11 %trunc_ln110_1 = trunc i32 %cnt_load

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="32">
<![CDATA[
for.inc116.loopexit:12 %trunc_ln110_2 = trunc i32 %ofm_x_load

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="32">
<![CDATA[
for.inc116.loopexit:13 %trunc_ln110_3 = trunc i32 %current_line_simd_load

]]></Node>
<StgValue><ssdm name="trunc_ln110_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="32">
<![CDATA[
for.inc116.loopexit:14 %trunc_ln110_4 = trunc i32 %current_line_w_load

]]></Node>
<StgValue><ssdm name="trunc_ln110_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc116.loopexit:15 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc116.loopexit:16 %icmp_ln114 = icmp_ult  i32 %inp_2, i32 %zext_ln89_cast

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc116.loopexit:17 %br_ln114 = br i1 %icmp_ln114, void %if.else, void %if.then28

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln132 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_write_block_read

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln132 = br i1 %icmp_ln132, void %if.end78, void %if.then46

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then46:2 %cnt_load_1 = load i32 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:9 %tmp = add i13 %trunc_ln110_2, i13 %trunc_ln110_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:10 %tmp1 = mul i13 %tmp, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then46:17 %cnt_1 = add i32 %cnt_load_1, i32 1

]]></Node>
<StgValue><ssdm name="cnt_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then46:18 %icmp_ln139 = icmp_eq  i32 %cnt_1, i32 %C_read

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then46:19 %br_ln139 = br i1 %icmp_ln139, void %if.then46.if.end78_crit_edge, void %if.then62

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then46.if.end78_crit_edge:0 %store_ln103 = store i32 %cnt_1, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
if.then46.if.end78_crit_edge:1 %br_ln139 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then62:0 %count_simd_load_1 = load i32 %count_simd

]]></Node>
<StgValue><ssdm name="count_simd_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then62:1 %count_simd_1 = add i32 %count_simd_load_1, i32 1

]]></Node>
<StgValue><ssdm name="count_simd_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then62:2 %icmp_ln142 = icmp_eq  i32 %count_simd_1, i32 %p_cast

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then62:3 %br_ln142 = br i1 %icmp_ln142, void %if.then62.if.end78_crit_edge, void %if.then66

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then62.if.end78_crit_edge:0 %store_ln103 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then62.if.end78_crit_edge:1 %store_ln91 = store i32 %count_simd_1, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
if.then62.if.end78_crit_edge:2 %br_ln142 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then66:0 %ofm_x_load_1 = load i32 %ofm_x

]]></Node>
<StgValue><ssdm name="ofm_x_load_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then66:1 %ofm_x_1 = add i32 %ofm_x_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ofm_x_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then66:2 %icmp_ln145 = icmp_eq  i32 %ofm_x_1, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then66:3 %store_ln91 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then66:4 %br_ln145 = br i1 %icmp_ln145, void %if.then66.if.end78_crit_edge, void %if.then69

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then66.if.end78_crit_edge:0 %store_ln103 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then66.if.end78_crit_edge:1 %store_ln91 = store i32 %ofm_x_1, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then66.if.end78_crit_edge:2 %br_ln145 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then69:7 %store_ln103 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then69:8 %store_ln91 = store i32 0, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end78:0 %icmp_ln157 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_read_block_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end78:1 %icmp_ln157_1 = icmp_ult  i32 %read_block_3, i32 %add80_read

]]></Node>
<StgValue><ssdm name="icmp_ln157_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end78:2 %and_ln157 = and i1 %icmp_ln157, i1 %icmp_ln157_1

]]></Node>
<StgValue><ssdm name="and_ln157"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end78:3 %br_ln157 = br i1 %and_ln157, void %if.end104, void %if.then82

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then82:1 %current_line_simd_load_1 = load i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="current_line_simd_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:7 %mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then82:13 %current_line_simd_2 = add i32 %current_line_simd_load_1, i32 1

]]></Node>
<StgValue><ssdm name="current_line_simd_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then82:14 %icmp_ln162 = icmp_eq  i32 %current_line_simd_2, i32 %p_cast

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then82:15 %br_ln162 = br i1 %icmp_ln162, void %if.then82.if.end104_crit_edge, void %if.then95

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then82.if.end104_crit_edge:0 %store_ln100 = store i32 %current_line_simd_2, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
if.then82.if.end104_crit_edge:1 %br_ln162 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then95:0 %current_line_w_load_2 = load i32 %current_line_w

]]></Node>
<StgValue><ssdm name="current_line_w_load_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then95:1 %current_line_w_2 = add i32 %current_line_w_load_2, i32 1

]]></Node>
<StgValue><ssdm name="current_line_w_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then95:2 %icmp_ln165 = icmp_eq  i32 %current_line_w_2, i32 %add_ln87_read

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then95:3 %store_ln100 = store i32 0, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then95:4 %br_ln165 = br i1 %icmp_ln165, void %if.then95.if.end104_crit_edge, void %if.then99

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then95.if.end104_crit_edge:0 %store_ln99 = store i32 %current_line_w_2, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.then95.if.end104_crit_edge:1 %br_ln165 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then99:1 %read_block_6 = add i32 %read_block_3, i32 1

]]></Node>
<StgValue><ssdm name="read_block_6"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then99:3 %store_ln99 = store i32 0, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then99:4 %store_ln101 = store i32 %read_block_6, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end104:0 %counter_internal_block_4 = add i32 %counter_internal_block_3, i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end104:1 %icmp_ln173 = icmp_eq  i32 %counter_internal_block_4, i32 %max_cycles_read

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end104:2 %counter_internal_block_5 = select i1 %icmp_ln173, i32 0, i32 %counter_internal_block_4

]]></Node>
<StgValue><ssdm name="counter_internal_block_5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end104:3 %store_ln92 = store i32 %counter_internal_block_5, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
if.end104:4 %br_ln0 = br void %if.end109

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:6 %mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then28:12 %inp_4 = add i32 %inp_2, i32 1

]]></Node>
<StgValue><ssdm name="inp_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then28:13 %current_line_simd_1 = add i32 %current_line_simd_load, i32 1

]]></Node>
<StgValue><ssdm name="current_line_simd_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then28:14 %icmp_ln119 = icmp_eq  i32 %current_line_simd_1, i32 %p_cast

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then28:15 %br_ln119 = br i1 %icmp_ln119, void %if.then28.if.end109_crit_edge, void %if.then37

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then28.if.end109_crit_edge:0 %store_ln100 = store i32 %current_line_simd_1, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then28.if.end109_crit_edge:1 %store_ln91 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
if.then28.if.end109_crit_edge:2 %br_ln119 = br void %if.end109

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then37:0 %current_line_w_load_1 = load i32 %current_line_w

]]></Node>
<StgValue><ssdm name="current_line_w_load_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then37:1 %current_line_w_1 = add i32 %current_line_w_load_1, i32 1

]]></Node>
<StgValue><ssdm name="current_line_w_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then37:2 %icmp_ln122 = icmp_eq  i32 %current_line_w_1, i32 %add_ln87_read

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then37:3 %store_ln100 = store i32 0, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then37:4 %br_ln122 = br i1 %icmp_ln122, void %if.then37.if.end109_crit_edge, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then37.if.end109_crit_edge:0 %store_ln91 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then37.if.end109_crit_edge:1 %store_ln99 = store i32 %current_line_w_1, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
if.then37.if.end109_crit_edge:2 %br_ln122 = br void %if.end109

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:1 %read_block_4 = add i32 %read_block_3, i32 1

]]></Node>
<StgValue><ssdm name="read_block_4"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then41:3 %store_ln91 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then41:4 %store_ln99 = store i32 0, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then41:5 %store_ln101 = store i32 %read_block_4, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:2 %read_block_7 = load i32 %read_block

]]></Node>
<StgValue><ssdm name="read_block_7"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end109:3 %inp_5 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_5"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end109:4 %icmp_ln178 = icmp_eq  i32 %select_ln94, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end109:7 %inp_6 = select i1 %icmp_ln178, i32 0, i32 %inp_5

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end109:8 %read_block_8 = select i1 %icmp_ln178, i32 0, i32 %read_block_7

]]></Node>
<StgValue><ssdm name="read_block_8"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end109:9 %rep_5 = add i32 %select_ln94, i32 1

]]></Node>
<StgValue><ssdm name="rep_5"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.end109:10 %store_ln91 = store i32 %inp_6, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end109:11 %store_ln101 = store i32 %read_block_8, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:14 %store_ln107 = store i60 %add_ln107, i60 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:15 %store_ln110 = store i32 %rep_5, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="161" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:10 %tmp1 = mul i13 %tmp, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:7 %mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:6 %mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:10 %tmp1 = mul i13 %tmp, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:11 %add_ln137 = add i13 %tmp1, i13 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then82:0 %current_block_write_load_2 = load i2 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load_2"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:7 %mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln160"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:8 %add_ln160 = add i13 %mul_ln160, i13 %trunc_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then99:0 %current_block_write_load_3 = load i2 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then99:2 %current_block_write_2 = add i2 %current_block_write_load_3, i2 1

]]></Node>
<StgValue><ssdm name="current_block_write_2"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then99:5 %store_ln94 = store i2 %current_block_write_2, i2 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln162" val="1"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
if.then99:6 %br_ln170 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then28:0 %current_block_write_load_1 = load i2 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:6 %mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:7 %add_ln117 = add i13 %mul_ln117, i13 %trunc_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then41:0 %current_block_write_load = load i2 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then41:2 %current_block_write_1 = add i2 %current_block_write_load, i2 1

]]></Node>
<StgValue><ssdm name="current_block_write_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then41:6 %store_ln94 = store i2 %current_block_write_1, i2 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
<literal name="icmp_ln119" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
if.then41:7 %br_ln127 = br void %if.end109

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end109:1 %current_block_write_3 = load i2 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end109:5 %current_block_write_4 = select i1 %icmp_ln178, i2 0, i2 %current_block_write_3

]]></Node>
<StgValue><ssdm name="current_block_write_4"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.end109:12 %store_ln94 = store i2 %current_block_write_4, i2 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then46:0 %current_block_read_load_1 = load i2 %current_block_read

]]></Node>
<StgValue><ssdm name="current_block_read_load_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then46:1 %k_y_load = load i32 %k_y

]]></Node>
<StgValue><ssdm name="k_y_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="32">
<![CDATA[
if.then46:3 %trunc_ln134 = trunc i32 %k_y_load

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then46:4 %block_read_K = add i2 %current_block_read_load_1, i2 %trunc_ln134

]]></Node>
<StgValue><ssdm name="block_read_K"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
if.then46:5 %tmp_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %block_read_K, i11 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
if.then46:6 %tmp_68 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %block_read_K, i9 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="11">
<![CDATA[
if.then46:7 %zext_ln137 = zext i11 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:8 %sub_ln137 = sub i13 %tmp_67, i13 %zext_ln137

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:11 %add_ln137 = add i13 %tmp1, i13 %trunc_ln110

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then46:12 %add_ln137_1 = add i13 %sub_ln137, i13 %add_ln137

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
if.then46:13 %zext_ln137_1 = zext i13 %add_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then46:14 %row_buffer_addr_1 = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln137_1

]]></Node>
<StgValue><ssdm name="row_buffer_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="13">
<![CDATA[
if.then46:15 %data = load i13 %row_buffer_addr_1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.then69:0 %current_block_read_load = load i2 %current_block_read

]]></Node>
<StgValue><ssdm name="current_block_read_load"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then69:1 %k_y_load_1 = load i32 %k_y

]]></Node>
<StgValue><ssdm name="k_y_load_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then69:2 %k_y_1 = add i32 %k_y_load_1, i32 1

]]></Node>
<StgValue><ssdm name="k_y_1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then69:3 %icmp_ln148 = icmp_eq  i32 %k_y_1, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then69:4 %current_block_read_1 = add i2 %current_block_read_load, i2 1

]]></Node>
<StgValue><ssdm name="current_block_read_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.then69:5 %current_block_read_2 = select i1 %icmp_ln148, i2 %current_block_read_1, i2 %current_block_read_load

]]></Node>
<StgValue><ssdm name="current_block_read_2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then69:6 %k_y_2 = select i1 %icmp_ln148, i32 0, i32 %k_y_1

]]></Node>
<StgValue><ssdm name="k_y_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then69:9 %store_ln91 = store i32 %k_y_2, i32 %k_y

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then69:10 %store_ln95 = store i2 %current_block_read_2, i2 %current_block_read

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln142" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
if.then69:11 %br_ln153 = br void %if.end78

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then82:2 %conv3_samepad_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_samepad

]]></Node>
<StgValue><ssdm name="conv3_samepad_read_1"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
if.then82:3 %tmp_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %current_block_write_load_2, i11 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
if.then82:4 %tmp_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %current_block_write_load_2, i9 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="11">
<![CDATA[
if.then82:5 %zext_ln160 = zext i11 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:6 %sub_ln160 = sub i13 %tmp_69, i13 %zext_ln160

]]></Node>
<StgValue><ssdm name="sub_ln160"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:8 %add_ln160 = add i13 %mul_ln160, i13 %trunc_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then82:9 %add_ln160_1 = add i13 %sub_ln160, i13 %add_ln160

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="13">
<![CDATA[
if.then82:10 %zext_ln160_1 = zext i13 %add_ln160_1

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then82:11 %row_buffer_addr_2 = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="row_buffer_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="128" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then82:12 %store_ln160 = store i128 %conv3_samepad_read_1, i13 %row_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then28:1 %conv3_samepad_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_samepad

]]></Node>
<StgValue><ssdm name="conv3_samepad_read"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
if.then28:2 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %current_block_write_load_1, i11 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
if.then28:3 %tmp_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %current_block_write_load_1, i9 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="11">
<![CDATA[
if.then28:4 %zext_ln117 = zext i11 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:5 %sub_ln117 = sub i13 %tmp_s, i13 %zext_ln117

]]></Node>
<StgValue><ssdm name="sub_ln117"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:7 %add_ln117 = add i13 %mul_ln117, i13 %trunc_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then28:8 %add_ln117_1 = add i13 %sub_ln117, i13 %add_ln117

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="13">
<![CDATA[
if.then28:9 %zext_ln117_1 = zext i13 %add_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28:10 %row_buffer_addr = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="row_buffer_addr"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="128" op_1_bw="13">
<![CDATA[
if.then28:11 %store_ln117 = store i128 %conv3_samepad_read, i13 %row_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end109:0 %current_block_read_3 = load i2 %current_block_read

]]></Node>
<StgValue><ssdm name="current_block_read_3"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end109:6 %current_block_read_4 = select i1 %icmp_ln178, i2 0, i2 %current_block_read_3

]]></Node>
<StgValue><ssdm name="current_block_read_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end109:13 %store_ln95 = store i2 %current_block_read_4, i2 %current_block_read

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
if.end109:16 %br_ln110 = br void %for.body22

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0">
<![CDATA[
return.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="230" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="13">
<![CDATA[
if.then46:15 %data = load i13 %row_buffer_addr_1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then46:16 %write_ln138 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %conv3_sild, i128 %data

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
