This peoject focuses on designing full adder and it's verification environment in system verilog.
