// Seed: 2195374884
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wor  id_3
);
  assign id_2 = id_1 == id_3 * id_2++;
  wire id_5 = id_5;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  logic id_2
    , id_6,
    output logic id_3,
    output wor   id_4
);
  always_ff repeat (id_0) id_3 <= id_2;
  tri0 id_7 = 1'h0;
  always @(*) begin : LABEL_0
    if ((id_6)) id_4 = 1;
    else begin : LABEL_0
      {id_2 - 1, 1'b0} += id_7;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_0
  );
  id_8(
      .id_0(id_1), .find()
  );
endmodule
