library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity left_shift is

   generic (N:integer:=32);
   port( M : in std_logic_vector(N-1 downto 0);
	      ls:out std_logic_vector(N-1 downto 0));

end left_shift;

architecture behavioral of left_shift is

begin
process (M)
begin

 ls<= M(N-2 downto 0 ) &'0';      ls_kon<= to_stdlogicvector(to_bitvector(std_logic_vector(M)) sll 1);
 
 end process;
end behavioral;