
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem sextbool_add_thm.extracted_1._1 : âˆ€ (x : BitVec 32) (x_1 : BitVec 1),
  signExtend 32 x_1 + x = x + signExtend 32 x_1 :=
sorry