Protel Design System Design Rule Check
PCB File : N:\DOC\Audran\Goldorak\3-GIT\2-ELEC\2-PROJ\13-Carte_EV_2018\Carte_EV_2018.PcbDoc
Date     : 24/04/2018
Time     : 22:46:15

Processing Rule : Clearance Constraint (Gap=0.4mm) (All),(All)
   Violation between Clearance Constraint: (0.255mm < 0.4mm) Between Track (12.8mm,37.8mm)(16.125mm,37.8mm) on Component Side And Pad R2-1(12mm,38.675mm) on Component Side 
   Violation between Clearance Constraint: (0.255mm < 0.4mm) Between Track (11.25mm,36.25mm)(12.8mm,37.8mm) on Component Side And Pad R2-1(12mm,38.675mm) on Component Side 
   Violation between Clearance Constraint: (Collision < 0.4mm) Between Region (0 hole(s)) Component Side And Track (1mm,51mm)(75mm,51mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (0.29mm < 0.4mm) Between Region (0 hole(s)) Component Side And Track (44.5mm,29.5mm)(54.055mm,29.5mm) on Component Side 
Rule Violations :4

Processing Rule : Width Constraint (Min=0.15mm) (Max=3mm) (Preferred=0.6mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.4mm) (Conductor Width=0.3mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Pad C13-1(69.05mm,32mm) on Component Side And Pad Free-0(71.5mm,45mm) on Multi-Layer 
Rule Violations :1

Processing Rule : Hole Size Constraint (Min=0.15mm) (Max=6mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.6mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.075mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.1mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (Disabled)(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (71.7mm,36.3mm) on Top Overlay And Pad D1-2(71.025mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Arc (71.7mm,29.3mm) on Top Overlay And Pad D2-2(71.025mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,8.521mm)(44.3mm,28.079mm) on Top Overlay And Pad B1-1(45.525mm,25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.1mm,25mm)(42.1mm,33mm) on Top Overlay And Pad B1-2(42mm,25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Text "10" (43.894mm,27.349mm) on Top Overlay And Pad B1-2(42mm,25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27.4mm,25mm)(42.1mm,25mm) on Top Overlay And Pad B1-2(42mm,25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (42.586mm,13.189mm) on Top Overlay And Pad C6-2(42.25mm,14mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (42.586mm,13.189mm) on Top Overlay And Pad C6-1(45.75mm,14mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (28.976mm,5.037mm) on Top Overlay And Pad Q3-11(33.08mm,4.1mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (33.461mm,2.567mm)(33.461mm,22.887mm) on Bottom Overlay And Pad Q3-11(33.08mm,4.1mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (28.976mm,5.037mm) on Top Overlay And Pad Q3-10(28mm,5.8mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (28.976mm,5.037mm) on Top Overlay And Pad Q3-9(33.08mm,7.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (33.461mm,2.567mm)(33.461mm,22.887mm) on Bottom Overlay And Pad Q3-9(33.08mm,7.5mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (33.461mm,2.567mm)(33.461mm,22.887mm) on Bottom Overlay And Pad Q3-7(33.08mm,10.9mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (35.166mm,13.728mm) on Top Overlay And Pad Q3-5(33.08mm,14.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (33.461mm,2.567mm)(33.461mm,22.887mm) on Bottom Overlay And Pad Q3-5(33.08mm,14.3mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (30.232mm,17.584mm) on Top Overlay And Pad Q3-3(33.08mm,17.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (35.166mm,13.728mm) on Top Overlay And Pad Q3-3(33.08mm,17.7mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (33.461mm,2.567mm)(33.461mm,22.887mm) on Bottom Overlay And Pad Q3-3(33.08mm,17.7mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (33.461mm,2.567mm)(33.461mm,22.887mm) on Bottom Overlay And Pad Q3-1(33.08mm,21.1mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.222mm,16.41mm)(17.857mm,16.41mm) on Bottom Overlay And Pad J13-4(17.603mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.857mm,16.41mm)(17.857mm,8.79mm) on Bottom Overlay And Pad J13-4(17.603mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.222mm,7.52mm)(17.222mm,17.68mm) on Bottom Overlay And Pad J13-4(17.603mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.222mm,17.68mm)(23.064mm,17.68mm) on Bottom Overlay And Pad J13-4(17.603mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.682mm,17.68mm)(20.524mm,17.68mm) on Bottom Overlay And Pad J13-4(17.603mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (12.721mm,11.096mm) on Top Overlay And Pad J13-2(17.603mm,11.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.857mm,16.41mm)(17.857mm,8.79mm) on Bottom Overlay And Pad J13-2(17.603mm,11.33mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.222mm,7.52mm)(17.222mm,17.68mm) on Bottom Overlay And Pad J13-2(17.603mm,11.33mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.857mm,16.41mm)(17.857mm,8.79mm) on Bottom Overlay And Pad J13-3(17.603mm,13.87mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.222mm,7.52mm)(17.222mm,17.68mm) on Bottom Overlay And Pad J13-3(17.603mm,13.87mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Track (17.222mm,8.79mm)(17.857mm,8.79mm) on Bottom Overlay And Pad J13-1(17.603mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.857mm,16.41mm)(17.857mm,8.79mm) on Bottom Overlay And Pad J13-1(17.603mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (17.222mm,7.52mm)(17.222mm,17.68mm) on Bottom Overlay And Pad J13-1(17.603mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.222mm,7.52mm)(23.064mm,7.52mm) on Bottom Overlay And Pad J13-1(17.603mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.682mm,7.52mm)(20.524mm,7.52mm) on Bottom Overlay And Pad J13-1(17.603mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.524mm,17.68mm)(20.524mm,7.52mm) on Bottom Overlay And Pad J14-4(20.143mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.222mm,17.68mm)(23.064mm,17.68mm) on Bottom Overlay And Pad J14-4(20.143mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.682mm,17.68mm)(20.524mm,17.68mm) on Bottom Overlay And Pad J14-4(20.143mm,16.41mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.524mm,17.68mm)(20.524mm,7.52mm) on Bottom Overlay And Pad J14-2(20.143mm,11.33mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.524mm,17.68mm)(20.524mm,7.52mm) on Bottom Overlay And Pad J14-3(20.143mm,13.87mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (20.524mm,17.68mm)(20.524mm,7.52mm) on Bottom Overlay And Pad J14-1(20.143mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (17.222mm,7.52mm)(23.064mm,7.52mm) on Bottom Overlay And Pad J14-1(20.143mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Track (14.682mm,7.52mm)(20.524mm,7.52mm) on Bottom Overlay And Pad J14-1(20.143mm,8.79mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (69.7mm,55.479mm)(69.7mm,35.921mm) on Top Overlay And Pad J1-1(70.77mm,38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (67.495mm,37.285mm) on Top Overlay And Pad J1-2(68.23mm,38mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Track (69.7mm,28.079mm)(69.7mm,8.521mm) on Top Overlay And Pad J2-1(70.77mm,26mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "FB1" (70.423mm,25.577mm) on Top Overlay And Pad J2-1(70.77mm,26mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (13.334mm,41.933mm) on Top Overlay And Pad J4-3(13.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (11.479mm,41.849mm) on Top Overlay And Pad J4-3(13.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (13.186mm,40.549mm) on Top Overlay And Pad J4-3(13.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (18.324mm,41.949mm) on Top Overlay And Pad J5-3(17.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (13.186mm,40.549mm) on Top Overlay And Pad J5-3(17.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (18.187mm,40.532mm) on Top Overlay And Pad J5-3(17.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (16.478mm,41.843mm) on Top Overlay And Pad J5-3(17.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (18.324mm,41.949mm) on Top Overlay And Pad J6-3(21.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (18.187mm,40.532mm) on Top Overlay And Pad J6-3(21.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (21.491mm,41.843mm) on Top Overlay And Pad J6-3(21.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R23" (26.191mm,42.291mm) on Top Overlay And Pad J7-1(25.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (23.32mm,41.445mm) on Top Overlay And Pad J7-1(25.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (21.491mm,41.843mm) on Top Overlay And Pad J7-1(25.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Text "R22" (23.185mm,40.04mm) on Top Overlay And Pad J7-1(25.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (29mm,41.45mm)(32mm,41.45mm) on Top Overlay And Pad J8-1(29.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R23" (26.191mm,42.291mm) on Top Overlay And Pad J8-1(29.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (29.181mm,42.287mm) on Top Overlay And Pad J8-1(29.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (29.181mm,42.287mm) on Top Overlay And Pad J9-1(33.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (32mm,41.45mm)(35mm,41.45mm) on Top Overlay And Pad J9-1(33.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (32.182mm,42.287mm) on Top Overlay And Pad J9-1(33.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Track (35mm,41.45mm)(38mm,41.45mm) on Top Overlay And Pad J10-1(37.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (35.17mm,42.275mm) on Top Overlay And Pad J10-1(37.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (8.329mm,41.945mm) on Top Overlay And Pad J3-3(9.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (8.176mm,40.548mm) on Top Overlay And Pad J3-3(9.5mm,42.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (69.7mm,28.079mm)(69.7mm,8.521mm) on Top Overlay And Pad Free-0(71.5mm,15mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (69.7mm,55.479mm)(69.7mm,35.921mm) on Top Overlay And Pad Free-0(71.5mm,45mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Text "J1" (71.984mm,40.234mm) on Bottom Overlay And Pad Free-0(71.5mm,45mm) on Multi-Layer [Bottom Overlay] to [Solder Side] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (6.479mm,41.849mm) on Top Overlay And Pad Free-0(4.5mm,45mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (31.493mm,21mm)(31.493mm,22.2mm) on Top Overlay And Pad C9-1(30.893mm,21.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (30.443mm,21mm)(31.493mm,21mm) on Top Overlay And Pad C9-1(30.893mm,21.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (30.443mm,22.2mm)(31.493mm,22.2mm) on Top Overlay And Pad C9-1(30.893mm,21.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (28.793mm,21mm)(29.843mm,21mm) on Top Overlay And Pad C9-2(29.393mm,21.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (28.793mm,21mm)(28.793mm,22.2mm) on Top Overlay And Pad C9-2(29.393mm,21.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (28.793mm,22.2mm)(29.843mm,22.2mm) on Top Overlay And Pad C9-2(29.393mm,21.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (31.493mm,3mm)(31.493mm,4.2mm) on Top Overlay And Pad C10-1(30.893mm,3.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (30.443mm,3mm)(31.493mm,3mm) on Top Overlay And Pad C10-1(30.893mm,3.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (30.443mm,4.2mm)(31.493mm,4.2mm) on Top Overlay And Pad C10-1(30.893mm,3.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (28.793mm,3mm)(29.843mm,3mm) on Top Overlay And Pad C10-2(29.393mm,3.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (28.793mm,4.2mm)(29.843mm,4.2mm) on Top Overlay And Pad C10-2(29.393mm,3.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (28.793mm,3mm)(28.793mm,4.2mm) on Top Overlay And Pad C10-2(29.393mm,3.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (16.793mm,20.55mm)(16.793mm,21.7mm) on Top Overlay And Pad C11-2(17.643mm,21.05mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.493mm,20.55mm)(18.493mm,21.7mm) on Top Overlay And Pad C11-2(17.643mm,21.05mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (16.793mm,21.7mm)(18.493mm,21.7mm) on Top Overlay And Pad C11-2(17.643mm,21.05mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (16.793mm,18.5mm)(16.793mm,19.65mm) on Top Overlay And Pad C11-1(17.643mm,19.15mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.493mm,18.5mm)(18.493mm,19.65mm) on Top Overlay And Pad C11-1(17.643mm,19.15mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (16.793mm,18.5mm)(18.493mm,18.5mm) on Top Overlay And Pad C11-1(17.643mm,19.15mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (19.043mm,18.75mm)(19.043mm,19.8mm) on Top Overlay And Pad C12-1(19.643mm,19.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (19.043mm,18.75mm)(20.243mm,18.75mm) on Top Overlay And Pad C12-1(19.643mm,19.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.243mm,18.75mm)(20.243mm,19.8mm) on Top Overlay And Pad C12-1(19.643mm,19.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (19.043mm,20.4mm)(19.043mm,21.45mm) on Top Overlay And Pad C12-2(19.643mm,20.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (19.043mm,21.45mm)(20.243mm,21.45mm) on Top Overlay And Pad C12-2(19.643mm,20.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.243mm,20.4mm)(20.243mm,21.45mm) on Top Overlay And Pad C12-2(19.643mm,20.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (12.643mm,13.4mm)(12.643mm,14.8mm) on Top Overlay And Pad R6-1(13.318mm,14.1mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,13.4mm)(15.643mm,13.4mm) on Top Overlay And Pad R6-1(13.318mm,14.1mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,14.8mm)(15.643mm,14.8mm) on Top Overlay And Pad R6-1(13.318mm,14.1mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (15.643mm,13.4mm)(15.643mm,14.8mm) on Top Overlay And Pad R6-2(14.968mm,14.1mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,13.4mm)(15.643mm,13.4mm) on Top Overlay And Pad R6-2(14.968mm,14.1mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,14.8mm)(15.643mm,14.8mm) on Top Overlay And Pad R6-2(14.968mm,14.1mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (12.643mm,12.3mm)(12.643mm,10.9mm) on Top Overlay And Pad R8-1(13.318mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,10.9mm)(15.643mm,10.9mm) on Top Overlay And Pad R8-1(13.318mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,12.3mm)(15.643mm,12.3mm) on Top Overlay And Pad R8-1(13.318mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (12.721mm,11.096mm) on Top Overlay And Pad R8-1(13.318mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (15.643mm,12.3mm)(15.643mm,10.9mm) on Top Overlay And Pad R8-2(14.968mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,10.9mm)(15.643mm,10.9mm) on Top Overlay And Pad R8-2(14.968mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,12.3mm)(15.643mm,12.3mm) on Top Overlay And Pad R8-2(14.968mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (12.721mm,11.096mm) on Top Overlay And Pad R8-2(14.968mm,11.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.893mm,22.55mm)(25.893mm,21.15mm) on Top Overlay And Pad R9-1(25.218mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,21.15mm)(25.893mm,21.15mm) on Top Overlay And Pad R9-1(25.218mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.893mm,22.65mm)(25.893mm,22.65mm) on Top Overlay And Pad R9-1(25.218mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,22.55mm)(25.893mm,22.55mm) on Top Overlay And Pad R9-1(25.218mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (23.719mm,23.865mm) on Top Overlay And Pad R9-1(25.218mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (22.893mm,21.15mm)(22.893mm,22.55mm) on Top Overlay And Pad R9-2(23.568mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (19.222mm,22.283mm) on Top Overlay And Pad R9-2(23.568mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,21.15mm)(25.893mm,21.15mm) on Top Overlay And Pad R9-2(23.568mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.893mm,22.65mm)(25.893mm,22.65mm) on Top Overlay And Pad R9-2(23.568mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,22.55mm)(25.893mm,22.55mm) on Top Overlay And Pad R9-2(23.568mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (23.719mm,23.865mm) on Top Overlay And Pad R9-2(23.568mm,21.85mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (22.893mm,22.65mm)(22.893mm,24.05mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (22.893mm,24.05mm)(22.893mm,22.65mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (19.222mm,22.283mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,22.65mm)(25.893mm,22.65mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,24.05mm)(25.893mm,24.05mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.893mm,22.55mm)(25.893mm,22.55mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (23.062mm,23.386mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (23.719mm,23.865mm) on Top Overlay And Pad R11-1(23.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.893mm,22.65mm)(25.893mm,24.05mm) on Top Overlay And Pad R11-2(25.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,22.65mm)(25.893mm,22.65mm) on Top Overlay And Pad R11-2(25.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.893mm,24.05mm)(25.893mm,24.05mm) on Top Overlay And Pad R11-2(25.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.893mm,22.55mm)(25.893mm,22.55mm) on Top Overlay And Pad R11-2(25.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (23.062mm,23.386mm) on Top Overlay And Pad R11-2(25.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (23.719mm,23.865mm) on Top Overlay And Pad R11-2(25.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (19.893mm,24.05mm)(19.893mm,22.65mm) on Top Overlay And Pad R13-1(20.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (19.893mm,22.65mm)(22.893mm,22.65mm) on Top Overlay And Pad R13-1(20.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (19.893mm,24.05mm)(22.893mm,24.05mm) on Top Overlay And Pad R13-1(20.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (19.222mm,22.283mm) on Top Overlay And Pad R13-1(20.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C11" (16.961mm,22.537mm) on Top Overlay And Pad R13-1(20.568mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (22.893mm,22.65mm)(22.893mm,24.05mm) on Top Overlay And Pad R13-2(22.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (22.893mm,24.05mm)(22.893mm,22.65mm) on Top Overlay And Pad R13-2(22.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (19.893mm,22.65mm)(22.893mm,22.65mm) on Top Overlay And Pad R13-2(22.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (19.893mm,24.05mm)(22.893mm,24.05mm) on Top Overlay And Pad R13-2(22.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (19.222mm,22.283mm) on Top Overlay And Pad R13-2(22.218mm,23.35mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (39mm,13.55mm)(39mm,14.95mm) on Top Overlay And Pad R14-1(38.325mm,14.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,13.55mm)(39mm,13.55mm) on Top Overlay And Pad R14-1(38.325mm,14.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,14.95mm)(39mm,14.95mm) on Top Overlay And Pad R14-1(38.325mm,14.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (36mm,14.95mm)(36mm,13.55mm) on Top Overlay And Pad R14-2(36.675mm,14.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,13.55mm)(39mm,13.55mm) on Top Overlay And Pad R14-2(36.675mm,14.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36mm,14.95mm)(39mm,14.95mm) on Top Overlay And Pad R14-2(36.675mm,14.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.05mm,13.75mm)(30.05mm,16.75mm) on Top Overlay And Pad R16-1(30.75mm,14.425mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (31.45mm,13.75mm)(31.45mm,16.75mm) on Top Overlay And Pad R16-1(30.75mm,14.425mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (30.05mm,13.75mm)(31.45mm,13.75mm) on Top Overlay And Pad R16-1(30.75mm,14.425mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.05mm,13.75mm)(30.05mm,16.75mm) on Top Overlay And Pad R16-2(30.75mm,16.075mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (31.45mm,13.75mm)(31.45mm,16.75mm) on Top Overlay And Pad R16-2(30.75mm,16.075mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (30.05mm,16.75mm)(31.45mm,16.75mm) on Top Overlay And Pad R16-2(30.75mm,16.075mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (15.643mm,15.9mm)(15.643mm,17.3mm) on Top Overlay And Pad R17-1(14.968mm,16.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,15.9mm)(15.643mm,15.9mm) on Top Overlay And Pad R17-1(14.968mm,16.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,17.3mm)(15.643mm,17.3mm) on Top Overlay And Pad R17-1(14.968mm,16.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (12.643mm,15.9mm)(12.643mm,17.3mm) on Top Overlay And Pad R17-2(13.318mm,16.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,15.9mm)(15.643mm,15.9mm) on Top Overlay And Pad R17-2(13.318mm,16.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.643mm,17.3mm)(15.643mm,17.3mm) on Top Overlay And Pad R17-2(13.318mm,16.6mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (12.55mm,7.25mm)(13.95mm,7.25mm) on Top Overlay And Pad R18-1(13.25mm,7.925mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.95mm,7.25mm)(13.95mm,10.25mm) on Top Overlay And Pad R18-1(13.25mm,7.925mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.55mm,7.25mm)(12.55mm,10.25mm) on Top Overlay And Pad R18-1(13.25mm,7.925mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (12.55mm,10.25mm)(13.95mm,10.25mm) on Top Overlay And Pad R18-2(13.25mm,9.575mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.95mm,7.25mm)(13.95mm,10.25mm) on Top Overlay And Pad R18-2(13.25mm,9.575mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.55mm,7.25mm)(12.55mm,10.25mm) on Top Overlay And Pad R18-2(13.25mm,9.575mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.25mm,46.75mm)(25.25mm,48.25mm) on Top Overlay And Pad FB2-2(26.2mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (26.979mm,46.349mm) on Top Overlay And Pad FB2-2(26.2mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.25mm,48.25mm)(29.75mm,48.25mm) on Top Overlay And Pad FB2-2(26.2mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.25mm,46.75mm)(29.75mm,46.75mm) on Top Overlay And Pad FB2-2(26.2mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (29.75mm,46.75mm)(29.75mm,48.25mm) on Top Overlay And Pad FB2-1(28.8mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (26.979mm,46.349mm) on Top Overlay And Pad FB2-1(28.8mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.25mm,48.25mm)(29.75mm,48.25mm) on Top Overlay And Pad FB2-1(28.8mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (25.25mm,46.75mm)(29.75mm,46.75mm) on Top Overlay And Pad FB2-1(28.8mm,47.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (70.25mm,20.25mm)(70.25mm,24.75mm) on Top Overlay And Pad FB1-2(71mm,23.8mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (71.75mm,20.25mm)(71.75mm,24.75mm) on Top Overlay And Pad FB1-2(71mm,23.8mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (70.25mm,24.75mm)(71.75mm,24.75mm) on Top Overlay And Pad FB1-2(71mm,23.8mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (70.25mm,20.25mm)(70.25mm,24.75mm) on Top Overlay And Pad FB1-1(71mm,21.2mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (71.75mm,20.25mm)(71.75mm,24.75mm) on Top Overlay And Pad FB1-1(71mm,21.2mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (70.25mm,20.25mm)(71.75mm,20.25mm) on Top Overlay And Pad FB1-1(71mm,21.2mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (70.3mm,34.75mm)(70.3mm,36.25mm) on Top Overlay And Pad D1-2(71.025mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Track (68.8mm,36.25mm)(70.3mm,36.25mm) on Top Overlay And Pad D1-2(71.025mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Track (68.8mm,34.75mm)(70.3mm,34.75mm) on Top Overlay And Pad D1-2(71.025mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (68.588mm,33.679mm) on Top Overlay And Pad D1-2(71.025mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Text "C13" (68.588mm,33.679mm) on Top Overlay And Pad D1-1(67.975mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(69.7mm,35.921mm) on Top Overlay And Pad D1-1(67.975mm,35.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (22.65mm,46.95mm)(22.65mm,48.1mm) on Top Overlay And Pad C14-2(23.5mm,47.45mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (22.65mm,48.1mm)(24.35mm,48.1mm) on Top Overlay And Pad C14-2(23.5mm,47.45mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (24.35mm,46.95mm)(24.35mm,48.1mm) on Top Overlay And Pad C14-2(23.5mm,47.45mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (22.65mm,44.9mm)(22.65mm,46.05mm) on Top Overlay And Pad C14-1(23.5mm,45.55mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (22.65mm,44.9mm)(24.35mm,44.9mm) on Top Overlay And Pad C14-1(23.5mm,45.55mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (24.35mm,44.9mm)(24.35mm,46.05mm) on Top Overlay And Pad C14-1(23.5mm,45.55mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (43.4mm,46.6mm)(44.45mm,46.6mm) on Top Overlay And Pad C1-1(44mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (43.4mm,46.6mm)(43.4mm,45.4mm) on Top Overlay And Pad C1-1(44mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (43.4mm,45.4mm)(44.45mm,45.4mm) on Top Overlay And Pad C1-1(44mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(44.3mm,55.479mm) on Top Overlay And Pad C1-1(44mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (42.686mm,46.024mm) on Top Overlay And Pad C1-1(44mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (41.669mm,44.53mm) on Top Overlay And Pad C1-1(44mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (45.05mm,46.6mm)(46.1mm,46.6mm) on Top Overlay And Pad C1-2(45.5mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (46.1mm,45.4mm)(46.1mm,46.6mm) on Top Overlay And Pad C1-2(45.5mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (45.05mm,45.4mm)(46.1mm,45.4mm) on Top Overlay And Pad C1-2(45.5mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (42.686mm,46.024mm) on Top Overlay And Pad C1-2(45.5mm,46mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (6.92mm,34.25mm)(7.42mm,34.75mm) on Top Overlay And Pad J12-1(8.555mm,33mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (7.42mm,34.75mm)(19.08mm,34.75mm) on Top Overlay And Pad J12-1(8.555mm,33mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (6.92mm,26.75mm)(19.08mm,26.75mm) on Top Overlay And Pad J12-2(9.825mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (7.42mm,34.75mm)(19.08mm,34.75mm) on Top Overlay And Pad J12-3(11.095mm,33mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (6.92mm,26.75mm)(19.08mm,26.75mm) on Top Overlay And Pad J12-4(12.365mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (7.42mm,34.75mm)(19.08mm,34.75mm) on Top Overlay And Pad J12-5(13.635mm,33mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (6.92mm,26.75mm)(19.08mm,26.75mm) on Top Overlay And Pad J12-6(14.905mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (7.42mm,34.75mm)(19.08mm,34.75mm) on Top Overlay And Pad J12-7(16.175mm,33mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (6.92mm,26.75mm)(19.08mm,26.75mm) on Top Overlay And Pad J12-8(17.445mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (71.6mm,32.85mm)(71.6mm,31.15mm) on Top Overlay And Pad C13-2(70.95mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (70.45mm,31.15mm)(71.6mm,31.15mm) on Top Overlay And Pad C13-2(70.95mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (70.45mm,32.85mm)(71.6mm,32.85mm) on Top Overlay And Pad C13-2(70.95mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (68.4mm,31.15mm)(68.4mm,32.85mm) on Top Overlay And Pad C13-1(69.05mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (68.4mm,31.15mm)(69.55mm,31.15mm) on Top Overlay And Pad C13-1(69.05mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (68.4mm,32.85mm)(69.55mm,32.85mm) on Top Overlay And Pad C13-1(69.05mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D2" (67.495mm,30.275mm) on Top Overlay And Pad C13-1(69.05mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(69.7mm,35.921mm) on Top Overlay And Pad Q1-3(59.54mm,34.905mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(69.7mm,35.921mm) on Top Overlay And Pad Q1-1(54.46mm,34.905mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(44.3mm,55.479mm) on Top Overlay And Pad U1-3(44.165mm,40.725mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q2" (44.458mm,33.221mm) on Top Overlay And Pad U1-8(46.705mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (45.169mm,33.526mm) on Top Overlay And Pad U1-8(46.705mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(69.7mm,35.921mm) on Top Overlay And Pad U1-8(46.705mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Q2" (44.458mm,33.221mm) on Top Overlay And Pad U1-7(45.435mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (45.169mm,33.526mm) on Top Overlay And Pad U1-7(45.435mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(69.7mm,35.921mm) on Top Overlay And Pad U1-7(45.435mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(44.3mm,55.479mm) on Top Overlay And Pad U1-6(44.165mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Text "Q2" (44.458mm,33.221mm) on Top Overlay And Pad U1-6(44.165mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(69.7mm,35.921mm) on Top Overlay And Pad U1-6(44.165mm,35.275mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (49mm,34.2mm)(49mm,32.8mm) on Top Overlay And Pad R3-1(49.675mm,33.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49mm,32.8mm)(52mm,32.8mm) on Top Overlay And Pad R3-1(49.675mm,33.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49mm,34.2mm)(52mm,34.2mm) on Top Overlay And Pad R3-1(49.675mm,33.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (52mm,34.2mm)(52mm,32.8mm) on Top Overlay And Pad R3-2(51.325mm,33.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49mm,32.8mm)(52mm,32.8mm) on Top Overlay And Pad R3-2(51.325mm,33.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49mm,34.2mm)(52mm,34.2mm) on Top Overlay And Pad R3-2(51.325mm,33.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (70.3mm,29.25mm)(70.3mm,27.75mm) on Top Overlay And Pad D2-2(71.025mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Track (68.8mm,27.75mm)(70.3mm,27.75mm) on Top Overlay And Pad D2-2(71.025mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Track (68.8mm,29.25mm)(70.3mm,29.25mm) on Top Overlay And Pad D2-2(71.025mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,28.079mm)(69.7mm,28.079mm) on Top Overlay And Pad D2-1(67.975mm,28.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (11.3mm,38mm)(11.3mm,41mm) on Top Overlay And Pad R2-1(12mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.7mm,38mm)(12.7mm,41mm) on Top Overlay And Pad R2-1(12mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (11.3mm,38mm)(12.7mm,38mm) on Top Overlay And Pad R2-1(12mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (11.3mm,38mm)(11.3mm,41mm) on Top Overlay And Pad R2-2(12mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (12.7mm,38mm)(12.7mm,41mm) on Top Overlay And Pad R2-2(12mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (11.3mm,41mm)(12.7mm,41mm) on Top Overlay And Pad R2-2(12mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (8.176mm,40.548mm) on Top Overlay And Pad R2-2(12mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (6.3mm,38mm)(7.7mm,38mm) on Top Overlay And Pad R1-1(7mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (7.7mm,38mm)(7.7mm,41mm) on Top Overlay And Pad R1-1(7mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (6.3mm,38mm)(6.3mm,41mm) on Top Overlay And Pad R1-1(7mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "J12" (6.147mm,36.867mm) on Top Overlay And Pad R1-1(7mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (6.3mm,41mm)(7.7mm,41mm) on Top Overlay And Pad R1-2(7mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (7.7mm,38mm)(7.7mm,41mm) on Top Overlay And Pad R1-2(7mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (6.3mm,38mm)(6.3mm,41mm) on Top Overlay And Pad R1-2(7mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (42.5mm,45.2mm)(42.5mm,43.8mm) on Top Overlay And Pad R4-1(43.175mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.5mm,43.8mm)(45.5mm,43.8mm) on Top Overlay And Pad R4-1(43.175mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.5mm,45.2mm)(45.5mm,45.2mm) on Top Overlay And Pad R4-1(43.175mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (42.273mm,42.492mm) on Top Overlay And Pad R4-1(43.175mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (41.5mm,43.7mm)(44.5mm,43.7mm) on Top Overlay And Pad R4-1(43.175mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R7" (41.669mm,44.53mm) on Top Overlay And Pad R4-1(43.175mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (44.5mm,42.3mm)(44.5mm,43.7mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (45.5mm,45.2mm)(45.5mm,43.8mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(44.3mm,55.479mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.5mm,43.8mm)(45.5mm,43.8mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.5mm,45.2mm)(45.5mm,45.2mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Text "U1" (42.273mm,42.492mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (41.5mm,43.7mm)(44.5mm,43.7mm) on Top Overlay And Pad R4-2(44.825mm,44.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (45mm,31.3mm)(45mm,32.7mm) on Top Overlay And Pad R5-1(45.675mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45mm,31.3mm)(48mm,31.3mm) on Top Overlay And Pad R5-1(45.675mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45mm,32.7mm)(48mm,32.7mm) on Top Overlay And Pad R5-1(45.675mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (48mm,32.7mm)(48mm,31.3mm) on Top Overlay And Pad R5-2(47.325mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45mm,31.3mm)(48mm,31.3mm) on Top Overlay And Pad R5-2(47.325mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (45mm,32.7mm)(48mm,32.7mm) on Top Overlay And Pad R5-2(47.325mm,32mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (14.8mm,39.9mm)(15.85mm,39.9mm) on Top Overlay And Pad C3-1(15.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (14.8mm,41.1mm)(15.85mm,41.1mm) on Top Overlay And Pad C3-1(15.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (15.85mm,39.9mm)(15.85mm,41.1mm) on Top Overlay And Pad C3-1(15.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (13.186mm,40.549mm) on Top Overlay And Pad C3-1(15.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (13.15mm,39.9mm)(13.15mm,41.1mm) on Top Overlay And Pad C3-2(13.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (13.15mm,39.9mm)(14.2mm,39.9mm) on Top Overlay And Pad C3-2(13.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (13.15mm,41.1mm)(14.2mm,41.1mm) on Top Overlay And Pad C3-2(13.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (13.186mm,40.549mm) on Top Overlay And Pad C3-2(13.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (16mm,38.3mm)(16mm,39.7mm) on Top Overlay And Pad R12-1(15.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13mm,38.3mm)(16mm,38.3mm) on Top Overlay And Pad R12-1(15.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13mm,39.7mm)(16mm,39.7mm) on Top Overlay And Pad R12-1(15.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (13mm,38.3mm)(13mm,39.7mm) on Top Overlay And Pad R12-2(13.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13mm,38.3mm)(16mm,38.3mm) on Top Overlay And Pad R12-2(13.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13mm,39.7mm)(16mm,39.7mm) on Top Overlay And Pad R12-2(13.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (10.85mm,39.9mm)(10.85mm,41.1mm) on Top Overlay And Pad C2-1(10.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (9.8mm,39.9mm)(10.85mm,39.9mm) on Top Overlay And Pad C2-1(10.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (9.8mm,41.1mm)(10.85mm,41.1mm) on Top Overlay And Pad C2-1(10.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (8.176mm,40.548mm) on Top Overlay And Pad C2-1(10.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (8.15mm,39.9mm)(8.15mm,41.1mm) on Top Overlay And Pad C2-2(8.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (8.15mm,39.9mm)(9.2mm,39.9mm) on Top Overlay And Pad C2-2(8.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (8.15mm,41.1mm)(9.2mm,41.1mm) on Top Overlay And Pad C2-2(8.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (8.176mm,40.548mm) on Top Overlay And Pad C2-2(8.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (11mm,38.3mm)(11mm,39.7mm) on Top Overlay And Pad R10-1(10.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (8mm,38.3mm)(11mm,38.3mm) on Top Overlay And Pad R10-1(10.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (8mm,39.7mm)(11mm,39.7mm) on Top Overlay And Pad R10-1(10.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Text "J12" (6.147mm,36.867mm) on Top Overlay And Pad R10-1(10.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (8mm,38.3mm)(8mm,39.7mm) on Top Overlay And Pad R10-2(8.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (8mm,38.3mm)(11mm,38.3mm) on Top Overlay And Pad R10-2(8.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (8mm,39.7mm)(11mm,39.7mm) on Top Overlay And Pad R10-2(8.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Text "J12" (6.147mm,36.867mm) on Top Overlay And Pad R10-2(8.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (44.5mm,42.3mm)(44.5mm,43.7mm) on Top Overlay And Pad R7-1(43.825mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,35.921mm)(44.3mm,55.479mm) on Top Overlay And Pad R7-1(43.825mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.5mm,43.8mm)(45.5mm,43.8mm) on Top Overlay And Pad R7-1(43.825mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (42.273mm,42.492mm) on Top Overlay And Pad R7-1(43.825mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.5mm,42.3mm)(44.5mm,42.3mm) on Top Overlay And Pad R7-1(43.825mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.5mm,43.7mm)(44.5mm,43.7mm) on Top Overlay And Pad R7-1(43.825mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (41.5mm,43.7mm)(41.5mm,42.3mm) on Top Overlay And Pad R7-2(42.175mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.5mm,45.2mm)(42.5mm,43.8mm) on Top Overlay And Pad R7-2(42.175mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (42.5mm,43.8mm)(45.5mm,43.8mm) on Top Overlay And Pad R7-2(42.175mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (42.273mm,42.492mm) on Top Overlay And Pad R7-2(42.175mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.5mm,42.3mm)(44.5mm,42.3mm) on Top Overlay And Pad R7-2(42.175mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (41.5mm,43.7mm)(44.5mm,43.7mm) on Top Overlay And Pad R7-2(42.175mm,43mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,28.079mm)(69.7mm,28.079mm) on Top Overlay And Pad Q2-3(54.46mm,29.095mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,28.079mm)(69.7mm,28.079mm) on Top Overlay And Pad Q2-1(59.54mm,29.095mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (21.3mm,38mm)(21.3mm,41mm) on Top Overlay And Pad R20-1(22mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.7mm,38mm)(22.7mm,41mm) on Top Overlay And Pad R20-1(22mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.3mm,38mm)(22.7mm,38mm) on Top Overlay And Pad R20-1(22mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (21.3mm,38mm)(21.3mm,41mm) on Top Overlay And Pad R20-2(22mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (22.7mm,38mm)(22.7mm,41mm) on Top Overlay And Pad R20-2(22mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21.3mm,41mm)(22.7mm,41mm) on Top Overlay And Pad R20-2(22mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (18.187mm,40.532mm) on Top Overlay And Pad R20-2(22mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.7mm,38mm)(17.7mm,41mm) on Top Overlay And Pad R19-1(17mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (16.3mm,38mm)(16.3mm,41mm) on Top Overlay And Pad R19-1(17mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (16.3mm,38mm)(17.7mm,38mm) on Top Overlay And Pad R19-1(17mm,38.675mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (17.7mm,38mm)(17.7mm,41mm) on Top Overlay And Pad R19-2(17mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (16.3mm,38mm)(16.3mm,41mm) on Top Overlay And Pad R19-2(17mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (13.186mm,40.549mm) on Top Overlay And Pad R19-2(17mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (16.3mm,41mm)(17.7mm,41mm) on Top Overlay And Pad R19-2(17mm,40.325mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (24.8mm,39.4mm)(25.85mm,39.4mm) on Top Overlay And Pad C5-1(25.25mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (25.85mm,39.4mm)(25.85mm,40.6mm) on Top Overlay And Pad C5-1(25.25mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (24.8mm,40.6mm)(25.85mm,40.6mm) on Top Overlay And Pad C5-1(25.25mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (23.185mm,40.04mm) on Top Overlay And Pad C5-1(25.25mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (23.15mm,39.4mm)(24.2mm,39.4mm) on Top Overlay And Pad C5-2(23.75mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (23.15mm,39.4mm)(23.15mm,40.6mm) on Top Overlay And Pad C5-2(23.75mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (23.15mm,40.6mm)(24.2mm,40.6mm) on Top Overlay And Pad C5-2(23.75mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (23.185mm,40.04mm) on Top Overlay And Pad C5-2(23.75mm,40mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (26mm,37.8mm)(26mm,39.2mm) on Top Overlay And Pad R22-1(25.325mm,38.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (23mm,37.8mm)(26mm,37.8mm) on Top Overlay And Pad R22-1(25.325mm,38.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (23mm,39.2mm)(26mm,39.2mm) on Top Overlay And Pad R22-1(25.325mm,38.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (23mm,37.8mm)(23mm,39.2mm) on Top Overlay And Pad R22-2(23.675mm,38.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (23mm,37.8mm)(26mm,37.8mm) on Top Overlay And Pad R22-2(23.675mm,38.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (23mm,39.2mm)(26mm,39.2mm) on Top Overlay And Pad R22-2(23.675mm,38.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (20.85mm,39.9mm)(20.85mm,41.1mm) on Top Overlay And Pad C4-1(20.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (19.8mm,39.9mm)(20.85mm,39.9mm) on Top Overlay And Pad C4-1(20.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (19.8mm,41.1mm)(20.85mm,41.1mm) on Top Overlay And Pad C4-1(20.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (18.187mm,40.532mm) on Top Overlay And Pad C4-1(20.25mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.15mm,39.9mm)(18.15mm,41.1mm) on Top Overlay And Pad C4-2(18.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.15mm,39.9mm)(19.2mm,39.9mm) on Top Overlay And Pad C4-2(18.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (18.15mm,41.1mm)(19.2mm,41.1mm) on Top Overlay And Pad C4-2(18.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (18.187mm,40.532mm) on Top Overlay And Pad C4-2(18.75mm,40.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (21mm,38.3mm)(21mm,39.7mm) on Top Overlay And Pad R21-1(20.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18mm,38.3mm)(21mm,38.3mm) on Top Overlay And Pad R21-1(20.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18mm,39.7mm)(21mm,39.7mm) on Top Overlay And Pad R21-1(20.325mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (18mm,38.3mm)(18mm,39.7mm) on Top Overlay And Pad R21-2(18.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18mm,38.3mm)(21mm,38.3mm) on Top Overlay And Pad R21-2(18.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (18mm,39.7mm)(21mm,39.7mm) on Top Overlay And Pad R21-2(18.675mm,39mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (42.65mm,9.6mm)(43.7mm,9.6mm) on Top Overlay And Pad C8-1(43.25mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (42.65mm,8.4mm)(42.65mm,9.6mm) on Top Overlay And Pad C8-1(43.25mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (42.65mm,8.4mm)(43.7mm,8.4mm) on Top Overlay And Pad C8-1(43.25mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (45.35mm,8.4mm)(45.35mm,9.6mm) on Top Overlay And Pad C8-2(44.75mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,8.521mm)(44.3mm,28.079mm) on Top Overlay And Pad C8-2(44.75mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (44.3mm,9.6mm)(45.35mm,9.6mm) on Top Overlay And Pad C8-2(44.75mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (44.3mm,8.4mm)(45.35mm,8.4mm) on Top Overlay And Pad C8-2(44.75mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.3mm,8.521mm)(69.7mm,8.521mm) on Top Overlay And Pad C8-2(44.75mm,9mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (45.6mm,10.65mm)(45.6mm,12.35mm) on Top Overlay And Pad C7-2(44.95mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.3mm,8.521mm)(44.3mm,28.079mm) on Top Overlay And Pad C7-2(44.95mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (44.45mm,10.65mm)(45.6mm,10.65mm) on Top Overlay And Pad C7-2(44.95mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (44.45mm,12.35mm)(45.6mm,12.35mm) on Top Overlay And Pad C7-2(44.95mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (42.84mm,10.446mm) on Top Overlay And Pad C7-2(44.95mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (42.4mm,10.65mm)(42.4mm,12.35mm) on Top Overlay And Pad C7-1(43.05mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (42.4mm,10.65mm)(43.55mm,10.65mm) on Top Overlay And Pad C7-1(43.05mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (42.4mm,12.35mm)(43.55mm,12.35mm) on Top Overlay And Pad C7-1(43.05mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (42.84mm,10.446mm) on Top Overlay And Pad C7-1(43.05mm,11.5mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (38mm,40.05mm)(38mm,41.45mm) on Top Overlay And Pad R26-1(37.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35mm,40.05mm)(38mm,40.05mm) on Top Overlay And Pad R26-1(37.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35mm,41.45mm)(38mm,41.45mm) on Top Overlay And Pad R26-1(37.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (35mm,40.05mm)(35mm,41.45mm) on Top Overlay And Pad R26-2(35.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (35mm,40.05mm)(35mm,41.45mm) on Top Overlay And Pad R26-2(35.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35mm,40.05mm)(38mm,40.05mm) on Top Overlay And Pad R26-2(35.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35mm,41.45mm)(38mm,41.45mm) on Top Overlay And Pad R26-2(35.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (32mm,40.05mm)(32mm,41.45mm) on Top Overlay And Pad R25-1(32.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (32mm,40.05mm)(32mm,41.45mm) on Top Overlay And Pad R25-1(32.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,40.05mm)(35mm,40.05mm) on Top Overlay And Pad R25-1(32.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,41.45mm)(35mm,41.45mm) on Top Overlay And Pad R25-1(32.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (35mm,40.05mm)(35mm,41.45mm) on Top Overlay And Pad R25-2(34.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (35mm,40.05mm)(35mm,41.45mm) on Top Overlay And Pad R25-2(34.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,40.05mm)(35mm,40.05mm) on Top Overlay And Pad R25-2(34.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32mm,41.45mm)(35mm,41.45mm) on Top Overlay And Pad R25-2(34.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (32mm,40.05mm)(32mm,41.45mm) on Top Overlay And Pad R24-1(31.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (32mm,40.05mm)(32mm,41.45mm) on Top Overlay And Pad R24-1(31.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,40.05mm)(32mm,40.05mm) on Top Overlay And Pad R24-1(31.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,41.45mm)(32mm,41.45mm) on Top Overlay And Pad R24-1(31.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (29mm,40.05mm)(29mm,41.45mm) on Top Overlay And Pad R24-2(29.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (29mm,40.05mm)(29mm,41.45mm) on Top Overlay And Pad R24-2(29.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,40.05mm)(32mm,40.05mm) on Top Overlay And Pad R24-2(29.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29mm,41.45mm)(32mm,41.45mm) on Top Overlay And Pad R24-2(29.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (26mm,40.05mm)(26mm,41.45mm) on Top Overlay And Pad R23-1(26.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26mm,40.05mm)(29mm,40.05mm) on Top Overlay And Pad R23-1(26.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26mm,41.45mm)(29mm,41.45mm) on Top Overlay And Pad R23-1(26.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (23.185mm,40.04mm) on Top Overlay And Pad R23-1(26.675mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (29mm,40.05mm)(29mm,41.45mm) on Top Overlay And Pad R23-2(28.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (29mm,40.05mm)(29mm,41.45mm) on Top Overlay And Pad R23-2(28.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26mm,40.05mm)(29mm,40.05mm) on Top Overlay And Pad R23-2(28.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26mm,41.45mm)(29mm,41.45mm) on Top Overlay And Pad R23-2(28.325mm,40.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (38.8mm,42.5mm)(40.2mm,42.5mm) on Top Overlay And Pad R30-1(39.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (40.2mm,42.5mm)(40.2mm,45.5mm) on Top Overlay And Pad R30-1(39.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.8mm,42.5mm)(38.8mm,45.5mm) on Top Overlay And Pad R30-1(39.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (35.17mm,42.275mm) on Top Overlay And Pad R30-1(39.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (38.8mm,45.5mm)(40.2mm,45.5mm) on Top Overlay And Pad R30-2(39.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (40.2mm,42.5mm)(40.2mm,45.5mm) on Top Overlay And Pad R30-2(39.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.8mm,42.5mm)(38.8mm,45.5mm) on Top Overlay And Pad R30-2(39.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (34.8mm,42.5mm)(36.2mm,42.5mm) on Top Overlay And Pad R29-1(35.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36.2mm,42.5mm)(36.2mm,45.5mm) on Top Overlay And Pad R29-1(35.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34.8mm,42.5mm)(34.8mm,45.5mm) on Top Overlay And Pad R29-1(35.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (35.17mm,42.275mm) on Top Overlay And Pad R29-1(35.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (32.182mm,42.287mm) on Top Overlay And Pad R29-1(35.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (34.8mm,45.5mm)(36.2mm,45.5mm) on Top Overlay And Pad R29-2(35.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (36.2mm,42.5mm)(36.2mm,45.5mm) on Top Overlay And Pad R29-2(35.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34.8mm,42.5mm)(34.8mm,45.5mm) on Top Overlay And Pad R29-2(35.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (30.8mm,42.5mm)(32.2mm,42.5mm) on Top Overlay And Pad R28-1(31.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32.2mm,42.5mm)(32.2mm,45.5mm) on Top Overlay And Pad R28-1(31.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.8mm,42.5mm)(30.8mm,45.5mm) on Top Overlay And Pad R28-1(31.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R24" (29.181mm,42.287mm) on Top Overlay And Pad R28-1(31.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.069mm < 0.254mm) Between Text "R25" (32.182mm,42.287mm) on Top Overlay And Pad R28-1(31.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.069mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (30.8mm,45.5mm)(32.2mm,45.5mm) on Top Overlay And Pad R28-2(31.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (32.2mm,42.5mm)(32.2mm,45.5mm) on Top Overlay And Pad R28-2(31.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (30.8mm,42.5mm)(30.8mm,45.5mm) on Top Overlay And Pad R28-2(31.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (26.8mm,42.5mm)(28.2mm,42.5mm) on Top Overlay And Pad R27-1(27.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (28.2mm,42.5mm)(28.2mm,45.5mm) on Top Overlay And Pad R27-1(27.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26.8mm,42.5mm)(26.8mm,45.5mm) on Top Overlay And Pad R27-1(27.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R23" (26.191mm,42.291mm) on Top Overlay And Pad R27-1(27.5mm,43.175mm) on Component Side [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (26.8mm,45.5mm)(28.2mm,45.5mm) on Top Overlay And Pad R27-2(27.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (28.2mm,42.5mm)(28.2mm,45.5mm) on Top Overlay And Pad R27-2(27.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (26.8mm,42.5mm)(26.8mm,45.5mm) on Top Overlay And Pad R27-2(27.5mm,44.825mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.4mm,25mm)(42.1mm,25mm) on Top Overlay And Pad J11-10(40.465mm,26.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.9mm,33mm)(42.1mm,33mm) on Top Overlay And Pad J11-9(39.195mm,31.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.4mm,25mm)(42.1mm,25mm) on Top Overlay And Pad J11-8(37.925mm,26.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.9mm,33mm)(42.1mm,33mm) on Top Overlay And Pad J11-7(36.655mm,31.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.4mm,25mm)(42.1mm,25mm) on Top Overlay And Pad J11-6(35.385mm,26.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.9mm,33mm)(42.1mm,33mm) on Top Overlay And Pad J11-5(34.115mm,31.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.4mm,25mm)(42.1mm,25mm) on Top Overlay And Pad J11-4(32.845mm,26.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.9mm,33mm)(42.1mm,33mm) on Top Overlay And Pad J11-3(31.575mm,31.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.4mm,25mm)(42.1mm,25mm) on Top Overlay And Pad J11-2(30.305mm,26.75mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (27.4mm,32.5mm)(27.9mm,33mm) on Top Overlay And Pad J11-1(29.035mm,31.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (27.9mm,33mm)(42.1mm,33mm) on Top Overlay And Pad J11-1(29.035mm,31.25mm) on Component Side [Top Overlay] to [Top Solder] clearance [0.187mm]
Rule Violations :454

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 459
Time Elapsed        : 00:00:01