{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622030078504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622030078504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:54:38 2021 " "Processing started: Wed May 26 14:54:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622030078504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030078504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_8_v2 -c mips_8_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_8_v2 -c mips_8_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030078504 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1622030079275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_8_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_8_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_8_v2 " "Found entity 1: mips_8_v2" {  } { { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_ram " "Found entity 1: reg_file_ram" {  } { { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_ram2 " "Found entity 1: port_ram2" {  } { { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_ram1 " "Found entity 1: port_ram1" {  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctructions.v 1 1 " "Found 1 design units, including 1 entities, in source file inctructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 inctructions " "Found entity 1: inctructions" {  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030111987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030111987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_8_v2 " "Elaborating entity \"mips_8_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622030112111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inctructions inctructions:im " "Elaborating entity \"inctructions\" for hierarchy \"inctructions:im\"" {  } { { "mips_8_v2.v" "im" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inctructions:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inctructions:im\|altsyncram:altsyncram_component\"" {  } { { "inctructions.v" "altsyncram_component" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inctructions:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inctructions:im\|altsyncram:altsyncram_component\"" {  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inctructions:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"inctructions:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instructions.mif " "Parameter \"init_file\" = \"../instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112272 ""}  } { { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622030112272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m02 " "Found entity 1: altsyncram_4m02" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030112417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030112417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4m02 inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated " "Elaborating entity \"altsyncram_4m02\" for hierarchy \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "mips_8_v2.v" "cpu" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112426 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(118) " "Verilog HDL Case Statement information at cpu.v(118): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622030112433 "|mips_8_v2|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_ram cpu:cpu\|reg_file_ram:rfr " "Elaborating entity \"reg_file_ram\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\"" {  } { { "cpu.v" "rfr" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_ram1 cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1 " "Elaborating entity \"port_ram1\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\"" {  } { { "reg_file_ram.v" "r1" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\"" {  } { { "port_ram1.v" "altsyncram_component" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\"" {  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../reg_file_ram.hex " "Parameter \"init_file\" = \"../reg_file_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112514 ""}  } { { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622030112514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6d02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6d02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6d02 " "Found entity 1: altsyncram_6d02" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030112646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030112646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6d02 cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated " "Elaborating entity \"altsyncram_6d02\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_ram2 cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2 " "Elaborating entity \"port_ram2\" for hierarchy \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\"" {  } { { "reg_file_ram.v" "r2" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data data:dm " "Elaborating entity \"data\" for hierarchy \"data:dm\"" {  } { { "mips_8_v2.v" "dm" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data:dm\|altsyncram:altsyncram_component\"" {  } { { "data.v" "altsyncram_component" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data:dm\|altsyncram:altsyncram_component\"" {  } { { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"data:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../data.mif " "Parameter \"init_file\" = \"../data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622030112804 ""}  } { { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622030112804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmv1 " "Found entity 1: altsyncram_fmv1" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622030112932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030112932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmv1 data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated " "Elaborating entity \"altsyncram_fmv1\" for hierarchy \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030112933 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[8\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113168 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[9\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113168 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[10\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113168 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[11\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113168 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1622030113168 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1622030113168 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[0\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[1\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[2\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[3\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[4\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[5\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[6\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[7\] " "Synthesized away node \"data:dm\|altsyncram:altsyncram_component\|altsyncram_fmv1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_fmv1.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data.v" "" { Text "D:/QuartusProject/mips_8_v2/data.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram2:r2\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram2.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram2.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 33 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\] " "Synthesized away node \"cpu:cpu\|reg_file_ram:rfr\|port_ram1:r1\|altsyncram:altsyncram_component\|altsyncram_6d02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_6d02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "port_ram1.v" "" { Text "D:/QuartusProject/mips_8_v2/port_ram1.v" 95 0 0 } } { "reg_file_ram.v" "" { Text "D:/QuartusProject/mips_8_v2/reg_file_ram.v" 21 0 0 } } { "cpu.v" "" { Text "D:/QuartusProject/mips_8_v2/cpu.v" 186 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[0\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[1\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[2\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[3\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[4\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[5\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[6\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[7\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[12\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[13\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[14\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[15\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[16\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[17\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[18\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[19\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[20\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[21\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[22\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[23\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 800 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[24\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 833 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[25\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 866 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[26\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[27\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 932 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[28\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[29\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[30\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[31\] " "Synthesized away node \"inctructions:im\|altsyncram:altsyncram_component\|altsyncram_4m02:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_4m02.tdf" "" { Text "D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "inctructions.v" "" { Text "D:/QuartusProject/mips_8_v2/inctructions.v" 95 0 0 } } { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030113180 "|mips_8_v2|inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1622030113180 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1622030113180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622030114049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622030114128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622030114853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622030114853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mips_8_v2.v" "" { Text "D:/QuartusProject/mips_8_v2/mips_8_v2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622030114945 "|mips_8_v2|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622030114945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622030114945 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622030114945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622030114945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622030115012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 14:55:15 2021 " "Processing ended: Wed May 26 14:55:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622030115012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622030115012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622030115012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622030115012 ""}
