// Seed: 987094076
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3
);
  assign id_1 = id_0 ==? -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd86
) (
    input  wire  id_0,
    output tri0  id_1,
    input  tri   _id_2,
    output tri0  id_3,
    output tri   _id_4
    , id_9,
    output uwire id_5,
    input  tri1  id_6,
    output tri1  id_7
);
  integer [{  1  ==  1  ,  -1  } : 1] id_10;
  ;
  logic [-1 : id_4] id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
  generate
    assign id_11 = (id_10[id_2]);
  endgenerate
endmodule
