Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 23 13:48:47 2020
| Host         : lab309-08 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |              48 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | U1/FSM_sequential_States[2]_i_1_n_0 | U4/AR[0]         |                1 |              3 |
|  CLK_IBUF_BUFG | U3/CEI                              |                  |                2 |              3 |
|  CLK_IBUF_BUFG | U1//i__n_0                          | U4/AR[0]         |                3 |              8 |
|  CLK_IBUF_BUFG | U4/dataB_reg[7][0]                  |                  |                2 |              8 |
|  CLK_IBUF_BUFG | U4/E[0]                             |                  |                2 |              8 |
|  CLK_IBUF_BUFG | U3/CEI                              | Reset_IBUF       |                2 |              9 |
|  CLK_IBUF_BUFG | CE_IBUF                             | Reset_IBUF       |                7 |             28 |
+----------------+-------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 8      |                     3 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


