<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988.html#Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988.html#Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70867"  onclick="showContent('inst_tag_70867')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70867_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70867_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70867_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70867_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70868"  onclick="showContent('inst_tag_70868')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70868_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70868_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70868_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70868_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70869"  onclick="showContent('inst_tag_70869')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70869_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70869_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70869_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70869_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70870"  onclick="showContent('inst_tag_70870')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70870_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70870_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70870_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70870_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70871"  onclick="showContent('inst_tag_70871')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70871_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70871_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70871_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70871_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70872"  onclick="showContent('inst_tag_70872')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70872_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70872_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70872_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70872_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70873"  onclick="showContent('inst_tag_70873')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70873_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70873_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70873_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70873_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70874"  onclick="showContent('inst_tag_70874')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70874_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70874_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70874_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70874_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70875"  onclick="showContent('inst_tag_70875')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70875_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70875_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70875_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70875_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70876"  onclick="showContent('inst_tag_70876')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70876_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70876_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70876_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70876_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70877"  onclick="showContent('inst_tag_70877')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70877_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70877_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70877_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70877_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70878"  onclick="showContent('inst_tag_70878')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70878_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70878_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70878_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70878_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70879"  onclick="showContent('inst_tag_70879')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70879_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70879_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70879_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70879_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70880"  onclick="showContent('inst_tag_70880')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70880_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70880_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70880_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70880_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70881"  onclick="showContent('inst_tag_70881')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70881_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70881_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70881_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70881_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70882"  onclick="showContent('inst_tag_70882')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70882_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70882_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70882_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70882_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70883"  onclick="showContent('inst_tag_70883')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70883_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70883_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70883_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70883_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70884"  onclick="showContent('inst_tag_70884')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70884_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70884_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70884_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70884_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70885"  onclick="showContent('inst_tag_70885')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70885_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70885_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70885_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70885_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70886"  onclick="showContent('inst_tag_70886')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70886_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70886_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70886_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70886_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70887"  onclick="showContent('inst_tag_70887')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70887_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70887_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70887_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70887_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70888"  onclick="showContent('inst_tag_70888')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70888_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70888_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70888_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70888_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70889"  onclick="showContent('inst_tag_70889')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70889_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70889_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70889_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70889_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70890"  onclick="showContent('inst_tag_70890')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70890_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70890_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70890_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70890_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70891"  onclick="showContent('inst_tag_70891')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70891_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70891_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70891_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70891_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70892"  onclick="showContent('inst_tag_70892')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70892_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70892_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70892_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70892_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70893"  onclick="showContent('inst_tag_70893')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70893_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70893_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70893_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70893_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70894"  onclick="showContent('inst_tag_70894')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70894_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70894_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70894_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70894_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70895"  onclick="showContent('inst_tag_70895')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70895_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70895_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70895_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70895_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70896"  onclick="showContent('inst_tag_70896')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70896_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70896_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70896_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70896_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70897"  onclick="showContent('inst_tag_70897')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70897_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70897_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70897_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70897_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70898"  onclick="showContent('inst_tag_70898')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70898_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70898_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70898_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70898_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70899"  onclick="showContent('inst_tag_70899')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70899_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70899_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70899_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70899_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_0.html#inst_tag_70900"  onclick="showContent('inst_tag_70900')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_0.html#inst_tag_70900_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70900_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_0.html#inst_tag_70900_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_0.html#inst_tag_70900_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70901"  onclick="showContent('inst_tag_70901')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70901_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70901_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70901_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70901_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70902"  onclick="showContent('inst_tag_70902')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70902_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70902_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70902_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70902_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70903"  onclick="showContent('inst_tag_70903')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70903_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70903_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70903_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70903_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70904"  onclick="showContent('inst_tag_70904')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70904_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70904_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70904_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70904_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70905"  onclick="showContent('inst_tag_70905')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70905_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70905_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70905_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70905_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70906"  onclick="showContent('inst_tag_70906')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70906_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70906_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70906_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70906_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70907"  onclick="showContent('inst_tag_70907')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70907_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70907_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70907_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70907_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70908"  onclick="showContent('inst_tag_70908')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70908_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70908_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70908_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70908_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70909"  onclick="showContent('inst_tag_70909')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70909_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70909_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70909_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70909_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70910"  onclick="showContent('inst_tag_70910')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70910_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70910_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70910_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70910_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70911"  onclick="showContent('inst_tag_70911')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70911_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70911_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70911_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70911_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70912"  onclick="showContent('inst_tag_70912')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70912_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70912_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70912_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70912_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70913"  onclick="showContent('inst_tag_70913')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70913_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70913_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70913_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70913_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70914"  onclick="showContent('inst_tag_70914')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70914_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70914_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70914_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70914_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70915"  onclick="showContent('inst_tag_70915')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70915_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70915_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70915_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70915_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70916"  onclick="showContent('inst_tag_70916')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70916_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70916_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70916_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70916_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70917"  onclick="showContent('inst_tag_70917')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70917_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70917_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70917_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70917_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70918"  onclick="showContent('inst_tag_70918')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70918_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70918_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70918_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70918_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70919"  onclick="showContent('inst_tag_70919')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70919_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70919_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70919_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70919_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70920"  onclick="showContent('inst_tag_70920')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70920_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70920_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70920_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70920_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70921"  onclick="showContent('inst_tag_70921')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70921_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70921_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70921_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70921_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70922"  onclick="showContent('inst_tag_70922')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70922_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70922_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70922_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70922_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70923"  onclick="showContent('inst_tag_70923')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70923_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70923_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70923_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70923_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70924"  onclick="showContent('inst_tag_70924')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70924_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70924_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70924_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70924_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70925"  onclick="showContent('inst_tag_70925')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70925_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70925_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70925_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70925_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70926"  onclick="showContent('inst_tag_70926')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70926_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70926_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70926_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70926_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70927"  onclick="showContent('inst_tag_70927')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70927_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70927_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70927_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70927_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70928"  onclick="showContent('inst_tag_70928')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70928_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70928_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70928_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70928_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70929"  onclick="showContent('inst_tag_70929')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70929_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70929_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70929_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70929_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70930"  onclick="showContent('inst_tag_70930')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70930_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70930_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70930_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70930_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70931"  onclick="showContent('inst_tag_70931')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70931_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70931_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70931_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70931_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70932"  onclick="showContent('inst_tag_70932')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70932_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70932_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70932_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70932_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70933"  onclick="showContent('inst_tag_70933')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70933_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70933_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70933_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70933_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_1.html#inst_tag_70934"  onclick="showContent('inst_tag_70934')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_1.html#inst_tag_70934_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70934_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_1.html#inst_tag_70934_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_1.html#inst_tag_70934_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70935"  onclick="showContent('inst_tag_70935')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70935_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70935_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70935_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70935_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70936"  onclick="showContent('inst_tag_70936')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70936_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70936_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70936_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70936_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70937"  onclick="showContent('inst_tag_70937')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70937_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70937_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70937_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70937_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70938"  onclick="showContent('inst_tag_70938')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70938_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70938_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70938_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70938_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70939"  onclick="showContent('inst_tag_70939')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70939_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70939_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70939_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70939_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70940"  onclick="showContent('inst_tag_70940')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70940_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70940_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70940_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70940_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70941"  onclick="showContent('inst_tag_70941')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70941_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70941_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70941_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70941_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70942"  onclick="showContent('inst_tag_70942')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70942_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70942_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70942_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70942_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70943"  onclick="showContent('inst_tag_70943')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70943_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70943_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70943_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70943_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70944"  onclick="showContent('inst_tag_70944')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70944_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70944_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70944_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70944_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70945"  onclick="showContent('inst_tag_70945')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70945_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70945_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70945_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70945_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70946"  onclick="showContent('inst_tag_70946')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70946_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70946_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70946_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70946_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70947"  onclick="showContent('inst_tag_70947')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70947_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70947_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70947_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70947_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70948"  onclick="showContent('inst_tag_70948')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70948_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70948_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70948_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70948_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70949"  onclick="showContent('inst_tag_70949')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70949_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70949_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70949_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70949_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70950"  onclick="showContent('inst_tag_70950')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70950_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70950_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70950_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70950_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70951"  onclick="showContent('inst_tag_70951')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70951_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70951_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70951_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70951_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70952"  onclick="showContent('inst_tag_70952')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70952_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70952_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70952_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70952_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70953"  onclick="showContent('inst_tag_70953')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70953_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70953_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70953_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70953_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70954"  onclick="showContent('inst_tag_70954')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70954_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70954_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70954_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70954_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70955"  onclick="showContent('inst_tag_70955')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70955_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70955_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70955_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70955_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70956"  onclick="showContent('inst_tag_70956')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70956_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70956_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70956_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70956_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70957"  onclick="showContent('inst_tag_70957')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70957_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70957_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70957_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70957_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70958"  onclick="showContent('inst_tag_70958')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70958_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70958_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70958_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70958_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70959"  onclick="showContent('inst_tag_70959')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70959_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70959_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70959_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70959_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70960"  onclick="showContent('inst_tag_70960')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70960_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70960_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70960_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70960_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70961"  onclick="showContent('inst_tag_70961')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70961_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70961_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70961_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70961_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70962"  onclick="showContent('inst_tag_70962')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70962_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70962_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70962_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70962_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70963"  onclick="showContent('inst_tag_70963')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70963_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70963_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70963_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70963_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70964"  onclick="showContent('inst_tag_70964')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70964_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70964_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70964_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70964_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70965"  onclick="showContent('inst_tag_70965')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70965_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70965_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70965_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70965_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70966"  onclick="showContent('inst_tag_70966')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70966_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70966_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70966_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70966_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70967"  onclick="showContent('inst_tag_70967')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70967_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70967_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70967_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70967_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_2.html#inst_tag_70968"  onclick="showContent('inst_tag_70968')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_2.html#inst_tag_70968_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70968_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_2.html#inst_tag_70968_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_2.html#inst_tag_70968_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70969"  onclick="showContent('inst_tag_70969')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70969_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70969_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70969_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70969_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70970"  onclick="showContent('inst_tag_70970')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70970_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70970_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70970_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70970_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70971"  onclick="showContent('inst_tag_70971')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70971_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70971_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70971_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70971_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70972"  onclick="showContent('inst_tag_70972')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70972_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70972_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70972_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70972_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70973"  onclick="showContent('inst_tag_70973')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70973_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70973_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70973_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70973_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70974"  onclick="showContent('inst_tag_70974')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70974_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70974_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70974_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70974_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70975"  onclick="showContent('inst_tag_70975')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70975_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70975_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70975_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70975_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70976"  onclick="showContent('inst_tag_70976')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70976_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70976_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70976_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70976_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70977"  onclick="showContent('inst_tag_70977')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70977_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70977_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70977_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70977_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70978"  onclick="showContent('inst_tag_70978')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70978_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70978_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70978_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70978_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70979"  onclick="showContent('inst_tag_70979')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70979_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70979_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70979_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70979_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70980"  onclick="showContent('inst_tag_70980')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70980_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70980_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70980_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70980_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70981"  onclick="showContent('inst_tag_70981')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70981_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70981_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70981_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70981_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70982"  onclick="showContent('inst_tag_70982')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70982_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70982_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70982_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70982_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70983"  onclick="showContent('inst_tag_70983')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70983_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70983_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70983_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70983_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod988_3.html#inst_tag_70984"  onclick="showContent('inst_tag_70984')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod988_3.html#inst_tag_70984_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70984_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod988_3.html#inst_tag_70984_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod988_3.html#inst_tag_70984_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a name="564190830"></a>
<a href="mod988.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="564190830"></a>
<a href="mod988.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="386076834"></a>
<a href="mod988.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70914_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70915_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="608616864"></a>
<a href="mod988.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70934_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1138944983"></a>
<a href="mod988.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE,NUM_FLOPS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70867_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70868_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70869_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70870_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70871_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70872_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70873_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70874_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70875_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70876_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70877_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70878_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70879_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70880_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70881_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70882_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70883_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70884_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70885_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70886_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70887_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70888_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70889_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70890_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70891_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70892_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70893_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70894_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70895_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70896_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70897_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70898_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70899_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_0.html#inst_tag_70900_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70901_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70902_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70903_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70904_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70905_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70906_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70907_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70908_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70909_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70910_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70911_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70912_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70913_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70916_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70917_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70918_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70919_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70920_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70921_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70922_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70923_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70924_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70925_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70926_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70927_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70928_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70929_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70930_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70931_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70932_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_1.html#inst_tag_70933_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70935_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70936_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70937_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70938_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70939_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70940_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70941_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70942_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70943_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70944_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70945_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70946_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70947_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70948_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70949_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70950_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70951_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70952_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70953_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70954_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70955_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70956_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70957_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70958_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70959_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70960_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70961_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70962_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70963_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70964_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70965_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70966_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70967_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_2.html#inst_tag_70968_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70969_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70970_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70971_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70972_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70973_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70974_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70975_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70976_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70977_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70978_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70979_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70980_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70981_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70982_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70983_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod988_3.html#inst_tag_70984_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="564190830"></a>
<a href="mod988.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
