novel method soft error mitig fpga adapt cross pariti code swagata mandal rourab paul suman sau amlan chakrabarti subhasi chattopadhyay rpakc_sl ssakc_sl acakcsl variabl energi cyclotron center saltlak kolkata india univers calcutta kolkata india abstract field programm gate array fpgas prone transient fault presenc radiat environment hazard compar applica tion specif integr circuit asic error mitig recoveri techniqu absolut protect fpga hardwar soft error aris transient fault paper effici multi bit error correct method fpgas propos adapt cross pariti check acpc code acpc easi implement need decod circuit simpl propos scheme total configur memori partit part will acpc hardwar static assum unaffect kind error portion will store binari file logic protect transient error assum dynam reconfigur partial reconfigur area binari file secondari memori pass acpc hardwar bit forward error correct fec field calcul enter reconfigur portion runtim scenario data dynam reconfigur portion configur memori will read pass acpc hardwar acpc hardwar will correct error data enter dynam configur memori propos kind methodolog novel transient fault correct acpc code fpgas valid design test propos methodolog kintex fpga measur paramet critic path power consumpt overhead resourc error correct effici estim perform propos method introduct soft error transient error temporari malfunct occur solid state devic radiat reproduc lead sin gle event upset seu develop fabric technolog solid state devic gradual reduc size downscal devic size node voltag cmos transistor reduc general charg inject particl threshold critic charg creat seu embed devic fpga demand fpgas gradual increas critic applic high energi physic experi biomed instrument deep space explor advantag asic fault mitig techniqu requir protect fpga devic radiat energet particl error fpga broad classifi main cat egori temporari transient error perman error transient error creat seu combin sequenti logic will transfer flipflop memori error correct second transient error direct affect configur memori fpga error correct configur fpga kind perman fault recover happen charg particl perman damag logic switch block fpga error sort replac logic block physic rout work consid perman recover fault common solut prevent radiat radiat harden radhard fpgas space grade fpga cost compar commerci cot fpga radhard fpgas generat cot fpgas memori fpgas classifi categori configur memori block memori distribut memori flip flop block memori distribut memori flip flop store user logic con figur memori store data configur user logic assum download bit file configur memori remain unchang user logic memori chang time clock cycl fpga mem ori bit configur bit probabl occurr error configur memori common error correct technolog trippl modular redund tmr concurr error detect ced user logic configur memori apart mention scheme consum larg area huge power suitabl real time applic larg area overhead tmr reduc tmr critic portion circuit design partial tmr describ problem extra overhead reduc technolog scrub error detect correct code edac paper key contribut novel techniqu error detect correct adapt cross pariti code acpc adopt protect configur memori soft error optim acpc architectur consum resourc power compar remain logic acpc mount custom architectur intern con figur access port icap intellectu properti propos bit file read fault detect fault correct write process pipelin increas throughput partial reconfigur featur propos fault correct modul reduc reconfigur time produc worst case solut number fault exceed fault correct capac rest paper organ present detail literatur review work iii describ propos acpc code tail propos hardwar architectur describ tion evalu result analysi scribe vfollow conclud remark tion background work scrub best altern solut mitig soft error extra area overhead tmr ced scrub download bit file configur memori copi origin bit file golden copi store separ radhard memori time golden copi download configur memori period interv reduc accumul error fpga increas lifespan fpga altern method configur read describ scheme data configur memori continu read cyclic redund check crc oper separ radiat harden memori detect error fpga program tmr intellig scrub reduc singl event upset describ virtex fpgas mention scheme drawback continu access extern radhard memori increas cost introduc delay reduc delay bit file download scrub download author partial reconfigur scrub reduc delay partial reconfigur reduc seu case portion error detect portion will correct correct system stop moment good solut real time system author dynam partial reconfigur correct portion configur memori soft error hamper function rest configur memori approach edac code cyclic dundanc check crc protect configur memori extra hardwar extra delay malli error correct code communic domain main paramet perform anali sis edac communic domain close shannon limit support real time requir edac complex decod circuit prefer author ham product code correct multi bit upset mbu configur frame propos special kind memori hardwar implement propos code tough convent configur memori xilinx soft error mitig control block base crc edac correct atmost adjac bit studi faster rate downscal multipl number adjac bit radiat complex edac requir mitig soft error author convolut code mitig seu main problem convolut code decod circuit complex reduct complex decod circuit edac will increas seu mitig day pariti check code intellig mbu correct parthasarathi interleav pariti check code scrub mbu sram base fpga iii propos adapt cross pariti check code algorithm architectur class pariti code cross pariti check code protect data store configur memori fpga transient error acpc code pro pose correct error magnet tape error correct procedur magnet tape sram base fpga acpc code correct fault sram base fpga portion acpc code modifi modif help correct odd number error posit negat slope configur memori code structur acpc simpl complex comput galoi field common error correct code bose choudhuri hocquenghem bch code reed solomon code avoid decod circuit complex ldpc turbo code clear evid data present tabl propos acpc code better perform term decod circuit complex latenc hardwar complex compar state art code matrix chosen measur code rate tabl code rate turbo code ldpc tabl standard paramet measur code effici class code binari file logic design will store matrix format configur memori paper propos modifi acpc code chosen configur memori matrix figur easi extend result size matrix code scheme concept interact vertic cross pariti check adapt manner enter encod process matrix divid matric size row interleav interleav row number assign column left side matrix vertic check appli independ matric cross pariti check span matric time decod process iter base pariti equat variabl time decod process simpl inexpens detail encod decod process describ subsect iii iii encod process indic mth bit tth row matrix row number vari vari matrix row matrix store check bit row tabl comparison propos scheme exist scheme block code convolut code product code cross pariti code reed solomon ham code ldpc turbo reed solomon product product code propos acpc hardwar moder low high high moder low low complex ecc moder low shanon limit shanon limit strong strong strong perform latenc low low moder long long moder low decod complex moder low high high high low low code rate matrix matrix vertic pariti check bit cross pariti check bit fig data format configur memori matrix store cross pariti check bit diagon posit slope bit mth bit row calcul row matrix store cross pariti check bit diagon negat slope bit row calcul encod process check bit set portion matrix indic blue color figur remain uncod mention code scheme extra portion memori side matrix extra portion memori row cross pariti bit will remain portion load check bit row matrix generat pariti equat column matrix check bit row matrix generat equat syndrom comput denot corrupt bit read configur memori time tth row mth column matric syndrom will indic presenc error syndrom mth bit tth row matrix syndrom mth bit tth row matrix syndrom vertic check mth column matrix yellow color figur modulo addit origin data data read memori runtim error pattern error pattern mth bit tth row matric syndrom vector written term error pattern decod process decod process consist step detect erron bit matrix correct detect erron bit start decod process data configur memori will read store decod circuit decod obey step input read output correct bit correct bit posit set vertic pointer set pointer posit slope set pointer negat slope increas pointer posit slope perform modulo sum element posit slope reach row perform modulo sum result previous step pariti row increas pointer negat slope form modulo sum element negat slope reach row perform modulo sum result previous step pariti row nonzero modulo sum step step indic presenc error posit negat slope modulo sum indic error code unabl detect error nonzero modulo sum pointer start column process posit slope move horizont increment will perform modulo sum vertic direct nonzero modulo sum pointer start column process negat slope move horizont increment will perform modulo sum vertic direct step step will continu syndrom vertic direct posit syndrom nonzero vertic direct exact posit error error correct simpl invers process will continu error diagon correct step step will continu error matrix propos code scheme maxim correct error column halv will odd number error diagon column window number correct bit fault exist halv number undetect fault express number success diagon fault propos algorithm correct number fault fault correct effici success diagon bit propos code correct number error row advantag propos code scheme propos code scheme process parallel posit diagon negat diagon will enhanc speed decod process code process adapt natur error correct bit posit will help error correct posit describ suppos error indic red color figur process negat slope will detect diagon process posit slope run error will correct correct error process negat slope hardwar architectur configur area applic hardwar configur area fpga chip consist compon state standard custom architectur compon take partit area fpga fault correct block acpc read binari file bit file applic hardwar icap port acpc block correct faulti bit store address seconday memori slave interfac control axi plb fsl custom master microblaz powerpc arm custom icap control icap interfac slave interfac acpc fifo fifo write path read path configur area hwicap area static area fig architectur propos icap block partit region fault occur bit scan acpc send bit file faulti partit icap partit compon need reduc reconfigur time bit file download process reconfigur time propos icap block propos icap block consist block slave interfac acpc block hardwar icap hwicap figur slave interfac slave interfac icap con troll master master send impor tant inform icap_start bit length icap acknowledg master icap_don port dynam configur process xilinx platform microblaz power arm custom icap control master acpc block detail hardwar architectur acpc block describ iii acpc connect hwicap provid xilinx acpc read write bit file read write buffer hwicap hwicap hwicap interfac intern configur access port icap write fifo insid hwicap store configur bit local master write configur bit write fifo simultan data store write fifo transfer icap master read configur data icap store insid read fifo fifo rate data flow master interfac icap interfac fifo depth flexibl download static bit file download partial bit file calcul fec system activ read file correct faulti bit exceed correct capac download correct acpc download origin memori configur phase phase fig workflow hardwar implement propos algorithm slave interfac control slave interfac control interfac propos icap block master master process element send partial bit file secondari memori propos icap block type slave interfac control depend master master standard processor mircroblaz power arm interfac follow standard bus protocol axi fsl plb option serv communic standard processor propos icap block interfac will custom custom icap control processor master master icap control secondari memori master icap control move partial bit file secondari memori propos icap control microb laze power arm custom light weight icap control master flash secur disk card secondari memori store bit file workflow design separ static partial region static portion consist secondari memori master processor slave bus interfac propos icap block partial region applic hardwar work flow propos design describ static bit file download configu ration area fpga jatg cabl secondari memori partial bit file applic name store secondari memori compon bit file figur pri prn bit file download partit partial region propos icap block pass acpc insid icap block calcul forward error correct fec field time interv icap start read file fault occur acpc correct specif bit download correspond pri file alloc partit number faulti bit exceed form correct capac acpc icap will request master download pri file secondari memori demarc distinct phase wokflow tabl resourc util propos design block slice lut pair critic time power encod decod gaussian configur phase phase illustr figur step describ configur phase step describ phase perform analysi fault correct model implement xilinx kintex board xilinx ise platform vhdl design entri applic design generat bit file test design behavior simul time diagram signal simul figur start encod process bit file will acpc hardwar secondari storag enc_start signal high encod process will start clock cycl pariti check procedur will start step pariti calcul posit negat slope vertic direct describ iii complet encod process enc_don signal high generat redund data encod process will store acpc hardwar decod process bit file configur memori will read store acpc hardwar start decod process decode_start signal high clock cycl syndrom calcul will start dia_syn high syndrom will syndrom calcul will stop dia_syn signal low instant syn_nonzero signal high varticle_syn low indic calcul syn drome vertic direct syndrom will generat vertic direct error_detect high indic error detect clock cycl error_correct signal will high clock cycl detect error will correct process will continu error slope will correct rectif error slope dia_syn signal will high indic repetit process slope complet error correct diagon decode_don signal will high indic process error correct region error occur will download configur memori bit file will reduc time complex encod decod process slope vertic direct will parallel enhanc speed error correct acceler encod decod process propos error correct code pipe architectur read write oper memori icap problem icap port read write oper serial error correct copi bit file posit occurr error correct posit will store acpc hardwar time start error correct clk enc_start par_check_start data_enc data_input enc_data erronous_data correctdata enc_don decode_start dia_syn syn_nonzero varticle_syn error_detect error_correct decode_don fig time diagram signal fault correct diagon vertic dimens bit fig error correct effici read data acpc hardwar will blind correct bit posit will increas error correct capabl acpc hardwar resourc util power consumpt critic time encod decod tabl result propos encod decod consum resourc power compar standard applic algorithm gaussian filter error correct capabl propos code graph figur brown number error bit correct success diagon blue fault correct effici column graph impli brown increas rapid blue decreas drastic window size dimens increas conclus work propos acpc code protect fpga soft error propos code will redund bit compar exist convent error correct code bch turbo correct number error time decod complex code compar propos novel hardwar architectur partial reconfigur hardwar implement propos code futur plan develop fault injector emul test error correct capabl propos code refer nguyen yagil systemat approach ser estim solut reliabl physic symposium proceed annual ieee intern march baumann radiat induc soft error advanc semiconductor technolog devic materi reliabl ieee transact sept asadi tahoori soft error mitig sram base fpgas vlsi test symposium proceed ieee golshan bozorgzadeh singl event upset seu awar fpga rout design autom confer dac acm ieee june violant sterpon ceschia bortolato bernardi reorda paccagnella simul base analysi seu effect sram base fpgas nuclear scienc ieee transact dec xilinx logicor soft error mitig control product guid kastensmidt sterpon carro reorda optim design tripl modular redund logic sram base fpgas design autom test europ proceed march siewiorek swarz reliabl comput system design evalu natick usa peter pratt caffrey carrol graham morgan wirthlin fine grain seu mitig fpgas partial tmr nuclear scienc ieee transact aug manz gebelein oancea engel kebschul radia tion mitig effici scrub fpga base cbm tof read control field programm logic applic fpl intern confer sept herrera alzu lãs pez vallejo refer scrubber tmr system base xilinx virtex fpgas patmo ser lectur note comput scienc ayala garcã cãa mara prieto ruggiero sicard springer onlin http conf patmo html herrera heiner seller wirthlin kalb fpga partial reconfigu ration configur scrub field programm logic applic fpl intern confer aug cristiana bolchini david quarta seu mitig sram base fpgas dynam partial reconfigur proceed acm great lake symposium vlsi glsvlsi berrou glavieux thitimajshima shannon limit error correct code decod turbo code communica tion icc geneva technic program confer record ieee intern confer park lee roy soft error resili fpgas built ham product code larg scale integr vlsi system ieee transact feb ibe taniguchi yahagi shimbo toba impact scale neutron induc soft error sram design rule electron devic ieee transact juli frigerio radaelli salic convolut code seu mitig test symposium european rao ebrahimi seyyedi tahoori protect sram base fpgas multipl bit upset erasur code design autom confer dac acm edac ieee june patel adapt cross pariti axp code high densiti magnet tape subsystem ibm journal develop nov figur jpeg format http figur png format http 