// Seed: 3383484316
module module_0;
  always @(id_1 or negedge 1) $display;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3
);
  module_0();
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_5) begin
    if (id_6[1'b0]) begin
      wait (1);
    end else $display(1'b0);
  end
  assign id_3  = 1;
  module_0();
  assign id_10 = id_1[1 : 1'b0];
endmodule
