<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ssb › driver_pcicore.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>driver_pcicore.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Sonics Silicon Backplane</span>
<span class="cm"> * Broadcom PCI-core driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005, Broadcom Corporation</span>
<span class="cm"> * Copyright 2006, 2007, Michael Buesch &lt;m@bues.ch&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GNU/GPL. See COPYING for details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ssb/ssb.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/ssb/ssb_embedded.h&gt;</span>

<span class="cp">#include &quot;ssb_private.h&quot;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">ssb_pcie_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">address</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">ssb_pcie_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">address</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">ssb_pcie_mdio_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u8</span> <span class="n">device</span><span class="p">,</span> <span class="n">u8</span> <span class="n">address</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">ssb_pcie_mdio_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u8</span> <span class="n">device</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">address</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="n">u32</span> <span class="nf">pcicore_read32</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">pcicore_write32</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssb_write32</span><span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="n">u16</span> <span class="nf">pcicore_read16</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssb_read16</span><span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span>
<span class="kt">void</span> <span class="nf">pcicore_write16</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssb_write16</span><span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**************************************************</span>
<span class="cm"> * Code for hostmode operation.</span>
<span class="cm"> **************************************************/</span>

<span class="cp">#ifdef CONFIG_SSB_PCICORE_HOSTMODE</span>

<span class="cp">#include &lt;asm/paccess.h&gt;</span>
<span class="cm">/* Probe a 32bit value on the bus and catch bus exceptions.</span>
<span class="cm"> * Returns nonzero on a bus exception.</span>
<span class="cm"> * This is MIPS specific */</span>
<span class="cp">#define mips_busprobe32(val, addr)	get_dbe((val), ((u32 *)(addr)))</span>

<span class="cm">/* Assume one-hot slot wiring */</span>
<span class="cp">#define SSB_PCI_SLOT_MAX	16</span>

<span class="cm">/* Global lock is OK, as we won&#39;t have more than one extpci anyway. */</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">cfgspace_lock</span><span class="p">);</span>
<span class="cm">/* Core to access the external PCI config space. Can only have one. */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">extpci_core</span><span class="p">;</span>


<span class="k">static</span> <span class="n">u32</span> <span class="nf">get_cfgspace_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">func</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* We do only have one cardbus device behind the bridge. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">cardbusmode</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Type 0 transaction */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">dev</span> <span class="o">&gt;=</span> <span class="n">SSB_PCI_SLOT_MAX</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="cm">/* Slide the window */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">SSB_PCICORE_SBTOPCI_CFG0</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">+</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">SSB_PCICORE_SBTOPCI1_MASK</span><span class="p">);</span>
		<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="cm">/* Calculate the address */</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">SSB_PCI_CFG</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">+</span> <span class="mi">16</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SSB_PCICORE_SBTOPCI1_MASK</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">func</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Type 1 transaction */</span>
		<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI1</span><span class="p">,</span>
				<span class="n">SSB_PCICORE_SBTOPCI_CFG1</span><span class="p">);</span>
		<span class="cm">/* Calculate the address */</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">SSB_PCI_CFG</span><span class="p">;</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">bus</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dev</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">func</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssb_extpci_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">func</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">off</span><span class="p">,</span>
				  <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span><span class="p">;</span>

	<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">hostmode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="mi">4</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">get_cfgspace_addr</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">addr</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">mmio</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmio</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mips_busprobe32</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mmio</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">unmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssb_extpci_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">func</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">off</span><span class="p">,</span>
				   <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio</span><span class="p">;</span>

	<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">hostmode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">len</span> <span class="o">!=</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">len</span> <span class="o">!=</span> <span class="mi">4</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">get_cfgspace_addr</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">addr</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">mmio</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmio</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mips_busprobe32</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mmio</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)));</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="o">*</span><span class="p">((</span><span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFFFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)));</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="o">*</span><span class="p">((</span><span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">mmio</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">unmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">mmio</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssb_pcicore_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cfgspace_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">ssb_extpci_read_config</span><span class="p">(</span><span class="n">extpci_core</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span>
				     <span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cfgspace_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span> <span class="o">?</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span> <span class="o">:</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ssb_pcicore_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				    <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cfgspace_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">ssb_extpci_write_config</span><span class="p">(</span><span class="n">extpci_core</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span>
				      <span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span> <span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cfgspace_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span> <span class="o">?</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span> <span class="o">:</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">ssb_pcicore_pciops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span>	<span class="o">=</span> <span class="n">ssb_pcicore_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>	<span class="o">=</span> <span class="n">ssb_pcicore_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">ssb_pcicore_mem_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;SSB PCIcore external memory&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">SSB_PCI_DMA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">SSB_PCI_DMA</span> <span class="o">+</span> <span class="n">SSB_PCI_DMA_SZ</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_PCI_FIXED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">ssb_pcicore_io_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;SSB PCIcore external I/O&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x7FF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span> <span class="o">|</span> <span class="n">IORESOURCE_PCI_FIXED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">ssb_pcicore_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssb_pcicore_pciops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssb_pcicore_io_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ssb_pcicore_mem_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This function is called when doing a pci_enable_device().</span>
<span class="cm"> * We must first check if the device is a device on the PCI-core bridge. */</span>
<span class="kt">int</span> <span class="nf">ssb_pcicore_plat_dev_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">ssb_pcicore_pciops</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* This is not a device on the PCI-core bridge. */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PCI: Fixing up device %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">pci_name</span><span class="p">(</span><span class="n">d</span><span class="p">));</span>

	<span class="cm">/* Fix up interrupt lines */</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">ssb_mips_irq</span><span class="p">(</span><span class="n">extpci_core</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="n">PCI_INTERRUPT_LINE</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Early PCI fixup for a device on the PCI-core bridge. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcicore_fixup_pcibridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">lat</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">ssb_pcicore_pciops</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* This is not a device on the PCI-core bridge. */</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PCI: Fixing up bridge %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>

	<span class="cm">/* Enable PCI bridge bus mastering and memory space */</span>
	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pcibios_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: SSB bridge enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable PCI bridge BAR1 prefetch and burst */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_BAR1_CONTROL</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>

	<span class="cm">/* Make sure our latency is high enough to handle the devices behind us */</span>
	<span class="n">lat</span> <span class="o">=</span> <span class="mi">168</span><span class="p">;</span>
	<span class="n">ssb_printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PCI: Fixing latency timer of device %s to %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">lat</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="n">lat</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_EARLY</span><span class="p">(</span><span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">ssb_pcicore_fixup_pcibridge</span><span class="p">);</span>

<span class="cm">/* PCI device IRQ mapping. */</span>
<span class="kt">int</span> <span class="nf">ssb_pcicore_pcibios_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">ssb_pcicore_pciops</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* This is not a device on the PCI-core bridge. */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ssb_mips_irq</span><span class="p">(</span><span class="n">extpci_core</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ssb_pcicore_init_hostmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">extpci_core</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">extpci_core</span> <span class="o">=</span> <span class="n">pc</span><span class="p">;</span>

	<span class="n">ssb_dprintk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;PCIcore in host mode found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Reset devices on the external PCI bus */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">SSB_PCICORE_CTL_RST_OE</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SSB_PCICORE_CTL_CLK_OE</span><span class="p">;</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SSB_PCICORE_CTL_CLK</span><span class="p">;</span> <span class="cm">/* Clock on */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span> <span class="cm">/* Assertion time demanded by the PCI standard */</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SSB_PCICORE_CTL_RST</span><span class="p">;</span> <span class="cm">/* Deassert RST# */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_CTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">SSB_PCICORE_ARBCTL_INTERN</span><span class="p">;</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_ARBCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span> <span class="cm">/* Assertion time demanded by the PCI standard */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">has_cardbus_slot</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ssb_dprintk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">PFX</span> <span class="s">&quot;CardBus slot detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pc</span><span class="o">-&gt;</span><span class="n">cardbusmode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/* GPIO 1 resets the bridge */</span>
		<span class="n">ssb_gpio_out</span><span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ssb_gpio_outen</span><span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">pcicore_write16</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SPROM</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
				<span class="n">pcicore_read16</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SPROM</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
				<span class="o">|</span> <span class="mh">0x0400</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* 64MB I/O window */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI0</span><span class="p">,</span>
			<span class="n">SSB_PCICORE_SBTOPCI_IO</span><span class="p">);</span>
	<span class="cm">/* 64MB config space */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI1</span><span class="p">,</span>
			<span class="n">SSB_PCICORE_SBTOPCI_CFG0</span><span class="p">);</span>
	<span class="cm">/* 1GB memory window */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI2</span><span class="p">,</span>
			<span class="n">SSB_PCICORE_SBTOPCI_MEM</span> <span class="o">|</span> <span class="n">SSB_PCI_DMA</span><span class="p">);</span>

	<span class="cm">/* Enable PCI bridge BAR0 prefetch and burst */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">PCI_COMMAND_MASTER</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MEMORY</span><span class="p">;</span>
	<span class="n">ssb_extpci_write_config</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="cm">/* Clear error conditions */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ssb_extpci_write_config</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_STATUS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* Enable PCI interrupts */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_IMASK</span><span class="p">,</span>
			<span class="n">SSB_PCICORE_IMASK_INTA</span><span class="p">);</span>

	<span class="cm">/* Ok, ready to run, register it to the system.</span>
<span class="cm">	 * The following needs change, if we want to port hostmode</span>
<span class="cm">	 * to non-MIPS platform. */</span>
	<span class="n">ssb_pcicore_controller</span><span class="p">.</span><span class="n">io_map_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">SSB_PCI_MEM</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">);</span>
	<span class="n">set_io_port_base</span><span class="p">(</span><span class="n">ssb_pcicore_controller</span><span class="p">.</span><span class="n">io_map_base</span><span class="p">);</span>
	<span class="cm">/* Give some time to the PCI controller to configure itself with the new</span>
<span class="cm">	 * values. Not waiting at this point causes crashes of the machine. */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssb_pcicore_controller</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pcicore_is_in_hostmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">chipid_top</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">chipid_top</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span> <span class="o">&amp;</span> <span class="mh">0xFF00</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chipid_top</span> <span class="o">!=</span> <span class="mh">0x4700</span> <span class="o">&amp;&amp;</span>
	    <span class="n">chipid_top</span> <span class="o">!=</span> <span class="mh">0x5300</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">sprom</span><span class="p">.</span><span class="n">boardflags_lo</span> <span class="o">&amp;</span> <span class="n">SSB_PCICORE_BFL_NOPCI</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* The 200-pin BCM4712 package does not bond out PCI. Even when</span>
<span class="cm">	 * PCI is bonded out, some boards may leave the pins floating. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span> <span class="o">==</span> <span class="mh">0x4712</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_package</span> <span class="o">==</span> <span class="n">SSB_CHIPPACK_BCM4712S</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_package</span> <span class="o">==</span> <span class="n">SSB_CHIPPACK_BCM4712M</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chip_id</span> <span class="o">==</span> <span class="mh">0x5350</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">!</span><span class="n">mips_busprobe32</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">mmio</span> <span class="o">+</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">core_index</span> <span class="o">*</span> <span class="n">SSB_CORE_SIZE</span><span class="p">)));</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SSB_PCICORE_HOSTMODE */</span><span class="cp"></span>

<span class="cm">/**************************************************</span>
<span class="cm"> * Workarounds.</span>
<span class="cm"> **************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ssb_pcicore_fix_sprom_core_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">pcicore_read16</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SPROM</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xF000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">!=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">core_index</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xF000</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">core_index</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">pcicore_write16</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SPROM</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ssb_pcicore_polarity_workaround</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ssb_pcie_read</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0xC0</span> <span class="o">:</span> <span class="mh">0x80</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcicore_serdes_workaround</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">serdes_pll_device</span> <span class="o">=</span> <span class="mh">0x1D</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">serdes_rx_device</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">ssb_pcie_mdio_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">serdes_rx_device</span><span class="p">,</span> <span class="mi">1</span> <span class="cm">/* Control */</span><span class="p">,</span>
			    <span class="n">ssb_pcicore_polarity_workaround</span><span class="p">(</span><span class="n">pc</span><span class="p">));</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">ssb_pcie_mdio_read</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">serdes_pll_device</span><span class="p">,</span> <span class="mi">1</span> <span class="cm">/* Control */</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x4000</span><span class="p">)</span>
		<span class="n">ssb_pcie_mdio_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">serdes_pll_device</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x4000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcicore_pci_setup_workarounds</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI2</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SSB_PCICORE_SBTOPCI_PREF</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SSB_PCICORE_SBTOPCI_BURST</span><span class="p">;</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">SSB_IMCFGLO</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_IMCFGLO_SERTO</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SSB_IMCFGLO_REQTO</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">SSB_IMCFGLO_REQTO_SHIFT</span><span class="p">;</span>
		<span class="n">ssb_write32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">SSB_IMCFGLO</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">ssb_commit_settings</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="mi">11</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI2</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SSB_PCICORE_SBTOPCI_MRM</span><span class="p">;</span>
		<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SBTOPCI2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcicore_pcie_setup_workarounds</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* TLP Workaround register. */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ssb_pcie_read</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x8</span><span class="p">;</span>
		<span class="n">ssb_pcie_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* DLLP Link Control register. */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ssb_pcie_read</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">ssb_pcie_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">u8</span> <span class="n">serdes_rx_device</span> <span class="o">=</span> <span class="mh">0x1F</span><span class="p">;</span>

		<span class="n">ssb_pcie_mdio_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">serdes_rx_device</span><span class="p">,</span>
					<span class="mi">2</span> <span class="cm">/* Timer */</span><span class="p">,</span> <span class="mh">0x8128</span><span class="p">);</span>
		<span class="n">ssb_pcie_mdio_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">serdes_rx_device</span><span class="p">,</span>
					<span class="mi">6</span> <span class="cm">/* CDR */</span><span class="p">,</span> <span class="mh">0x0100</span><span class="p">);</span>
		<span class="n">ssb_pcie_mdio_write</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">serdes_rx_device</span><span class="p">,</span>
					<span class="mi">7</span> <span class="cm">/* CDR BW */</span><span class="p">,</span> <span class="mh">0x1466</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">||</span> <span class="n">rev</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* TODO: DLLP Power Management Threshold */</span>
		<span class="n">ssb_pcicore_serdes_workaround</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
		<span class="cm">/* TODO: ASPM */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* TODO: No PLL down */</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Miscellaneous Configuration Fixup */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">pcicore_read16</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SPROM</span><span class="p">(</span><span class="mi">5</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">))</span>
			<span class="n">pcicore_write16</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">SSB_PCICORE_SPROM</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
					<span class="n">tmp</span> <span class="o">|</span> <span class="mh">0x8000</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**************************************************</span>
<span class="cm"> * Generic and Clientmode operation code.</span>
<span class="cm"> **************************************************/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ssb_pcicore_init_clientmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">bustype</span> <span class="o">==</span> <span class="n">SSB_BUSTYPE_PCI</span><span class="p">)</span>
		<span class="n">ssb_pcicore_fix_sprom_core_index</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>

	<span class="cm">/* Disable PCI interrupts. */</span>
	<span class="n">ssb_write32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">SSB_INTVEC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Additional PCIe always once-executed workarounds */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">coreid</span> <span class="o">==</span> <span class="n">SSB_DEV_PCIE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ssb_pcicore_serdes_workaround</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
		<span class="cm">/* TODO: ASPM */</span>
		<span class="cm">/* TODO: Clock Request Update */</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ssb_pcicore_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ssb_device_is_enabled</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">ssb_device_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SSB_PCICORE_HOSTMODE</span>
	<span class="n">pc</span><span class="o">-&gt;</span><span class="n">hostmode</span> <span class="o">=</span> <span class="n">pcicore_is_in_hostmode</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">hostmode</span><span class="p">)</span>
		<span class="n">ssb_pcicore_init_hostmode</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SSB_PCICORE_HOSTMODE */</span><span class="cp"></span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">hostmode</span><span class="p">)</span>
		<span class="n">ssb_pcicore_init_clientmode</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ssb_pcie_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x130</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x134</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcie_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">address</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x130</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="mh">0x134</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcie_mdio_set_phy</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u8</span> <span class="n">phy</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">mdio_control</span> <span class="o">=</span> <span class="mh">0x128</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">mdio_data</span> <span class="o">=</span> <span class="mh">0x12C</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span> <span class="cm">/* Start of Transaction */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span> <span class="cm">/* Write Transaction */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span> <span class="cm">/* Turnaround */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x1F</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">phy</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_data</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">200</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="mh">0x100</span> <span class="cm">/* Trans complete */</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">ssb_pcie_mdio_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u8</span> <span class="n">device</span><span class="p">,</span> <span class="n">u8</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">mdio_control</span> <span class="o">=</span> <span class="mh">0x128</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">mdio_data</span> <span class="o">=</span> <span class="mh">0x12C</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_retries</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span> <span class="cm">/* Enable Preamble Sequence */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span> <span class="cm">/* MDIO Clock Divisor */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="mi">10</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">max_retries</span> <span class="o">=</span> <span class="mi">200</span><span class="p">;</span>
		<span class="n">ssb_pcie_mdio_set_phy</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">v</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span> <span class="cm">/* Start of Transaction */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">);</span> <span class="cm">/* Read Transaction */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span> <span class="cm">/* Turnaround */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">)</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">device</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">address</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">;</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_data</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
	<span class="cm">/* Wait for the device to complete the transaction */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_retries</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="mh">0x100</span> <span class="cm">/* Trans complete */</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_data</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ssb_pcie_mdio_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span> <span class="n">u8</span> <span class="n">device</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">address</span><span class="p">,</span> <span class="n">u16</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">mdio_control</span> <span class="o">=</span> <span class="mh">0x128</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">mdio_data</span> <span class="o">=</span> <span class="mh">0x12C</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_retries</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span> <span class="cm">/* Enable Preamble Sequence */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span> <span class="cm">/* MDIO Clock Divisor */</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="mi">10</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">max_retries</span> <span class="o">=</span> <span class="mi">200</span><span class="p">;</span>
		<span class="n">ssb_pcie_mdio_set_phy</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">v</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">);</span> <span class="cm">/* Start of Transaction */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span> <span class="cm">/* Write Transaction */</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span> <span class="cm">/* Turnaround */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">)</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">device</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">address</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_data</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
	<span class="cm">/* Wait for the device to complete the transaction */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max_retries</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">pcicore_read32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="mh">0x100</span> <span class="cm">/* Trans complete */</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pcicore_write32</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">mdio_control</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ssb_pcicore_dev_irqvecs_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">ssb_pcicore</span> <span class="o">*</span><span class="n">pc</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ssb_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ssb_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">bustype</span> <span class="o">!=</span> <span class="n">SSB_BUSTYPE_PCI</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* This SSB device is not on a PCI host-bus. So the IRQs are</span>
<span class="cm">		 * not routed through the PCI core.</span>
<span class="cm">		 * So we must not enable routing through the PCI core. */</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdev</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">bus</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="n">might_sleep_if</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">coreid</span> <span class="o">!=</span> <span class="n">SSB_DEV_PCI</span><span class="p">);</span>

	<span class="cm">/* Enable interrupts for this device. */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">revision</span> <span class="o">&gt;=</span> <span class="mi">6</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">coreid</span> <span class="o">==</span> <span class="n">SSB_DEV_PCIE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">coremask</span><span class="p">;</span>

		<span class="cm">/* Calculate the &quot;coremask&quot; for the device. */</span>
		<span class="n">coremask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">core_index</span><span class="p">);</span>

		<span class="n">SSB_WARN_ON</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">bustype</span> <span class="o">!=</span> <span class="n">SSB_BUSTYPE_PCI</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">host_pci</span><span class="p">,</span> <span class="n">SSB_PCI_IRQMASK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">coremask</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">host_pci</span><span class="p">,</span> <span class="n">SSB_PCI_IRQMASK</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">intvec</span><span class="p">;</span>

		<span class="n">intvec</span> <span class="o">=</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">SSB_INTVEC</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ssb_read32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">SSB_TPSFLAG</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">SSB_TPSFLAG_BPFLAG</span><span class="p">;</span>
		<span class="n">intvec</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">ssb_write32</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">SSB_INTVEC</span><span class="p">,</span> <span class="n">intvec</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Setup PCIcore operation. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span><span class="o">-&gt;</span><span class="n">setup_done</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">coreid</span> <span class="o">==</span> <span class="n">SSB_DEV_PCI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ssb_pcicore_pci_setup_workarounds</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">coreid</span> <span class="o">!=</span> <span class="n">SSB_DEV_PCIE</span><span class="p">);</span>
		<span class="n">ssb_pcicore_pcie_setup_workarounds</span><span class="p">(</span><span class="n">pc</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pc</span><span class="o">-&gt;</span><span class="n">setup_done</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ssb_pcicore_dev_irqvecs_enable</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
