{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612814013522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612814013536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 21:53:31 2021 " "Processing started: Mon Feb 08 21:53:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612814013536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612814013536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top -c Top " "Command: quartus_sta Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612814013536 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1612814013954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612814044653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612814044654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814044762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814044762 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1612814047560 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612814048996 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1612814048996 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_Controlled_Section/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NiosII_Controlled_Section/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612814049837 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.sdc " "Reading SDC File: 'NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612814049973 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 clk " "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050228 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050228 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050228 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|Sample_Counter\[11\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Register DATA_Store:DATA_Store_inst\|Sample_Counter\[11\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050229 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050229 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050229 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050229 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050230 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050230 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050230 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050230 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050230 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050231 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050231 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Node: Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|write_address\[8\] Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Register DATA_Store:DATA_Store_inst\|write_address\[8\] is being clocked by Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050231 "|Top|Sines_topde2:Sines_topde2_inst|Sines:u_Sines|reduced_reg[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Node: DATA_Store:DATA_Store_inst\|PhaseA_RegAddress was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DATA_Store:DATA_Store_inst\|PhaseB_JumpCheckingRegister\[0\] DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Latch DATA_Store:DATA_Store_inst\|PhaseB_JumpCheckingRegister\[0\] is being clocked by DATA_Store:DATA_Store_inst\|PhaseA_RegAddress" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050231 "|Top|DATA_Store:DATA_Store_inst|PhaseA_RegAddress"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Node: NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GUI:GUI_inst\|Manual_V_Enable NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Register GUI:GUI_inst\|Manual_V_Enable is being clocked by NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814050232 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814050232 "|Top|NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_Controller:vga_controller|VGA_HS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612814050957 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612814050957 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612814050957 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814050958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814050958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814050958 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1612814050958 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612814050995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612814051307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.990 " "Worst-case setup slack is 44.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.990               0.000 altera_reserved_tck  " "   44.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814051378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814051394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.928 " "Worst-case recovery slack is 47.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.928               0.000 altera_reserved_tck  " "   47.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814051403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.218 " "Worst-case removal slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 altera_reserved_tck  " "    1.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814051413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814051420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814051420 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.401 ns " "Worst Case Available Settling Time: 197.401 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814051790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612814051790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612814051848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612814052009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612814058586 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 clk " "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060434 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060434 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060470 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060470 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060471 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|Sample_Counter\[11\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Register DATA_Store:DATA_Store_inst\|Sample_Counter\[11\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060471 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060471 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060471 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060472 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060472 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060472 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060473 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060473 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060473 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060473 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060473 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060473 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060473 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060473 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Node: Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|write_address\[8\] Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Register DATA_Store:DATA_Store_inst\|write_address\[8\] is being clocked by Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060474 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060474 "|Top|Sines_topde2:Sines_topde2_inst|Sines:u_Sines|reduced_reg[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Node: DATA_Store:DATA_Store_inst\|PhaseA_RegAddress was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DATA_Store:DATA_Store_inst\|PhaseB_JumpCheckingRegister\[0\] DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Latch DATA_Store:DATA_Store_inst\|PhaseB_JumpCheckingRegister\[0\] is being clocked by DATA_Store:DATA_Store_inst\|PhaseA_RegAddress" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060474 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060474 "|Top|DATA_Store:DATA_Store_inst|PhaseA_RegAddress"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Node: NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GUI:GUI_inst\|Manual_V_Enable NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Register GUI:GUI_inst\|Manual_V_Enable is being clocked by NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814060474 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814060474 "|Top|NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_Controller:vga_controller|VGA_HS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612814060547 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612814060547 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612814060547 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814060548 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814060548 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814060548 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1612814060548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.600 " "Worst-case setup slack is 45.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.600               0.000 altera_reserved_tck  " "   45.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814060594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814060618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.211 " "Worst-case recovery slack is 48.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.211               0.000 altera_reserved_tck  " "   48.211               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814060631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.117 " "Worst-case removal slack is 1.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 altera_reserved_tck  " "    1.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814060643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.566 " "Worst-case minimum pulse width slack is 49.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814060651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814060651 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.655 ns " "Worst Case Available Settling Time: 197.655 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814061014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612814061014 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612814061071 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 clk " "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062173 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062173 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062174 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062174 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062174 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|Sample_Counter\[11\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Register DATA_Store:DATA_Store_inst\|Sample_Counter\[11\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062175 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062175 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062203 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062203 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062204 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062204 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062204 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062204 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062204 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062204 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062204 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[6\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[6\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062205 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[7\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062205 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Node: Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|write_address\[8\] Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Register DATA_Store:DATA_Store_inst\|write_address\[8\] is being clocked by Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062205 "|Top|Sines_topde2:Sines_topde2_inst|Sines:u_Sines|reduced_reg[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Node: DATA_Store:DATA_Store_inst\|PhaseA_RegAddress was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DATA_Store:DATA_Store_inst\|PhaseB_JumpCheckingRegister\[0\] DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Latch DATA_Store:DATA_Store_inst\|PhaseB_JumpCheckingRegister\[0\] is being clocked by DATA_Store:DATA_Store_inst\|PhaseA_RegAddress" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062205 "|Top|DATA_Store:DATA_Store_inst|PhaseA_RegAddress"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Node: NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GUI:GUI_inst\|Manual_V_Enable NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Register GUI:GUI_inst\|Manual_V_Enable is being clocked by NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612814062206 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612814062206 "|Top|NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_Controller:vga_controller|VGA_HS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612814062238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612814062238 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612814062238 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814062238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814062238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612814062238 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1612814062238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.730 " "Worst-case setup slack is 47.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.730               0.000 altera_reserved_tck  " "   47.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814062262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814062287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.155 " "Worst-case recovery slack is 49.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.155               0.000 altera_reserved_tck  " "   49.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814062301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.569 " "Worst-case removal slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 altera_reserved_tck  " "    0.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814062310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612814062318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612814062318 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.772 ns " "Worst Case Available Settling Time: 198.772 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612814062598 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612814062598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612814063697 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612814063717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 71 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612814064872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 21:54:24 2021 " "Processing ended: Mon Feb 08 21:54:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612814064872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612814064872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612814064872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612814064872 ""}
