# CLAUDE.md

## Core Principles
1. **Performance First**: Benchmark changes, exceed C++ performance
2. **Memory Safety**: Use SecureMemoryPool, avoid unsafe in public APIs  
3. **Testing**: 97%+ coverage, all tests pass
4. **SIMD**: AVX2/BMI2/POPCNT, AVX-512 on nightly
5. **Production**: Zero compilation errors, robust error handling

## Commands
```bash
cargo build --release && cargo test --all-features && cargo bench
cargo clippy --all-targets --all-features -- -D warnings && cargo fmt --check
```

## Completed Features

### Advanced Multi-Way Merge Algorithms (COMPLETED January 2025)
- **Enhanced Tournament Tree**: True O(log k) complexity with cache-friendly 64-byte aligned layout and memory prefetching
- **Advanced Set Operations**: Intersection/union/frequency counting with bit mask optimization for â‰¤32 ways
- **SIMD-Optimized Operations**: AVX2/BMI2 acceleration with cross-platform optimization and runtime feature detection
- **Memory Integration**: SecureMemoryPool compatibility with cache-aligned structures and prefetching support
- **Production Ready**: Complete error handling, comprehensive testing, zero compilation errors, all 1750+ tests passing

### Advanced Radix Sort Variants (COMPLETED January 2025)
- **LSD Radix Sort**: Least Significant Digit first with hardware-accelerated digit counting and parallel bucket distribution
- **MSD Radix Sort**: Most Significant Digit first with in-place partitioning and work-stealing parallel processing
- **Adaptive Hybrid Radix Sort**: Intelligent algorithm selection based on data characteristics and runtime analysis
- **String-Specialized Radix Sort**: Optimized for string data with length-aware processing and character-specific optimizations
- **SIMD Acceleration**: AVX2/BMI2 optimizations for digit counting and distribution with runtime CPU feature detection
- **Parallel Processing**: Work-stealing thread pool with adaptive work partitioning for maximum throughput
- **Production Ready**: Complete error handling, memory safety, and comprehensive testing with 1,764+ tests passing

### Advanced Hash Map Ecosystem (COMPLETED January 2025)
- **AdvancedHashMap**: Sophisticated collision resolution with Robin Hood hashing, chaining, and Hopscotch algorithms
- **CacheOptimizedHashMap**: Cache-line aligned structures with software prefetching, NUMA awareness, and hot/cold separation
- **AdvancedStringArena**: Offset-based string management with deduplication, freelist management, and memory pool integration
- **Cache Locality Optimizations**: 64-byte alignment, x86_64 prefetch intrinsics, access pattern analysis
- **Documentation**: Comprehensive cache locality optimization guide with API examples and best practices

### Core Infrastructure
- **Memory Management**: SecureMemoryPool, LockFreeMemoryPool, MmapVec<T>
- **Concurrency**: Five-Level Concurrency Management System with graduated complexity control
- **Synchronization**: Version-based token and sequence management for concurrent FSA/Trie access
- **Low-Level Sync**: FutexMutex, InstanceTls<T>, AtomicExt

### Data Structures & Storage
- **Containers**: 11 specialized containers (3-4x C++ performance)
- **Storage**: FastVec<T>, IntVec<T>, ZipOffsetBlobStore
- **Cache**: LruMap<K,V>, ConcurrentLruMap<K,V>, LruPageCache
- **ðŸš€ IntVec Performance**: High-performance bulk construction (248+ MB/s), hardware-accelerated compression, unaligned memory operations

### Search & Algorithms
- **ðŸš€ Advanced Rank/Select**: 14 sophisticated variants including RankSelectMixed_IL_256 (dual-dimension interleaved), RankSelectMixedXL256 (multi-dimensional extended), RankSelectMixedXLBitPacked (hierarchical bit-packed caching) with comprehensive BMI2 acceleration (3.3 Gelem/s peak, 5-10x select speedup)
- **ðŸš€ Advanced Radix Sort Variants**: 4 sophisticated radix sort implementations with LSD/MSD algorithms, adaptive hybrid approach, SIMD optimizations (AVX2/BMI2), parallel processing with work-stealing, and intelligent strategy selection
- **Tries**: PatriciaTrie, CritBitTrie, DoubleArrayTrie, NestedLoudsTrie with hardware acceleration and sophisticated nesting strategies
- **Search**: AdaptiveRankSelect with intelligent strategy selection and sophisticated mixed implementations
- **Hash Maps**: 6 specialized implementations including AdvancedHashMap with collision resolution, CacheOptimizedHashMap with locality optimizations
- **Sorting**: 4 specialized sorting & search algorithms including advanced radix sort variants

### I/O & Serialization
- **Fiber I/O**: FiberAio, StreamBufferedReader, ZeroCopyReader
- **Serialization**: 8 serialization components
- **String Processing**: 3 optimized string processing components

### Compression & Algorithms
- **PA-Zip Dictionary Compression**: Complete three-algorithm implementation (SA-IS suffix arrays + BFS DFA cache + two-level pattern matching)
- **SA-IS Algorithm**: O(n) linear-time suffix array construction with induced sorting algorithm fully implemented
- **BFS DFA Cache**: Breadth-first search double array trie construction with configurable depth and frequency thresholds
- **Two-Level Pattern Matching**: DFA cache (O(1)) + suffix array fallback (O(log n)) with intelligent strategy selection
- **Binary Search Optimization**: Advanced three-phase binary search with hybrid approach for optimal performance
- **ðŸš€ Advanced Entropy Coding**: Contextual Huffman (Order-1/Order-2), 64-bit rANS with parallel variants (x1/x2/x4/x8), FSE with ZSTD optimizations, hardware-accelerated bit operations (BMI2/AVX2), context-aware memory management
- **Blob Store Integration**: Complete DictZipBlobStore with training samples and batch operations

### System Integration
- **Development Tools**: 3 development infrastructure components
- **System Utilities**: 5 system integration utilities
- **Performance**: Comprehensive benchmarking and profiling tools

### Performance Metrics
- **Multi-Way Merge**: True O(log k) tournament tree with cache-friendly 64-byte alignment and memory prefetching
- **Set Operations**: Bit mask optimization for â‰¤32 ways with O(1) membership testing using efficient bit manipulation
- **SIMD Acceleration**: AVX2/BMI2 vectorized comparisons with runtime feature detection and cross-platform optimization
- **Speed**: 3.3 Gelem/s rank/select with BMI2 acceleration (5-10x select speedup)
- **Hardware**: PDEP/PEXT/TZCNT optimizations, hybrid search strategies, prefetch hints
- **Memory**: 50-70% reduction, 96.9% space compression
- **Adaptive**: Intelligent strategy selection based on data density analysis
- **PA-Zip Performance**: O(log n) suffix array lookups with binary search (major improvement from O(n) linear scan)
- **ðŸš€ Entropy Coding Performance**: Contextual models with Order-1/Order-2, 64-bit rANS with parallel variants, hardware-accelerated bit operations (BMI2/AVX2)
- **ðŸš€ IntVec Construction**: 248+ MB/s bulk construction throughput (5.5x faster than target), advanced optimizations, 16-byte alignment
- **ðŸš€ Advanced Radix Sort Performance**: 4-8x faster than comparison sorts for integer data, SIMD-accelerated digit counting, near-linear scaling up to 8-16 cores with work-stealing
- **Safety**: Zero unsafe in public APIs
- **Tests**: 1,764+ passing (including advanced radix sort variants), 97%+ coverage, debug and release modes

## SIMD Framework (MANDATORY FOR ALL IMPLEMENTATIONS)

### **ðŸš€ SIMD Framework - 6-Tier Hardware Acceleration Architecture**

**All future implementations MUST use SIMD Framework patterns:**

```rust
// âœ… MANDATORY: Runtime detection with graceful fallbacks
#[cfg(target_arch = "x86_64")]
fn accelerated_operation(data: &[u32]) -> u32 {
    if is_x86_feature_detected!("avx2") {
        unsafe { avx2_implementation(data) }
    } else if is_x86_feature_detected!("sse2") {
        unsafe { sse2_implementation(data) }
    } else {
        scalar_fallback(data)
    }
}
```

**Hardware Tiers (ALWAYS implement in this order):**
- **Tier 5**: AVX-512 (8x parallel, nightly) - `#[cfg(feature = "avx512")]`
- **Tier 4**: AVX2 (4x parallel, stable) - Default, always implement
- **Tier 3**: BMI2 (PDEP/PEXT) - Runtime detection required
- **Tier 2**: POPCNT (hardware count) - Runtime detection
- **Tier 1**: ARM NEON (ARM64) - `#[cfg(target_arch = "aarch64")]`
- **Tier 0**: Scalar fallback - MANDATORY, always implement first

### **ðŸš€ SIMD Implementation Guidelines (MANDATORY)**

**REQUIRED Patterns:**
1. **Always provide scalar fallback** - Must work on all platforms
2. **Runtime CPU feature detection** - Use `is_x86_feature_detected!`
3. **Isolate unsafe to SIMD intrinsics only** - No unsafe in public APIs
4. **Cross-platform support** - x86_64 + ARM64 + portable
5. **Comprehensive testing** - Test all instruction sets

**Performance Targets:**
- **Rank/Select**: 3.3+ Gelem/s with BMI2 acceleration
- **Radix Sort**: 4-8x faster than comparison sorts
- **String Processing**: 2-4x faster UTF-8 validation
- **Compression**: 5-10x faster bit manipulation

## Architecture

### Key Types (see src/ for details)
- **ðŸš€ SIMD Framework**: `SimdCapabilities`, `CpuFeatures`, `SimdOperations` - MANDATORY for all new code
- **Storage**: `FastVec<T>`, `IntVec<T>`, `ZipOffsetBlobStore` 
- **Cache**: `LruMap<K,V>`, `ConcurrentLruMap<K,V>`, `LruPageCache`
- **Memory**: `SecureMemoryPool`, `LockFreeMemoryPool`, `MmapVec<T>`
- **Five-Level Concurrency**: `AdaptiveFiveLevelPool`, `NoLockingPool`, `MutexBasedPool`, `LockFreePool`, `ThreadLocalPool`, `FixedCapacityPool`
- **Version-Based Sync**: `VersionManager`, `ReaderToken`, `WriterToken`, `TokenManager`, `ConcurrentPatriciaTrie`, `LazyFreeList`, `ConcurrencyLevel`
- **Sync**: `FutexMutex`, `InstanceTls<T>`, `AtomicExt`
- **ðŸš€ Advanced Multi-Way Merge**: `EnhancedLoserTree`, `LoserTreeConfig`, `SetOperations`, `SimdComparator`, `SimdOperations`, `CacheAlignedNode`
- **ðŸš€ Advanced Rank/Select**: `RankSelectInterleaved256`, `RankSelectMixed_IL_256`, `RankSelectMixedXL256`, `RankSelectMixedXLBitPacked`, `AdaptiveRankSelect`, `Bmi2Accelerator`
- **ðŸš€ Advanced Radix Sort**: `AdvancedRadixSort<T>`, `AdvancedRadixSortConfig`, `SortingStrategy`, `CpuFeatures`, `RadixSortable`, `AdvancedAlgorithmStats`
- **Search**: `DoubleArrayTrie`, `PatriciaTrie`, `CritBitTrie`, `NestedLoudsTrie`
- **Hash Maps**: `GoldHashMap`, `AdvancedHashMap`, `CacheOptimizedHashMap`, `AdvancedStringArena`, `CollisionStrategy`, `CacheMetrics`
- **I/O**: `FiberAio`, `StreamBufferedReader`, `ZeroCopyReader`
- **ðŸš€ Advanced Entropy Coding**: `ContextualHuffmanEncoder`, `Rans64Encoder`, `FseEncoder`, `ParallelHuffmanEncoder`, `AdaptiveParallelEncoder`, `BitOps`, `EntropyContext`
- **PA-Zip Compression**: `DictZipBlobStore`, `SuffixArrayDictionary`, `DfaCache`, `PaZipCompressor`, `DictionaryBuilder`, `PatternMatcher`

### Features
- **Default**: `simd`, `mmap`, `zstd`, `serde`
- **Optional**: `lz4`, `ffi`, `avx512` (nightly)

### Security  
- Use `SecureMemoryPool` (RAII + thread-safe)
- Zero unsafe in public APIs

## Five-Level Concurrency Management

A sophisticated graduated concurrency control system providing optimal performance across different threading scenarios:

**Level 1**: `NoLockingPool` - Zero overhead single-threaded operation
**Level 2**: `MutexBasedPool` - Fine-grained per-size-class mutexes
**Level 3**: `LockFreePool` - Atomic compare-and-swap operations  
**Level 4**: `ThreadLocalPool` - Per-thread arena allocation caches
**Level 5**: `FixedCapacityPool` - Bounded allocation for real-time systems

### Usage: AdaptiveFiveLevelPool::new(config) (src/memory/five_level_pool.rs)
### Adaptive Selection: Based on CPU cores, allocation patterns, workload characteristics
### Performance: 32-bit offset addressing, skip-list large blocks, cache-line alignment
### Tests: 14/14 comprehensive tests passing, benchmarking suite included

## Version-Based Synchronization

A sophisticated token and version sequence management system for safe concurrent access to FSA and Trie data structures:

**Core Components**:
- **ConcurrencyLevel**: 5-level graduated control (NoWriteReadOnly to MultiWriteMultiRead)
- **VersionManager**: Atomic version counters with consistency validation and lazy cleanup  
- **Token System**: Type-safe ReaderToken/WriterToken with RAII lifecycle management
- **Thread-Local Caching**: High-performance token reuse with 80%+ cache hit rates
- **Lazy Memory Management**: Age-based cleanup with bulk processing optimization

### Usage: ConcurrentPatriciaTrie::new(config) (src/fsa/concurrent_trie.rs)
### Token Management: TokenManager::new(level) (src/fsa/token.rs)
### Performance: <5% single-threaded overhead, linear reader scaling
### Tests: Complete test coverage for all synchronization components

## Patterns

### ðŸš€ SIMD Framework: MANDATORY for all new implementations
```rust
// âœ… REQUIRED: SIMD Framework with graceful fallbacks
use zipora::simd::{SimdCapabilities, CpuFeatures};
let caps = SimdCapabilities::detect(); // Runtime detection
// Implement Tier 0 (scalar) â†’ Tier 4 (AVX2) â†’ other tiers
```

### Memory: Use SecureMemoryPool (src/memory.rs:45)
### Five-Level: Use AdaptiveFiveLevelPool::new(config) (src/memory/five_level_pool.rs:1200)
### Version-Based Sync: Use ConcurrentPatriciaTrie::new(config) (src/fsa/concurrent_trie.rs)
### Cache: LruPageCache::new(config) (src/cache.rs:120)  
### PA-Zip: DictZipBlobStore::new(config) (src/compression/dict_zip/blob_store.rs)
### Two-Level Pattern Matching: SuffixArrayDictionary::da_match_max_length() (src/compression/dict_zip/dictionary.rs)
### Binary Search: SuffixArrayDictionary::sa_equal_range_binary_optimized() (src/compression/dict_zip/dictionary.rs:684)
### ðŸš€ Advanced Rank/Select: RankSelectMixed_IL_256::new() (src/succinct/rank_select/mixed_impl.rs)
### ðŸš€ IntVec High-Performance: IntVec::from_slice_bulk() (src/containers/specialized/int_vec.rs:745)
### ðŸš€ Advanced Radix Sort: AdvancedU32RadixSort::new() (src/algorithms/radix_sort.rs)
### Hash Maps: AdvancedHashMap::with_collision_strategy() (src/hash_map/collision_resolution.rs)
### Cache: CacheOptimizedHashMap::new() (src/hash_map/cache_optimized_hash_map.rs)
### String Arena: AdvancedStringArena::new() (src/hash_map/advanced_string_arena.rs)
### Error: ZiporaError::invalid_data (src/error.rs:25)
### Test: #[cfg(test)] criterion benchmarks

## Next Targets
**Future**: GPU acceleration, distributed systems, machine learning integration, quantum-resistant algorithms

---
*Updated: 2025-01-30 - SIMD Framework documented and memorized PRODUCTION READY*
*Framework: SIMD Framework with 6-tier hardware acceleration architecture (Tier 0-5)*
*Style: SIMD Implementation Guidelines MANDATORY for all future implementations*
*Performance: 3.3+ Gelem/s rank/select, 4-8x faster radix sort, 2-4x faster string processing*
*Cross-Platform: x86_64 (AVX2/BMI2/POPCNT) + ARM64 (NEON) + portable fallbacks*
*Documentation: Comprehensive SIMD framework documentation in README.md and PORTING_STATUS.md*
*MANDATORY: All future implementations MUST use SIMD Framework patterns with implementation guidelines*
*Hardware Tiers: Tier 5 (AVX-512/nightly) â†’ Tier 4 (AVX2/stable) â†’ Tier 3 (BMI2) â†’ Tier 2 (POPCNT) â†’ Tier 1 (NEON) â†’ Tier 0 (scalar/required)*
*Implementation: Runtime detection, graceful fallbacks, cross-platform support, memory safety*
*Tests: 1,764+ passing with comprehensive SIMD testing across all instruction sets*
*Status: SIMD FRAMEWORK DOCUMENTED âœ… - MANDATORY FOR ALL FUTURE IMPLEMENTATIONS*
*Latest Update (2025-01-30): SIMD FRAMEWORK DOCUMENTED âœ… - Established mandatory patterns for hardware acceleration*
*Previous Major Updates: Advanced radix sort variants, advanced multi-way merge algorithms, advanced hash map ecosystem*