{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495971831284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495971831284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 23:43:50 2017 " "Processing started: Sun May 28 23:43:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495971831284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495971831284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_project_group09 -c mini_project_group09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_project_group09 -c mini_project_group09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495971831284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1495971831631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_group09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mini_project_group09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mini_project_group09 " "Found entity 1: mini_project_group09" {  } { { "mini_project_group09.bdf" "" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971831667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971831667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file screen_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 screen_text-behaviour " "Found design unit 1: screen_text-behaviour" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832025 ""} { "Info" "ISGN_ENTITY_NAME" "1 screen_text " "Found entity 1: screen_text" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832027 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832029 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavior " "Found design unit 1: tank-behavior" {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832032 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-bhv " "Found design unit 1: seven_seg-bhv" {  } { { "seven_seg.vhd" "" { Text "D:/305-project/mini_project_group09/seven_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832033 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "D:/305-project/mini_project_group09/seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832036 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behaviour " "Found design unit 1: lfsr-behaviour" {  } { { "lfsr.vhd" "" { Text "D:/305-project/mini_project_group09/lfsr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832038 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "D:/305-project/mini_project_group09/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_control-bhv " "Found design unit 1: game_control-bhv" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832039 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-bhv " "Found design unit 1: clk_divider-bhv" {  } { { "clk_divider.vhd" "" { Text "D:/305-project/mini_project_group09/clk_divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832041 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "D:/305-project/mini_project_group09/clk_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bhv " "Found design unit 1: timer-bhv" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832043 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_left-bhv " "Found design unit 1: tank_left-bhv" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832045 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_left " "Found entity 1: tank_left" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_project_group09 " "Elaborating entity \"mini_project_group09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495971832093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "mini_project_group09.bdf" "inst1" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 424 64 328 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(22) " "Verilog HDL or VHDL warning at mouse.vhd(22): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495971832098 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(148) " "VHDL Process Statement warning at mouse.vhd(148): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832098 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(152) " "VHDL Process Statement warning at mouse.vhd(152): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832098 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832098 "|mini_project_group09|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832098 "|mini_project_group09|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:inst7 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:inst7\"" {  } { { "mini_project_group09.bdf" "inst7" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 152 280 456 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "mini_project_group09.bdf" "inst" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 144 976 1200 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_control game_control:inst15 " "Elaborating entity \"game_control\" for hierarchy \"game_control:inst15\"" {  } { { "mini_project_group09.bdf" "inst15" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 632 536 776 936 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832103 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_tank game_control.vhd(13) " "VHDL Signal Declaration warning at game_control.vhd(13): used implicit default value for signal \"reset_tank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_enable_timer game_control.vhd(30) " "VHDL Signal Declaration warning at game_control.vhd(30): used explicit default value for signal \"s_enable_timer\" because signal was never assigned a value" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_ones game_control.vhd(66) " "VHDL Process Statement warning at game_control.vhd(66): signal \"sec_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_tens game_control.vhd(66) " "VHDL Process Statement warning at game_control.vhd(66): signal \"sec_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_score_ones game_control.vhd(76) " "VHDL Process Statement warning at game_control.vhd(76): signal \"s_score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_score_ones game_control.vhd(87) " "VHDL Process Statement warning at game_control.vhd(87): signal \"s_score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_score_ones game_control.vhd(100) " "VHDL Process Statement warning at game_control.vhd(100): signal \"s_score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens game_control.vhd(100) " "VHDL Process Statement warning at game_control.vhd(100): signal \"score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_score_ones game_control.vhd(113) " "VHDL Process Statement warning at game_control.vhd(113): signal \"s_score_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_score_tens game_control.vhd(113) " "VHDL Process Statement warning at game_control.vhd(113): signal \"s_score_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832104 "|mini_project_group09|game_control:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reset_timer game_control.vhd(44) " "VHDL Process Statement warning at game_control.vhd(44): inferring latch(es) for signal or variable \"s_reset_timer\", which holds its previous value in one or more paths through the process" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495971832105 "|mini_project_group09|game_control:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reset_timer game_control.vhd(44) " "Inferred latch for \"s_reset_timer\" at game_control.vhd(44)" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832105 "|mini_project_group09|game_control:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst12 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst12\"" {  } { { "mini_project_group09.bdf" "inst12" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 584 1296 1560 696 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst12\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832140 ""}  } { { "char_rom.vhd" "" { Text "D:/305-project/mini_project_group09/char_rom.vhd" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495971832140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/305-project/mini_project_group09/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495971832196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495971832196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"char_rom:inst12\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_text screen_text:inst14 " "Elaborating entity \"screen_text\" for hierarchy \"screen_text:inst14\"" {  } { { "mini_project_group09.bdf" "inst14" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 584 960 1232 792 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832200 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_paused screen_text.vhd(431) " "VHDL Process Statement warning at screen_text.vhd(431): signal \"s_paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832202 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_tens_char_rom screen_text.vhd(619) " "VHDL Process Statement warning at screen_text.vhd(619): signal \"time_tens_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_ones_char_rom screen_text.vhd(627) " "VHDL Process Statement warning at screen_text.vhd(627): signal \"time_ones_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens_char_rom screen_text.vhd(676) " "VHDL Process Statement warning at screen_text.vhd(676): signal \"score_tens_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones_char_rom screen_text.vhd(684) " "VHDL Process Statement warning at screen_text.vhd(684): signal \"score_ones_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_paused screen_text.vhd(688) " "VHDL Process Statement warning at screen_text.vhd(688): signal \"s_paused\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 688 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "level screen_text.vhd(820) " "VHDL Process Statement warning at screen_text.vhd(820): signal \"level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 820 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tanks_left_char_rom screen_text.vhd(901) " "VHDL Process Statement warning at screen_text.vhd(901): signal \"tanks_left_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 901 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_tens_char_rom screen_text.vhd(975) " "VHDL Process Statement warning at screen_text.vhd(975): signal \"time_tens_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 975 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_ones_char_rom screen_text.vhd(983) " "VHDL Process Statement warning at screen_text.vhd(983): signal \"time_ones_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens_char_rom screen_text.vhd(1032) " "VHDL Process Statement warning at screen_text.vhd(1032): signal \"score_tens_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1032 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones_char_rom screen_text.vhd(1040) " "VHDL Process Statement warning at screen_text.vhd(1040): signal \"score_ones_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1040 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens_char_rom screen_text.vhd(1158) " "VHDL Process Statement warning at screen_text.vhd(1158): signal \"score_tens_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones_char_rom screen_text.vhd(1166) " "VHDL Process Statement warning at screen_text.vhd(1166): signal \"score_ones_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_tens_char_rom screen_text.vhd(1276) " "VHDL Process Statement warning at screen_text.vhd(1276): signal \"score_tens_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_ones_char_rom screen_text.vhd(1284) " "VHDL Process Statement warning at screen_text.vhd(1284): signal \"score_ones_char_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "character_address screen_text.vhd(1631) " "VHDL Process Statement warning at screen_text.vhd(1631): signal \"character_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_row screen_text.vhd(1632) " "VHDL Process Statement warning at screen_text.vhd(1632): signal \"font_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "font_col screen_text.vhd(1633) " "VHDL Process Statement warning at screen_text.vhd(1633): signal \"font_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 1633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_row screen_text.vhd(110) " "VHDL Process Statement warning at screen_text.vhd(110): inferring latch(es) for signal or variable \"font_row\", which holds its previous value in one or more paths through the process" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "font_col screen_text.vhd(110) " "VHDL Process Statement warning at screen_text.vhd(110): inferring latch(es) for signal or variable \"font_col\", which holds its previous value in one or more paths through the process" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495971832203 "|screen_text"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "character_address screen_text.vhd(110) " "VHDL Process Statement warning at screen_text.vhd(110): inferring latch(es) for signal or variable \"character_address\", which holds its previous value in one or more paths through the process" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[0\] screen_text.vhd(110) " "Inferred latch for \"character_address\[0\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[1\] screen_text.vhd(110) " "Inferred latch for \"character_address\[1\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[2\] screen_text.vhd(110) " "Inferred latch for \"character_address\[2\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[3\] screen_text.vhd(110) " "Inferred latch for \"character_address\[3\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[4\] screen_text.vhd(110) " "Inferred latch for \"character_address\[4\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "character_address\[5\] screen_text.vhd(110) " "Inferred latch for \"character_address\[5\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[0\] screen_text.vhd(110) " "Inferred latch for \"font_col\[0\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[1\] screen_text.vhd(110) " "Inferred latch for \"font_col\[1\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_col\[2\] screen_text.vhd(110) " "Inferred latch for \"font_col\[2\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[0\] screen_text.vhd(110) " "Inferred latch for \"font_row\[0\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[1\] screen_text.vhd(110) " "Inferred latch for \"font_row\[1\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "font_row\[2\] screen_text.vhd(110) " "Inferred latch for \"font_row\[2\]\" at screen_text.vhd(110)" {  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832204 "|screen_text"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:inst11 " "Elaborating entity \"tank\" for hierarchy \"tank:inst11\"" {  } { { "mini_project_group09.bdf" "inst11" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 200 560 816 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "collision tank.vhd(21) " "VHDL Signal Declaration warning at tank.vhd(21): used implicit default value for signal \"collision\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank.vhd" "" { Text "D:/305-project/mini_project_group09/tank.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1495971832209 "|tank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst3 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst3\"" {  } { { "mini_project_group09.bdf" "inst3" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 304 96 256 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_left tank_left:inst5 " "Elaborating entity \"tank_left\" for hierarchy \"tank_left:inst5\"" {  } { { "mini_project_group09.bdf" "inst5" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 792 40 272 872 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832212 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_tank_left tank_left.vhd(26) " "VHDL Process Statement warning at tank_left.vhd(26): inferring latch(es) for signal or variable \"s_tank_left\", which holds its previous value in one or more paths through the process" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495971832213 "|tank_left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_tank_left\[0\] tank_left.vhd(26) " "Inferred latch for \"s_tank_left\[0\]\" at tank_left.vhd(26)" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832213 "|tank_left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_tank_left\[1\] tank_left.vhd(26) " "Inferred latch for \"s_tank_left\[1\]\" at tank_left.vhd(26)" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832213 "|tank_left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_tank_left\[2\] tank_left.vhd(26) " "Inferred latch for \"s_tank_left\[2\]\" at tank_left.vhd(26)" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832213 "|tank_left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_tank_left\[3\] tank_left.vhd(26) " "Inferred latch for \"s_tank_left\[3\]\" at tank_left.vhd(26)" {  } { { "tank_left.vhd" "" { Text "D:/305-project/mini_project_group09/tank_left.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495971832213 "|tank_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst4 " "Elaborating entity \"timer\" for hierarchy \"timer:inst4\"" {  } { { "mini_project_group09.bdf" "inst4" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 408 992 1224 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_enable timer.vhd(21) " "Verilog HDL or VHDL warning at timer.vhd(21): object \"s_enable\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495971832215 "|timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:inst99 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:inst99\"" {  } { { "mini_project_group09.bdf" "inst99" { Schematic "D:/305-project/mini_project_group09/mini_project_group09.bdf" { { 808 1064 1256 888 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495971832216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_col\[1\] " "Latch screen_text:inst14\|font_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr2" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_col\[0\] " "Latch screen_text:inst14\|font_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr2" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_col\[2\] " "Latch screen_text:inst14\|font_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr2" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_row\[0\] " "Latch screen_text:inst14\|font_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_row\[1\] " "Latch screen_text:inst14\|font_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|font_row\[2\] " "Latch screen_text:inst14\|font_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "D:/305-project/mini_project_group09/vga_sync.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[0\] " "Latch screen_text:inst14\|character_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr0" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834585 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[1\] " "Latch screen_text:inst14\|character_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr0" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834586 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[2\] " "Latch screen_text:inst14\|character_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr0" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834586 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[3\] " "Latch screen_text:inst14\|character_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr0" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834586 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[4\] " "Latch screen_text:inst14\|character_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr0" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834586 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screen_text:inst14\|character_address\[5\] " "Latch screen_text:inst14\|character_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|WideOr0" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834586 ""}  } { { "screen_text.vhd" "" { Text "D:/305-project/mini_project_group09/screen_text.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_control:inst15\|s_reset_timer " "Latch game_control:inst15\|s_reset_timer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_control:inst15\|current_s.menu " "Ports D and ENA on the latch are fed by the same signal game_control:inst15\|current_s.menu" {  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495971834586 ""}  } { { "game_control.vhd" "" { Text "D:/305-project/mini_project_group09/game_control.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495971834586 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } } { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 34 -1 0 } } { "mouse.vhd" "" { Text "D:/305-project/mini_project_group09/mouse.vhd" 143 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1495971834591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1495971834591 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:inst4\|s_sec_tens\[0\] timer:inst4\|s_sec_tens\[0\]~_emulated timer:inst4\|s_sec_tens\[0\]~1 " "Register \"timer:inst4\|s_sec_tens\[0\]\" is converted into an equivalent circuit using register \"timer:inst4\|s_sec_tens\[0\]~_emulated\" and latch \"timer:inst4\|s_sec_tens\[0\]~1\"" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1495971834591 "|mini_project_group09|timer:inst4|s_sec_tens[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:inst4\|s_sec_ones\[2\] timer:inst4\|s_sec_ones\[2\]~_emulated timer:inst4\|s_sec_ones\[2\]~1 " "Register \"timer:inst4\|s_sec_ones\[2\]\" is converted into an equivalent circuit using register \"timer:inst4\|s_sec_ones\[2\]~_emulated\" and latch \"timer:inst4\|s_sec_ones\[2\]~1\"" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1495971834591 "|mini_project_group09|timer:inst4|s_sec_ones[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:inst4\|s_sec_ones\[0\] timer:inst4\|s_sec_ones\[0\]~_emulated timer:inst4\|s_sec_ones\[2\]~1 " "Register \"timer:inst4\|s_sec_ones\[0\]\" is converted into an equivalent circuit using register \"timer:inst4\|s_sec_ones\[0\]~_emulated\" and latch \"timer:inst4\|s_sec_ones\[2\]~1\"" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1495971834591 "|mini_project_group09|timer:inst4|s_sec_ones[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:inst4\|s_sec_tens\[1\] timer:inst4\|s_sec_tens\[1\]~_emulated timer:inst4\|s_sec_tens\[1\]~5 " "Register \"timer:inst4\|s_sec_tens\[1\]\" is converted into an equivalent circuit using register \"timer:inst4\|s_sec_tens\[1\]~_emulated\" and latch \"timer:inst4\|s_sec_tens\[1\]~5\"" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1495971834591 "|mini_project_group09|timer:inst4|s_sec_tens[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1495971834591 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "timer:inst4\|s_sec_ones\[3\] Low " "Register timer:inst4\|s_sec_ones\[3\] will power up to Low" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1495971836421 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "timer:inst4\|s_sec_tens\[3\] Low " "Register timer:inst4\|s_sec_tens\[3\] will power up to Low" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1495971836421 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "timer:inst4\|s_sec_tens\[2\] High " "Register timer:inst4\|s_sec_tens\[2\] will power up to High" {  } { { "timer.vhd" "" { Text "D:/305-project/mini_project_group09/timer.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1495971836421 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1495971836421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1495971836575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495971838126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495971838126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1645 " "Implemented 1645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495971838237 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495971838237 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1495971838237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1600 " "Implemented 1600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495971838237 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1495971838237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495971838237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495971838260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 23:43:58 2017 " "Processing ended: Sun May 28 23:43:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495971838260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495971838260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495971838260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495971838260 ""}
