<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-27-2020, 11:03PM
Device Used: XC9572XL-10-CS48
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
5  /72  (  7%) 14  /360  (  4%) 16 /216 (  7%)   0  /72  (  0%) 13 /38  ( 34%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18        8/54        4/90       4/10
FB2           4/18        8/54       10/90       4/ 9
FB3           0/18        0/54        0/90       2/11
FB4           0/18        0/54        0/90       3/ 8
             -----       -----       -----      -----    
              5/72       16/216      14/360     13/38 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    10      32
Output        :    5           5    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     13          13

** Power Data **

There are 5 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'Addr<3>' based upon the LOC
   constraint 'A7'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'Addr<4>' based upon the LOC
   constraint 'B7'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'Addr_4_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'Addr_3_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
led1                4     8     FB1_6   C7~  I/O     O       STD  FAST 
RAM_OE_N            2     8     FB2_2   F4~  I/O     O       STD  FAST 
RAM_CS_N            4     8     FB2_5   G5~  I/O     O       STD  FAST 
RAM_WE_N            2     8     FB2_9   G7~  GSR/I/O O       STD  FAST 
led2                2     8     FB2_15  E7~  I/O     O       STD  FAST 

** 8 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Addr<4>             FB1_9   B7~  GCK/I/O I
Addr<3>             FB1_14  A7~  GCK/I/O I
Addr<2>             FB1_15  A6~  I/O     I
Addr<1>             FB3_5   A4~  I/O     I
Addr<0>             FB3_9   A3~  I/O     I
MREQ_N              FB4_2   E1~  I/O     I
WR_N                FB4_5   E2~  I/O     I
RD_N                FB4_8   F1~  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   D7    I/O     
(unused)              0       0     0   5     FB1_3   D4    I/O     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   D6    I/O     
led1                  4       0     0   1     FB1_6   C7~   I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   C6    I/O     
(unused)              0       0     0   5     FB1_9   B7    GCK/I/O I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  B6    GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  A7    GCK/I/O I
(unused)              0       0     0   5     FB1_15  A6    I/O     I
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  C5    I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: Addr<0>            4: Addr<3>            7: RD_N 
  2: Addr<1>            5: Addr<4>            8: WR_N 
  3: Addr<2>            6: MREQ_N           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
led1                 XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
RAM_OE_N              2       0     0   3     FB2_2   F4~   I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
RAM_CS_N              4       0     0   1     FB2_5   G5~   I/O     O
(unused)              0       0     0   5     FB2_6   F5    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   G6    I/O     
RAM_WE_N              2       0     0   3     FB2_9   G7~   GSR/I/O O
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  F6    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  E6    GTS/I/O 
led2                  2       0     0   3     FB2_15  E7~   I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  E5    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: Addr<0>            4: Addr<3>            7: RD_N 
  2: Addr<1>            5: Addr<4>            8: WR_N 
  3: Addr<2>            6: MREQ_N           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM_OE_N             XXXXXXXX................................ 8
RAM_CS_N             XXXXXXXX................................ 8
RAM_WE_N             XXXXXXXX................................ 8
led2                 XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   B5    I/O     
(unused)              0       0     0   5     FB3_3   C4    I/O     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   A4    I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   B4    I/O     
(unused)              0       0     0   5     FB3_9   A3    I/O     I
(unused)              0       0     0   5     FB3_10  D3    I/O     
(unused)              0       0     0   5     FB3_11  B2    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  B1    I/O     
(unused)              0       0     0   5     FB3_15  C2    I/O     
(unused)              0       0     0   5     FB3_16  D2    I/O     
(unused)              0       0     0   5     FB3_17  C3    I/O     
(unused)              0       0     0   5     FB3_18        (b)     
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   E1    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   E2    I/O     I
(unused)              0       0     0   5     FB4_6   E4    I/O     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   F1    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  G1    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  F2    I/O     
(unused)              0       0     0   5     FB4_15  E3    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  G4    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


RAM_CS_N <= NOT (((Addr(4) AND WR_N AND Addr(3) AND NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND WR_N AND 
	NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N)));


RAM_OE_N <= NOT (((Addr(4) AND WR_N AND Addr(3) AND NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND WR_N AND 
	NOT RD_N AND NOT MREQ_N)));


RAM_WE_N <= NOT (((Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N)));


led1 <= ((Addr(4) AND WR_N AND Addr(3) AND NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND WR_N AND 
	NOT RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N));


led2 <= ((Addr(4) AND NOT WR_N AND Addr(3) AND RD_N AND NOT MREQ_N)
	OR (Addr(4) AND Addr(2) AND Addr(1) AND Addr(0) AND NOT WR_N AND 
	RD_N AND NOT MREQ_N));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-CS48


                     _____________________________
                    /                             \
                   1|  o   o   o   o   o   o   o  |
                    |                             |
                   2|  o   o   o   o   o   o   o  |
                    |                             |
                   3|  o   o   o   o   o   o   o  |
                    |                             |
                   4|  o   o   o   o   o   o   o  |
                    |                             |
                   5|  o   o   o       o   o   o  |
                    |                             |
                   6|  o   o   o   o   o   o   o  |
                    |                             |
                   7|  o   o   o   o   o   o   o  |
                    \_____________________________/
                       A   B   C   D   E   F   G   

Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
 A1 TCK                              D4 KPR                           
 A2 TMS                              D6 KPR                           
 A3 Addr<0>                          D7 KPR                           
 A4 Addr<1>                          E1 MREQ_N                        
 A5 GND                              E2 WR_N                          
 A6 Addr<2>                          E3 KPR                           
 A7 Addr<3>                          E4 KPR                           
 B1 KPR                              E5 KPR                           
 B2 KPR                              E6 KPR                           
 B3 TDI                              E7 led2                          
 B4 KPR                              F1 RD_N                          
 B5 KPR                              F2 KPR                           
 B6 KPR                              F3 GND                           
 B7 Addr<4>                          F4 RAM_OE_N                      
 C1 VCC                              F5 KPR                           
 C2 KPR                              F6 KPR                           
 C3 KPR                              F7 VCC                           
 C4 KPR                              G1 KPR                           
 C5 KPR                              G2 TDO                           
 C6 KPR                              G3 VCC                           
 C7 led1                             G4 KPR                           
 D1 GND                              G5 RAM_CS_N                      
 D2 KPR                              G6 KPR                           
 D3 KPR                              G7 RAM_WE_N                      


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-CS48
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
