verilog xil_defaultlib --include "G:/dev_tools/xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/bb17/hdl" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_extend_matrix_0_0/drivers/extend_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_creat_mec_matrix_0_0/drivers/creat_mec_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/drivers/mul_mec_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/39d3/hdl/verilog/extend_matrix_control_s_axi.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/39d3/hdl/verilog/extend_matrix_gmem_m_axi.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/39d3/hdl/verilog/extend_matrix_mul_2ns_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/39d3/hdl/verilog/extend_matrix_mul_3ns_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/39d3/hdl/verilog/extend_matrix_mul_32s_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/39d3/hdl/verilog/extend_matrix.v" \
"../../../bd/design_1/ip/design_1_extend_matrix_0_0/sim/design_1_extend_matrix_0_0.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_control_s_axi.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_gmem_m_axi.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_mul_2ns_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_mul_3ns_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_mul_32s_6ns_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_mul_32s_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_udiv_32ns_32ns_32_36_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix_urem_32ns_32ns_32_36_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/0b6e/hdl/verilog/creat_mec_matrix.v" \
"../../../bd/design_1/ip/design_1_creat_mec_matrix_0_0/sim/design_1_creat_mec_matrix_0_0.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_control_s_axi.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_flow_control_loop_pipe_sequential_init.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_gmem_m_axi.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_2ns_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_3ns_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_32s_32s_32_1_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32ns_32_36_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_udiv_32ns_32s_32_36_seq_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix_urem_32ns_32ns_32_36_1.v" \
"../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/62bf/hdl/verilog/mul_mec_matrix.v" \
"../../../bd/design_1/ip/design_1_mul_mec_matrix_0_0/sim/design_1_mul_mec_matrix_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "G:/dev_tools/xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/bb17/hdl" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_extend_matrix_0_0/drivers/extend_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_creat_mec_matrix_0_0/drivers/creat_mec_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/drivers/mul_mec_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_srn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_sawn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_swn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_sbn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "G:/dev_tools/xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/bb17/hdl" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_extend_matrix_0_0/drivers/extend_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_creat_mec_matrix_0_0/drivers/creat_mec_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ip/design_1_mul_mec_matrix_0_0/drivers/mul_mec_matrix_v1_0/src" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../MEC_HLS_implementation.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
