#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b13df1dd60 .scope module, "CPU_tb" "CPU_tb" 2 4;
 .timescale -9 -12;
v000001b13df78b20_0 .var "clk", 0 0;
v000001b13df7a560_0 .var "reset", 0 0;
S_000001b13def3890 .scope module, "DUT" "CPU" 2 8, 3 10 0, S_000001b13df1dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001b13df76b20_0 .net "ALUControl", 2 0, v000001b13df0ca90_0;  1 drivers
v000001b13df77c00_0 .net "ALUSrc", 0 0, v000001b13df731a0_0;  1 drivers
v000001b13df77ca0_0 .net "Branch", 0 0, v000001b13df741e0_0;  1 drivers
v000001b13df77de0_0 .net "DataAddr", 15 0, L_000001b13df798e0;  1 drivers
v000001b13df76bc0_0 .net "ImmSrc", 2 0, v000001b13df737e0_0;  1 drivers
v000001b13df76c60_0 .net "MemWrite", 0 0, v000001b13df740a0_0;  1 drivers
v000001b13df77e80_0 .net "PC", 15 0, v000001b13df73ba0_0;  1 drivers
v000001b13df79160_0 .net "PCSrc", 0 0, v000001b13df746e0_0;  1 drivers
o000001b13df20198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b13df79200_0 .net "ReadData", 31 0, o000001b13df20198;  0 drivers
v000001b13df78da0_0 .net "RegSrc", 0 0, v000001b13df739c0_0;  1 drivers
v000001b13df79fc0_0 .net "RegWrite", 0 0, v000001b13df73880_0;  1 drivers
v000001b13df792a0_0 .net "ResultSrc", 0 0, v000001b13df73a60_0;  1 drivers
v000001b13df7a2e0_0 .net "WriteData", 31 0, L_000001b13df1b180;  1 drivers
v000001b13df7a420_0 .net "alu_zero", 0 0, L_000001b13df7a380;  1 drivers
v000001b13df790c0_0 .net "clk", 0 0, v000001b13df78b20_0;  1 drivers
v000001b13df78a80_0 .net "instruction", 31 0, L_000001b13df1b5e0;  1 drivers
v000001b13df78e40_0 .net "reset", 0 0, v000001b13df7a560_0;  1 drivers
L_000001b13df79ac0 .part L_000001b13df1b5e0, 0, 7;
L_000001b13df79980 .part L_000001b13df1b5e0, 25, 7;
L_000001b13df79b60 .part L_000001b13df1b5e0, 12, 3;
L_000001b13df79c00 .part L_000001b13df1b5e0, 0, 7;
L_000001b13df79ca0 .part L_000001b13df1b5e0, 12, 3;
L_000001b13df8c6c0 .part L_000001b13df1b5e0, 25, 7;
S_000001b13deeed00 .scope module, "alu_controller" "ALUController" 3 55, 4 4 0, S_000001b13def3890;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
v000001b13df0ca90_0 .var "alu_control", 2 0;
v000001b13df0cbd0_0 .net "funct3", 2 0, L_000001b13df79ca0;  1 drivers
v000001b13df743c0_0 .net "funct7", 6 0, L_000001b13df8c6c0;  1 drivers
v000001b13df73ce0_0 .net "opcode", 6 0, L_000001b13df79c00;  1 drivers
E_000001b13df11c20 .event anyedge, v000001b13df73ce0_0, v000001b13df0cbd0_0, v000001b13df743c0_0;
S_000001b13deeee90 .scope module, "controller" "Controller" 3 40, 5 4 0, S_000001b13def3890;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "alu_zero";
    .port_info 4 /OUTPUT 1 "RegSrc";
    .port_info 5 /OUTPUT 1 "PCSrc";
    .port_info 6 /OUTPUT 1 "ResultSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ImmSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "Branch";
v000001b13df731a0_0 .var "ALUSrc", 0 0;
v000001b13df741e0_0 .var "Branch", 0 0;
v000001b13df737e0_0 .var "ImmSrc", 2 0;
v000001b13df740a0_0 .var "MemWrite", 0 0;
v000001b13df746e0_0 .var "PCSrc", 0 0;
v000001b13df739c0_0 .var "RegSrc", 0 0;
v000001b13df73880_0 .var "RegWrite", 0 0;
v000001b13df73a60_0 .var "ResultSrc", 0 0;
v000001b13df73920_0 .net "alu_zero", 0 0, L_000001b13df7a380;  alias, 1 drivers
v000001b13df73740_0 .net "funct3", 2 0, L_000001b13df79b60;  1 drivers
v000001b13df74320_0 .net "funct7", 6 0, L_000001b13df79980;  1 drivers
v000001b13df74280_0 .net "opcode", 6 0, L_000001b13df79ac0;  1 drivers
E_000001b13df11e20 .event anyedge, v000001b13df74280_0, v000001b13df73740_0, v000001b13df73920_0;
S_000001b13deea7d0 .scope module, "datapath" "Datapath" 3 22, 6 11 0, S_000001b13def3890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "PC";
    .port_info 3 /OUTPUT 1 "alu_zero";
    .port_info 4 /INPUT 1 "RegSrc";
    .port_info 5 /INPUT 1 "PCSrc";
    .port_info 6 /INPUT 1 "ResultSrc";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /INPUT 1 "ALUSrc";
    .port_info 9 /INPUT 3 "ImmSrc";
    .port_info 10 /INPUT 1 "RegWrite";
    .port_info 11 /INPUT 1 "Branch";
    .port_info 12 /INPUT 32 "ReadData";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /OUTPUT 16 "DataAddr";
    .port_info 15 /OUTPUT 32 "instr";
L_000001b13df1b5e0 .functor BUFZ 32, L_000001b13df1b2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b13df77200_0 .net "ALUControl", 2 0, v000001b13df0ca90_0;  alias, 1 drivers
v000001b13df761c0_0 .net "ALUSrc", 0 0, v000001b13df731a0_0;  alias, 1 drivers
v000001b13df772a0_0 .net "Branch", 0 0, v000001b13df741e0_0;  alias, 1 drivers
v000001b13df76f80_0 .net "DataAddr", 15 0, L_000001b13df798e0;  alias, 1 drivers
v000001b13df773e0_0 .net "ImmSrc", 2 0, v000001b13df737e0_0;  alias, 1 drivers
v000001b13df76d00_0 .net "PC", 15 0, v000001b13df73ba0_0;  alias, 1 drivers
v000001b13df77660_0 .net "PCSrc", 0 0, v000001b13df746e0_0;  alias, 1 drivers
v000001b13df76300_0 .net "PC_Next", 15 0, L_000001b13df79700;  1 drivers
v000001b13df76580_0 .net "ReadData", 31 0, o000001b13df20198;  alias, 0 drivers
v000001b13df768a0_0 .net "RegSrc", 0 0, v000001b13df739c0_0;  alias, 1 drivers
v000001b13df77700_0 .net "RegWrite", 0 0, v000001b13df73880_0;  alias, 1 drivers
v000001b13df77020_0 .net "Result", 31 0, L_000001b13df79520;  1 drivers
v000001b13df77840_0 .net "ResultSrc", 0 0, v000001b13df73a60_0;  alias, 1 drivers
v000001b13df76620_0 .net "SigmImm", 31 0, v000001b13df764e0_0;  1 drivers
v000001b13df766c0_0 .net "WriteData", 31 0, L_000001b13df1b180;  alias, 1 drivers
L_000001b13e010088 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b13df777a0_0 .net/2u *"_ivl_0", 15 0, L_000001b13e010088;  1 drivers
v000001b13df76940_0 .net *"_ivl_14", 13 0, L_000001b13df79480;  1 drivers
L_000001b13e010160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b13df770c0_0 .net *"_ivl_16", 1 0, L_000001b13e010160;  1 drivers
v000001b13df77480_0 .net *"_ivl_4", 31 0, L_000001b13df788a0;  1 drivers
L_000001b13e0100d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b13df77f20_0 .net *"_ivl_7", 15 0, L_000001b13e0100d0;  1 drivers
v000001b13df77a20_0 .net *"_ivl_8", 31 0, L_000001b13df79f20;  1 drivers
v000001b13df76760_0 .net "alu_result", 31 0, v000001b13df73b00_0;  1 drivers
v000001b13df778e0_0 .net "alu_src_a", 31 0, L_000001b13df1b030;  1 drivers
v000001b13df77980_0 .net "alu_src_b", 31 0, L_000001b13df797a0;  1 drivers
v000001b13df76080_0 .net "alu_zero", 0 0, L_000001b13df7a380;  alias, 1 drivers
v000001b13df77ac0_0 .net "clk", 0 0, v000001b13df78b20_0;  alias, 1 drivers
v000001b13df769e0_0 .net "instr", 31 0, L_000001b13df1b5e0;  alias, 1 drivers
v000001b13df76a80_0 .net "instruction", 31 0, L_000001b13df1b2d0;  1 drivers
v000001b13df77b60_0 .net "reset", 0 0, v000001b13df7a560_0;  alias, 1 drivers
L_000001b13df79a20 .arith/sum 16, v000001b13df73ba0_0, L_000001b13e010088;
L_000001b13df788a0 .concat [ 16 16 0 0], v000001b13df73ba0_0, L_000001b13e0100d0;
L_000001b13df79f20 .arith/sum 32, L_000001b13df788a0, v000001b13df764e0_0;
L_000001b13df793e0 .part L_000001b13df79f20, 0, 16;
L_000001b13df79480 .part v000001b13df73ba0_0, 2, 14;
L_000001b13df7a100 .concat [ 14 2 0 0], L_000001b13df79480, L_000001b13e010160;
L_000001b13df7a740 .part L_000001b13df1b2d0, 15, 5;
L_000001b13df79660 .part L_000001b13df1b2d0, 20, 5;
L_000001b13df79de0 .part L_000001b13df1b2d0, 7, 5;
L_000001b13df79840 .part L_000001b13df1b2d0, 7, 25;
L_000001b13df798e0 .part v000001b13df73b00_0, 0, 16;
S_000001b13deea960 .scope module, "alu_src_b_mux" "MUX2" 6 77, 7 4 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b13df12820 .param/l "size" 0 7 4, +C4<00000000000000000000000000100000>;
v000001b13df74640_0 .net "I0", 31 0, L_000001b13df1b180;  alias, 1 drivers
v000001b13df74dc0_0 .net "I1", 31 0, v000001b13df764e0_0;  alias, 1 drivers
v000001b13df74aa0_0 .net "out", 31 0, L_000001b13df797a0;  alias, 1 drivers
v000001b13df74d20_0 .net "s", 0 0, v000001b13df731a0_0;  alias, 1 drivers
L_000001b13df797a0 .functor MUXZ 32, L_000001b13df1b180, v000001b13df764e0_0, v000001b13df731a0_0, C4<>;
S_000001b13dee7260 .scope module, "instr_mem" "InstructionMemory" 6 54, 8 5 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001b13df1b2d0 .functor BUFZ 32, L_000001b13df79020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b13df74be0_0 .net *"_ivl_0", 31 0, L_000001b13df79020;  1 drivers
v000001b13df73240_0 .net *"_ivl_2", 17 0, L_000001b13df78c60;  1 drivers
L_000001b13e010118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b13df74140_0 .net *"_ivl_5", 1 0, L_000001b13e010118;  1 drivers
v000001b13df74c80_0 .net "addr", 15 0, L_000001b13df7a100;  1 drivers
v000001b13df74e60_0 .net "instruction", 31 0, L_000001b13df1b2d0;  alias, 1 drivers
v000001b13df732e0 .array "memory", 0 65535, 31 0;
L_000001b13df79020 .array/port v000001b13df732e0, L_000001b13df78c60;
L_000001b13df78c60 .concat [ 16 2 0 0], L_000001b13df7a100, L_000001b13e010118;
S_000001b13dee73f0 .scope module, "main_alu" "ALU" 6 90, 9 4 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srcA";
    .port_info 1 /INPUT 32 "srcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 1 "alu_zero";
    .port_info 4 /OUTPUT 32 "alu_result";
v000001b13df734c0_0 .net "ALUControl", 2 0, v000001b13df0ca90_0;  alias, 1 drivers
L_000001b13e010238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b13df73560_0 .net/2u *"_ivl_0", 31 0, L_000001b13e010238;  1 drivers
v000001b13df73b00_0 .var "alu_result", 31 0;
v000001b13df745a0_0 .net "alu_zero", 0 0, L_000001b13df7a380;  alias, 1 drivers
v000001b13df73380_0 .net "srcA", 31 0, L_000001b13df1b030;  alias, 1 drivers
v000001b13df74000_0 .net "srcB", 31 0, L_000001b13df797a0;  alias, 1 drivers
E_000001b13df121e0 .event anyedge, v000001b13df0ca90_0, v000001b13df73380_0, v000001b13df74aa0_0;
L_000001b13df7a380 .cmp/eq 32, v000001b13df73b00_0, L_000001b13e010238;
S_000001b13def87d0 .scope module, "pc_mux" "MUX2" 6 40, 7 4 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "I0";
    .port_info 1 /INPUT 16 "I1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "out";
P_000001b13df12520 .param/l "size" 0 7 4, +C4<00000000000000000000000000010000>;
v000001b13df73420_0 .net "I0", 15 0, L_000001b13df79a20;  1 drivers
v000001b13df73600_0 .net "I1", 15 0, L_000001b13df793e0;  1 drivers
v000001b13df74f00_0 .net "out", 15 0, L_000001b13df79700;  alias, 1 drivers
v000001b13df736a0_0 .net "s", 0 0, v000001b13df746e0_0;  alias, 1 drivers
L_000001b13df79700 .functor MUXZ 16, L_000001b13df79a20, L_000001b13df793e0, v000001b13df746e0_0, C4<>;
S_000001b13def8960 .scope module, "progr_counter" "ProgramCounter" 6 48, 10 5 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "pc_next";
    .port_info 3 /OUTPUT 16 "pc";
v000001b13df73ec0_0 .net "clk", 0 0, v000001b13df78b20_0;  alias, 1 drivers
v000001b13df73ba0_0 .var "pc", 15 0;
v000001b13df73c40_0 .net "pc_next", 15 0, L_000001b13df79700;  alias, 1 drivers
v000001b13df73d80_0 .net "reset", 0 0, v000001b13df7a560_0;  alias, 1 drivers
E_000001b13df12260 .event posedge, v000001b13df73d80_0, v000001b13df73ec0_0;
S_000001b13dee3940 .scope module, "reg_file" "RegisterFile" 6 66, 11 4 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "addr1";
    .port_info 4 /INPUT 5 "addr2";
    .port_info 5 /INPUT 5 "addr3";
    .port_info 6 /OUTPUT 32 "read1";
    .port_info 7 /OUTPUT 32 "read2";
    .port_info 8 /OUTPUT 32 "data";
L_000001b13df1b030 .functor BUFZ 32, L_000001b13df7a1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b13df1b180 .functor BUFZ 32, L_000001b13df7a6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b13df74b40_0 .net "RegWrite", 0 0, v000001b13df73880_0;  alias, 1 drivers
v000001b13df73f60_0 .net *"_ivl_0", 31 0, L_000001b13df7a1a0;  1 drivers
v000001b13df74460_0 .net *"_ivl_10", 6 0, L_000001b13df795c0;  1 drivers
L_000001b13e0101f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b13df74500_0 .net *"_ivl_13", 1 0, L_000001b13e0101f0;  1 drivers
v000001b13df74780_0 .net *"_ivl_2", 6 0, L_000001b13df7a240;  1 drivers
L_000001b13e0101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b13df74820_0 .net *"_ivl_5", 1 0, L_000001b13e0101a8;  1 drivers
v000001b13df748c0_0 .net *"_ivl_8", 31 0, L_000001b13df7a6a0;  1 drivers
v000001b13df74960_0 .net "addr1", 4 0, L_000001b13df7a740;  1 drivers
v000001b13df73060_0 .net "addr2", 4 0, L_000001b13df79660;  1 drivers
v000001b13df74a00_0 .net "addr3", 4 0, L_000001b13df79de0;  1 drivers
v000001b13df73100_0 .net "clk", 0 0, v000001b13df78b20_0;  alias, 1 drivers
v000001b13df76260_0 .net "data", 31 0, L_000001b13df79520;  alias, 1 drivers
v000001b13df77520_0 .var/i "i", 31 0;
v000001b13df76ee0_0 .net "read1", 31 0, L_000001b13df1b030;  alias, 1 drivers
v000001b13df77340_0 .net "read2", 31 0, L_000001b13df1b180;  alias, 1 drivers
v000001b13df76800 .array "registers", 0 31, 31 0;
v000001b13df775c0_0 .net "reset", 0 0, v000001b13df7a560_0;  alias, 1 drivers
L_000001b13df7a1a0 .array/port v000001b13df76800, L_000001b13df7a240;
L_000001b13df7a240 .concat [ 5 2 0 0], L_000001b13df7a740, L_000001b13e0101a8;
L_000001b13df7a6a0 .array/port v000001b13df76800, L_000001b13df795c0;
L_000001b13df795c0 .concat [ 5 2 0 0], L_000001b13df79660, L_000001b13e0101f0;
S_000001b13dee3ad0 .scope module, "result_mux" "MUX2" 6 59, 7 4 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b13df12860 .param/l "size" 0 7 4, +C4<00000000000000000000000000100000>;
v000001b13df76e40_0 .net "I0", 31 0, v000001b13df73b00_0;  alias, 1 drivers
v000001b13df76da0_0 .net "I1", 31 0, o000001b13df20198;  alias, 0 drivers
v000001b13df76120_0 .net "out", 31 0, L_000001b13df79520;  alias, 1 drivers
v000001b13df76440_0 .net "s", 0 0, v000001b13df73a60_0;  alias, 1 drivers
L_000001b13df79520 .functor MUXZ 32, v000001b13df73b00_0, o000001b13df20198, v000001b13df73a60_0, C4<>;
S_000001b13dedbc10 .scope module, "sign_ext" "SignExtend" 6 84, 12 6 0, S_000001b13deea7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instruction";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "out";
v000001b13df77160_0 .net "ImmSrc", 2 0, v000001b13df737e0_0;  alias, 1 drivers
v000001b13df77d40_0 .net "instruction", 31 7, L_000001b13df79840;  1 drivers
v000001b13df763a0_0 .net "out", 31 0, v000001b13df764e0_0;  alias, 1 drivers
v000001b13df764e0_0 .var "out_t", 31 0;
E_000001b13df12620 .event anyedge, v000001b13df737e0_0, v000001b13df77d40_0;
S_000001b13def3700 .scope module, "DataMemory" "DataMemory" 13 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 1 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
L_000001b13df1b490 .functor BUFZ 32, L_000001b13df8bea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001b13df20858 .functor BUFZ 1, C4<z>; HiZ drive
v000001b13df7a4c0_0 .net "MemWrite", 0 0, o000001b13df20858;  0 drivers
v000001b13df78d00_0 .net "ReadData", 31 0, L_000001b13df1b490;  1 drivers
o000001b13df208b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b13df78ee0_0 .net "WriteData", 0 0, o000001b13df208b8;  0 drivers
v000001b13df79340_0 .net *"_ivl_0", 31 0, L_000001b13df8bea0;  1 drivers
v000001b13df79e80_0 .net *"_ivl_3", 15 0, L_000001b13df8b5e0;  1 drivers
v000001b13df789e0_0 .net *"_ivl_4", 17 0, L_000001b13df8b040;  1 drivers
L_000001b13e010280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b13df78f80_0 .net *"_ivl_7", 1 0, L_000001b13e010280;  1 drivers
o000001b13df209a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b13df7a600_0 .net "addr", 31 0, o000001b13df209a8;  0 drivers
o000001b13df209d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b13df79d40_0 .net "clk", 0 0, o000001b13df209d8;  0 drivers
v000001b13df78bc0_0 .var/i "i", 31 0;
v000001b13df78940 .array "memory", 0 65535, 31 0;
o000001b13df20a38 .functor BUFZ 1, C4<z>; HiZ drive
v000001b13df7a060_0 .net "reset", 0 0, o000001b13df20a38;  0 drivers
E_000001b13df13360 .event posedge, v000001b13df7a060_0, v000001b13df79d40_0;
L_000001b13df8bea0 .array/port v000001b13df78940, L_000001b13df8b040;
L_000001b13df8b5e0 .part o000001b13df209a8, 0, 16;
L_000001b13df8b040 .concat [ 16 2 0 0], L_000001b13df8b5e0, L_000001b13e010280;
    .scope S_000001b13def8960;
T_0 ;
    %wait E_000001b13df12260;
    %load/vec4 v000001b13df73d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b13df73ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b13df73c40_0;
    %assign/vec4 v000001b13df73ba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b13dee7260;
T_1 ;
    %vpi_call 8 13 "$readmemh", "../examples/instructions.hex", v000001b13df732e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000110 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b13dee3940;
T_2 ;
    %wait E_000001b13df12260;
    %load/vec4 v000001b13df775c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b13df77520_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001b13df77520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b13df77520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b13df76800, 0, 4;
    %load/vec4 v000001b13df77520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b13df77520_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b13df74b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001b13df76260_0;
    %load/vec4 v000001b13df74a00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b13df76800, 0, 4;
T_2.4 ;
T_2.1 ;
    %vpi_call 11 21 "$writememh", "../bin/registers.hex", v000001b13df76800 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000001b13dedbc10;
T_3 ;
    %wait E_000001b13df12620;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b13df764e0_0, 0, 32;
    %load/vec4 v000001b13df77160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b13df764e0_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 31, 31, 5;
    %store/vec4 v000001b13df764e0_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b13df77d40_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b13df77d40_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001b13df764e0_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001b13df764e0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 13, 5;
    %replicate 10;
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b13df77d40_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b13df77d40_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b13df77d40_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001b13df764e0_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b13dee73f0;
T_4 ;
    %wait E_000001b13df121e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %load/vec4 v000001b13df734c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000001b13df73380_0;
    %load/vec4 v000001b13df74000_0;
    %add;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000001b13df73380_0;
    %load/vec4 v000001b13df74000_0;
    %sub;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001b13df73380_0;
    %load/vec4 v000001b13df74000_0;
    %and;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001b13df73380_0;
    %load/vec4 v000001b13df74000_0;
    %or;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001b13df73380_0;
    %load/vec4 v000001b13df74000_0;
    %xor;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001b13df73380_0;
    %ix/getv 4, v000001b13df74000_0;
    %shiftr 4;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001b13df73380_0;
    %ix/getv 4, v000001b13df74000_0;
    %shiftl 4;
    %store/vec4 v000001b13df73b00_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b13deeee90;
T_5 ;
    %wait E_000001b13df11e20;
    %load/vec4 v000001b13df74280_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b13df73880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df731a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df746e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df740a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df73a60_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b13df737e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b13df73880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b13df731a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df740a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df73a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df746e0_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df73880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df740a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b13df737e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df731a0_0, 0, 1;
    %load/vec4 v000001b13df73740_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.5, 4;
    %load/vec4 v000001b13df73920_0;
    %store/vec4 v000001b13df746e0_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001b13df73740_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v000001b13df73920_0;
    %inv;
    %store/vec4 v000001b13df746e0_0, 0, 1;
T_5.7 ;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df73a60_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df73880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df740a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b13df746e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b13df737e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df731a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df73a60_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b13deeed00;
T_6 ;
    %wait E_000001b13df11c20;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %load/vec4 v000001b13df73ce0_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b13df73ce0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001b13df0cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v000001b13df743c0_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b13df73ce0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v000001b13df0cbd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_6.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b13df0cbd0_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_6.15;
    %flag_mov 8, 4;
    %jmp/0 T_6.13, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_6.14, 8;
T_6.13 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_6.14, 8;
 ; End of false expr.
    %blend;
T_6.14;
    %store/vec4 v000001b13df0ca90_0, 0, 3;
T_6.11 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b13df1dd60;
T_7 ;
    %vpi_call 2 11 "$dumpfile", "../bin/cpu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b13def3890 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df78b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b13df7a560_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b13df7a560_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001b13df1dd60;
T_8 ;
    %delay 2000, 0;
    %load/vec4 v000001b13df78b20_0;
    %inv;
    %store/vec4 v000001b13df78b20_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b13def3700;
T_9 ;
    %wait E_000001b13df13360;
    %load/vec4 v000001b13df7a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b13df78bc0_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001b13df78bc0_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b13df78bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b13df78940, 0, 4;
    %load/vec4 v000001b13df78bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b13df78bc0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b13df7a4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001b13df78ee0_0;
    %pad/u 32;
    %load/vec4 v000001b13df7a600_0;
    %parti/s 16, 0, 2;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b13df78940, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "alu_controller.v";
    "controller.v";
    "./datapath.v";
    "./mux.v";
    "./instr_mem.v";
    "alu.v";
    "./pc.v";
    "./reg_file.v";
    "./sign_extend.v";
    "./data_mem.v";
