#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x167df80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1682bc0 .scope module, "tb" "tb" 3 178;
 .timescale -12 -12;
L_0x167be60 .functor NOT 1, L_0x1702eb0, C4<0>, C4<0>, C4<0>;
L_0x1702370 .functor XOR 25, L_0x1702aa0, L_0x1702b40, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x167c0a0 .functor XOR 25, L_0x1702370, L_0x1702c80, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x16f0110_0 .net *"_ivl_10", 24 0, L_0x1702c80;  1 drivers
v0x16f0210_0 .net *"_ivl_12", 24 0, L_0x167c0a0;  1 drivers
v0x16f02f0_0 .net *"_ivl_2", 24 0, L_0x17028f0;  1 drivers
v0x16f03e0_0 .net *"_ivl_4", 24 0, L_0x1702aa0;  1 drivers
v0x16f04c0_0 .net *"_ivl_6", 24 0, L_0x1702b40;  1 drivers
v0x16f05f0_0 .net *"_ivl_8", 24 0, L_0x1702370;  1 drivers
v0x16f06d0_0 .var "clk", 0 0;
v0x16f0770_0 .net "ena", 0 0, v0x16eec40_0;  1 drivers
v0x16f0810_0 .net "hh_dut", 7 0, v0x16efa40_0;  1 drivers
v0x16f0960_0 .net "hh_ref", 7 0, v0x16ed8a0_0;  1 drivers
v0x16f0a20_0 .net "mm_dut", 7 0, v0x16efae0_0;  1 drivers
v0x16f0b10_0 .net "mm_ref", 7 0, v0x16ed980_0;  1 drivers
v0x16f0bd0_0 .net "pm_dut", 0 0, v0x16efbb0_0;  1 drivers
v0x16f0cc0_0 .net "pm_ref", 0 0, v0x16eda60_0;  1 drivers
v0x16f0d60_0 .net "reset", 0 0, v0x16eef30_0;  1 drivers
v0x16f0e00_0 .net "ss_dut", 7 0, v0x16efd90_0;  1 drivers
v0x16f0ef0_0 .net "ss_ref", 7 0, v0x16edbe0_0;  1 drivers
v0x16f10a0_0 .var/2u "stats1", 351 0;
v0x16f1160_0 .var/2u "strobe", 0 0;
v0x16f1220_0 .net "tb_match", 0 0, L_0x1702eb0;  1 drivers
v0x16f12c0_0 .net "tb_mismatch", 0 0, L_0x167be60;  1 drivers
v0x16f1360_0 .net "wavedrom_enable", 0 0, v0x16ef210_0;  1 drivers
v0x16f1430_0 .net "wavedrom_title", 511 0, v0x16ef2d0_0;  1 drivers
L_0x17028f0 .concat [ 8 8 8 1], v0x16edbe0_0, v0x16ed980_0, v0x16ed8a0_0, v0x16eda60_0;
L_0x1702aa0 .concat [ 8 8 8 1], v0x16edbe0_0, v0x16ed980_0, v0x16ed8a0_0, v0x16eda60_0;
L_0x1702b40 .concat [ 8 8 8 1], v0x16efd90_0, v0x16efae0_0, v0x16efa40_0, v0x16efbb0_0;
L_0x1702c80 .concat [ 8 8 8 1], v0x16edbe0_0, v0x16ed980_0, v0x16ed8a0_0, v0x16eda60_0;
L_0x1702eb0 .cmp/eeq 25, L_0x17028f0, L_0x167c0a0;
S_0x1695600 .scope module, "good1" "reference_module" 3 231, 3 4 0, S_0x1682bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v0x16b4bd0_0 .net *"_ivl_0", 23 0, L_0x16f1580;  1 drivers
L_0x7fdd597b8060 .functor BUFT 1, C4<10010101100101011001>, C4<0>, C4<0>, C4<0>;
v0x16b56b0_0 .net/2u *"_ivl_10", 19 0, L_0x7fdd597b8060;  1 drivers
v0x167bed0_0 .net *"_ivl_12", 0 0, L_0x1701a80;  1 drivers
v0x167c170_0 .net *"_ivl_14", 15 0, L_0x1701bf0;  1 drivers
L_0x7fdd597b80a8 .functor BUFT 1, C4<0101100101011001>, C4<0>, C4<0>, C4<0>;
v0x167c430_0 .net/2u *"_ivl_16", 15 0, L_0x7fdd597b80a8;  1 drivers
v0x167cc30_0 .net *"_ivl_18", 0 0, L_0x1701d60;  1 drivers
L_0x7fdd597b8018 .functor BUFT 1, C4<000100010101100101011001>, C4<0>, C4<0>, C4<0>;
v0x167d0f0_0 .net/2u *"_ivl_2", 23 0, L_0x7fdd597b8018;  1 drivers
v0x16ecb60_0 .net *"_ivl_21", 3 0, L_0x1701e30;  1 drivers
v0x16ecc40_0 .net *"_ivl_22", 11 0, L_0x1701f20;  1 drivers
L_0x7fdd597b80f0 .functor BUFT 1, C4<100101011001>, C4<0>, C4<0>, C4<0>;
v0x16ecd20_0 .net/2u *"_ivl_24", 11 0, L_0x7fdd597b80f0;  1 drivers
v0x16ece00_0 .net *"_ivl_26", 0 0, L_0x1702010;  1 drivers
L_0x7fdd597b8138 .functor BUFT 1, C4<01011001>, C4<0>, C4<0>, C4<0>;
v0x16ecec0_0 .net/2u *"_ivl_28", 7 0, L_0x7fdd597b8138;  1 drivers
v0x16ecfa0_0 .net *"_ivl_30", 0 0, L_0x17021e0;  1 drivers
v0x16ed060_0 .net *"_ivl_33", 3 0, L_0x17022d0;  1 drivers
L_0x7fdd597b8180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x16ed140_0 .net/2u *"_ivl_34", 3 0, L_0x7fdd597b8180;  1 drivers
v0x16ed220_0 .net *"_ivl_36", 0 0, L_0x17023e0;  1 drivers
L_0x7fdd597b81c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x16ed2e0_0 .net/2u *"_ivl_38", 0 0, L_0x7fdd597b81c8;  1 drivers
v0x16ed3c0_0 .net *"_ivl_4", 0 0, L_0x1701750;  1 drivers
v0x16ed480_0 .net *"_ivl_7", 3 0, L_0x1701890;  1 drivers
v0x16ed560_0 .net *"_ivl_8", 19 0, L_0x1701930;  1 drivers
v0x16ed640_0 .net "clk", 0 0, v0x16f06d0_0;  1 drivers
v0x16ed700_0 .net "ena", 0 0, v0x16eec40_0;  alias, 1 drivers
v0x16ed7c0_0 .net "enable", 6 0, L_0x1702550;  1 drivers
v0x16ed8a0_0 .var "hh", 7 0;
v0x16ed980_0 .var "mm", 7 0;
v0x16eda60_0 .var "pm", 0 0;
v0x16edb20_0 .net "reset", 0 0, v0x16eef30_0;  alias, 1 drivers
v0x16edbe0_0 .var "ss", 7 0;
E_0x168ca30 .event posedge, v0x16ed640_0;
L_0x16f1580 .concat [ 8 8 8 0], v0x16edbe0_0, v0x16ed980_0, v0x16ed8a0_0;
L_0x1701750 .cmp/eq 24, L_0x16f1580, L_0x7fdd597b8018;
L_0x1701890 .part v0x16ed8a0_0, 0, 4;
L_0x1701930 .concat [ 8 8 4 0], v0x16edbe0_0, v0x16ed980_0, L_0x1701890;
L_0x1701a80 .cmp/eq 20, L_0x1701930, L_0x7fdd597b8060;
L_0x1701bf0 .concat [ 8 8 0 0], v0x16edbe0_0, v0x16ed980_0;
L_0x1701d60 .cmp/eq 16, L_0x1701bf0, L_0x7fdd597b80a8;
L_0x1701e30 .part v0x16ed980_0, 0, 4;
L_0x1701f20 .concat [ 8 4 0 0], v0x16edbe0_0, L_0x1701e30;
L_0x1702010 .cmp/eq 12, L_0x1701f20, L_0x7fdd597b80f0;
L_0x17021e0 .cmp/eq 8, v0x16edbe0_0, L_0x7fdd597b8138;
L_0x17022d0 .part v0x16edbe0_0, 0, 4;
L_0x17023e0 .cmp/eq 4, L_0x17022d0, L_0x7fdd597b8180;
LS_0x1702550_0_0 .concat [ 1 1 1 1], L_0x7fdd597b81c8, L_0x17023e0, L_0x17021e0, L_0x1702010;
LS_0x1702550_0_4 .concat [ 1 1 1 0], L_0x1701d60, L_0x1701a80, L_0x1701750;
L_0x1702550 .concat [ 4 3 0 0], LS_0x1702550_0_0, LS_0x1702550_0_4;
S_0x16edda0 .scope module, "stim1" "stimulus_gen" 3 226, 3 49 0, S_0x1682bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "ena";
    .port_info 3 /INPUT 8 "hh_dut";
    .port_info 4 /INPUT 8 "mm_dut";
    .port_info 5 /INPUT 8 "ss_dut";
    .port_info 6 /INPUT 1 "pm_dut";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
v0x16eeac0_0 .var "bcd_fail", 0 0;
v0x16eeb80_0 .net "clk", 0 0, v0x16f06d0_0;  alias, 1 drivers
v0x16eec40_0 .var "ena", 0 0;
v0x16eece0_0 .net "hh_dut", 7 0, v0x16efa40_0;  alias, 1 drivers
v0x16eed80_0 .net "mm_dut", 7 0, v0x16efae0_0;  alias, 1 drivers
v0x16eee70_0 .net "pm_dut", 0 0, v0x16efbb0_0;  alias, 1 drivers
v0x16eef30_0 .var "reset", 0 0;
v0x16eefd0_0 .var "reset_fail", 0 0;
v0x16ef070_0 .net "ss_dut", 7 0, v0x16efd90_0;  alias, 1 drivers
v0x16ef150_0 .net "tb_match", 0 0, L_0x1702eb0;  alias, 1 drivers
v0x16ef210_0 .var "wavedrom_enable", 0 0;
v0x16ef2d0_0 .var "wavedrom_title", 511 0;
E_0x168b800/0 .event negedge, v0x16ed640_0;
E_0x168b800/1 .event posedge, v0x16ed640_0;
E_0x168b800 .event/or E_0x168b800/0, E_0x168b800/1;
S_0x16ee0c0 .scope task, "reset_test" "reset_test" 3 59, 3 59 0, S_0x16edda0;
 .timescale -12 -12;
v0x16ee300_0 .var/2u "arfail", 0 0;
v0x16ee3e0_0 .var "async", 0 0;
v0x16ee4a0_0 .var/2u "datafail", 0 0;
v0x16ee540_0 .var/2u "srfail", 0 0;
E_0x16729f0 .event negedge, v0x16ed640_0;
TD_tb.stim1.reset_test ;
    %wait E_0x168ca30;
    %wait E_0x168ca30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x16729f0;
    %load/vec4 v0x16ef150_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16ee4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %wait E_0x168ca30;
    %load/vec4 v0x16ef150_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16ee300_0, 0, 1;
    %wait E_0x168ca30;
    %load/vec4 v0x16ef150_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16ee540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %load/vec4 v0x16ee540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 73 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x16ee300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x16ee3e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x16ee4a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x16ee3e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 75 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x16ee600 .scope task, "wavedrom_start" "wavedrom_start" 3 86, 3 86 0, S_0x16edda0;
 .timescale -12 -12;
v0x16ee800_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16ee8e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 89, 3 89 0, S_0x16edda0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16ef550 .scope module, "top_module1" "top_module" 3 240, 4 1 0, S_0x1682bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "pm";
    .port_info 4 /OUTPUT 8 "hh";
    .port_info 5 /OUTPUT 8 "mm";
    .port_info 6 /OUTPUT 8 "ss";
v0x16ef820_0 .net "clk", 0 0, v0x16f06d0_0;  alias, 1 drivers
v0x16ef930_0 .net "ena", 0 0, v0x16eec40_0;  alias, 1 drivers
v0x16efa40_0 .var "hh", 7 0;
v0x16efae0_0 .var "mm", 7 0;
v0x16efbb0_0 .var "pm", 0 0;
v0x16efca0_0 .net "reset", 0 0, v0x16eef30_0;  alias, 1 drivers
v0x16efd90_0 .var "ss", 7 0;
E_0x16d04d0 .event posedge, v0x16edb20_0, v0x16ed640_0;
S_0x16efef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 251, 3 251 0, S_0x1682bc0;
 .timescale -12 -12;
E_0x16d01b0 .event anyedge, v0x16f1160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16f1160_0;
    %nor/r;
    %assign/vec4 v0x16f1160_0, 0;
    %wait E_0x16d01b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16edda0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eeac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16eefd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16edda0;
T_5 ;
    %wait E_0x168ca30;
    %load/vec4 v0x16eece0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/1 T_5.6, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16eece0_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.6;
    %jmp/1 T_5.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16eed80_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.5;
    %jmp/1 T_5.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16eed80_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.4;
    %jmp/1 T_5.3, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16ef070_0;
    %parti/s 4, 0, 2;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.3;
    %jmp/1 T_5.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x16ef070_0;
    %parti/s 4, 4, 4;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
T_5.2;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eeac0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x16edda0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eec40_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x16ee3e0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x16ee0c0;
    %join;
    %pushi/vec4 12, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16ee8e0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eec40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %wait E_0x168ca30;
    %wait E_0x168ca30;
    %load/vec4 v0x16ef150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x16eee70_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 20557, 0, 16; draw_string_vec4
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 16717, 0, 16; draw_string_vec4
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %vpi_call/w 3 121 "$display", "Hint: Clock seems to reset to %02x:%02x:%02x %s (Should be 12:00:00 AM).", v0x16eece0_0, v0x16eed80_0, v0x16ef070_0, S<0,vec4,u16> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eefd0_0, 0;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %wait E_0x168ca30;
    %wait E_0x168ca30;
    %wait E_0x168ca30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16eec40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %wait E_0x168ca30;
    %wait E_0x168ca30;
    %load/vec4 v0x16ef150_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x16eefd0_0;
    %nor/r;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call/w 3 134 "$display", "Hint: Reset has higher priority than enable and should occur even if not enabled." {0 0 0};
T_6.6 ;
    %pushi/vec4 400, 0, 32;
T_6.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.10, 5;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168b800;
    %vpi_func 3 138 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x16eef30_0, 0;
    %vpi_func 3 139 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x16eec40_0, 0;
    %jmp T_6.9;
T_6.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %wait E_0x168ca30;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x16eec40_0, 0;
    %assign/vec4 v0x16eef30_0, 0;
    %pushi/vec4 55, 0, 32;
T_6.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.12, 5;
    %jmp/1 T_6.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.11;
T_6.12 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.14, 5;
    %jmp/1 T_6.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.13;
T_6.14 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16ee8e0;
    %join;
    %pushi/vec4 3530, 0, 32;
T_6.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.16, 5;
    %jmp/1 T_6.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.15;
T_6.16 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.18, 5;
    %jmp/1 T_6.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.17;
T_6.18 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16ee8e0;
    %join;
    %pushi/vec4 39590, 0, 32;
T_6.19 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.20, 5;
    %jmp/1 T_6.20, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.19;
T_6.20 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 32;
T_6.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.22, 5;
    %jmp/1 T_6.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.21;
T_6.22 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16ee8e0;
    %join;
    %pushi/vec4 132745, 0, 32;
T_6.23 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.24, 5;
    %jmp/1 T_6.24, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.23;
T_6.24 ;
    %pop/vec4 1;
    %pushi/vec4 50, 0, 32;
T_6.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.26, 5;
    %jmp/1 T_6.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168b800;
    %vpi_func 3 164 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x16eec40_0, 0;
    %jmp T_6.25;
T_6.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16eef30_0, 0;
    %pushi/vec4 5, 0, 32;
T_6.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.28, 5;
    %jmp/1 T_6.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ca30;
    %jmp T_6.27;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x16eeac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %vpi_call/w 3 171 "$display", "Hint: Non-BCD values detected. Are you sure you're using two-digit BCD representation for hh, mm, and ss?" {0 0 0};
T_6.29 ;
    %delay 1, 0;
    %vpi_call/w 3 173 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1695600;
T_7 ;
    %wait E_0x168ca30;
    %load/vec4 v0x16edb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1179648, 0, 25;
    %split/vec4 8;
    %assign/vec4 v0x16edbe0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x16ed980_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x16ed8a0_0, 0;
    %assign/vec4 v0x16eda60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x16ed700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x16edbe0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16edbe0_0, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x16edbe0_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16edbe0_0, 4, 5;
T_7.7 ;
T_7.5 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x16edbe0_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16edbe0_0, 4, 5;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x16edbe0_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16edbe0_0, 4, 5;
T_7.12 ;
T_7.10 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.16, 9;
    %load/vec4 v0x16ed980_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed980_0, 4, 5;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x16ed980_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed980_0, 4, 5;
T_7.17 ;
T_7.15 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.21, 9;
    %load/vec4 v0x16ed980_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed980_0, 4, 5;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %load/vec4 v0x16ed980_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed980_0, 4, 5;
T_7.22 ;
T_7.20 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v0x16ed8a0_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed8a0_0, 4, 5;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x16ed8a0_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed8a0_0, 4, 5;
T_7.27 ;
T_7.25 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.31, 9;
    %load/vec4 v0x16ed8a0_0;
    %pushi/vec4 18, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x16ed8a0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %load/vec4 v0x16ed8a0_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x16ed8a0_0, 4, 5;
T_7.32 ;
T_7.30 ;
    %load/vec4 v0x16ed7c0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %load/vec4 v0x16eda60_0;
    %inv;
    %assign/vec4 v0x16eda60_0, 0;
T_7.34 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16ef550;
T_8 ;
    %wait E_0x16d04d0;
    %load/vec4 v0x16efca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16efbb0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x16efa40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16efae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16efd90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x16ef930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x16efd90_0;
    %cmpi/e 105, 0, 8;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16efd90_0, 0;
    %load/vec4 v0x16efae0_0;
    %cmpi/e 105, 0, 8;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x16efae0_0, 0;
    %load/vec4 v0x16efa40_0;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x16efbb0_0;
    %inv;
    %assign/vec4 v0x16efbb0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x16efa40_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x16efa40_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 26, 0, 8;
    %assign/vec4 v0x16efa40_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x16efa40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x16efa40_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x16efae0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x16efae0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x16efd90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x16efd90_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1682bc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f06d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f1160_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1682bc0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x16f06d0_0;
    %inv;
    %store/vec4 v0x16f06d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1682bc0;
T_11 ;
    %vpi_call/w 3 218 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 219 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16eeb80_0, v0x16f12c0_0, v0x16f06d0_0, v0x16f0d60_0, v0x16f0770_0, v0x16f0cc0_0, v0x16f0bd0_0, v0x16f0960_0, v0x16f0810_0, v0x16f0b10_0, v0x16f0a20_0, v0x16f0ef0_0, v0x16f0e00_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1682bc0;
T_12 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 260 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "pm", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 261 "$display", "Hint: Output '%s' has no mismatches.", "pm" {0 0 0};
T_12.1 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 262 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "hh", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 263 "$display", "Hint: Output '%s' has no mismatches.", "hh" {0 0 0};
T_12.3 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 264 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mm", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 265 "$display", "Hint: Output '%s' has no mismatches.", "mm" {0 0 0};
T_12.5 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 266 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ss", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 267 "$display", "Hint: Output '%s' has no mismatches.", "ss" {0 0 0};
T_12.7 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 269 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 270 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 271 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1682bc0;
T_13 ;
    %wait E_0x168b800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f10a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
    %load/vec4 v0x16f1220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 282 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f10a0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x16f0cc0_0;
    %load/vec4 v0x16f0cc0_0;
    %load/vec4 v0x16f0bd0_0;
    %xor;
    %load/vec4 v0x16f0cc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 286 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x16f0960_0;
    %load/vec4 v0x16f0960_0;
    %load/vec4 v0x16f0810_0;
    %xor;
    %load/vec4 v0x16f0960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 289 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x16f0b10_0;
    %load/vec4 v0x16f0b10_0;
    %load/vec4 v0x16f0a20_0;
    %xor;
    %load/vec4 v0x16f0b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 292 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.12 ;
    %load/vec4 v0x16f0ef0_0;
    %load/vec4 v0x16f0ef0_0;
    %load/vec4 v0x16f0e00_0;
    %xor;
    %load/vec4 v0x16f0ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 295 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.18 ;
    %load/vec4 v0x16f10a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f10a0_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/count_clock/count_clock_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/count_clock/iter2/response1/top_module.sv";
