timestamp=1577722994740

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*8882*11132
LastVerilogToplevel=card_driver_tb
ModifyID=20
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*76426*78788

[$root]
A/$root=22|||1*161411
BinI32/$root=3*188769
SLP=3*188873
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216b3cd91b1ccdf01e8545ff4fcbe0fa1b9

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|4|1*165432
BinI32/SPI_cont=3*194596
R=./../src/SPI_cont.v|4
SLP=3*195780
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790de7b0398c56cc19265f2e9e128a9eee1

[card_driver]
A/card_driver=22|./../src/card_driver.v|4|1*161785
BinI32/card_driver=3*188941
R=./../src/card_driver.v|4
SLP=3*192255
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186ea8799f362e01fc81d9962a3951aa087

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*167821
BinI32/card_driver_tb=3*196754
R=./../src/card_driver_tb.v|4
SLP=3*198219
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f428c9a5584ac39f8603c6f4ba4c94f2101f

[~MFT]
0=8|0card_driver.mgf|78788|52520
1=8|1card_driver.mgf|167821|161411
3=16|3card_driver.mgf|198219|188769

[~U]
$root=12|0*75332|
SPI_cont=12|0*75913|
card_driver=12|0*75530|
card_driver_tb=12|0*76197||0x10
