INFO-FLOW: Workspace C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2 opened at Tue Jul 11 11:45:13 +0200 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.183 sec.
Command     ap_source done; 0.186 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.431 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.711 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.106 sec.
Execute   set_part xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.156 sec.
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./cnn/solution2/directives.tcl 
Execute     set_directive_unroll conv_1/Sum_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline max_pool_1/Pool_Col_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline conv_1/W_Col_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline conv_2/W_Col_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline max_pool_2/Pool_Col_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline dense/Flat_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline soft_max/Prediction_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_unroll soft_max/Sum_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_pipeline flat/Filter_Loop 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted cnn.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 1.365 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.242 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source C:/Xilinx2020/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2020/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2020/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.err.log 
Execute         source C:/Xilinx2020/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2020/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.err.log 
Command       tidy_31 done; 0.13 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.bc
Command       clang done; 1.243 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv_1.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted conv_1.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "conv_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E conv_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp
Command       clang done; 1.24 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.242 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.bc
Command       clang done; 1.25 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv_2.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted conv_2.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "conv_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E conv_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp
Command       clang done; 1.243 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.153 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.294 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.143 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.202 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.128 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.27 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.err.log 
Command       tidy_31 done; 0.364 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.662 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.bc
Command       clang done; 1.335 sec.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dense.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted dense.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "dense.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E dense.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp
Command       clang done; 1.309 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.117 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.283 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.12 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.182 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.dense.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.dense.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.dense.pp.0.cpp.err.log 
Command         ap_eval done; 0.224 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.dense.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.dense.pp.0.cpp.err.log 
Command       tidy_31 done; 0.312 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.234 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.bc
Command       clang done; 1.307 sec.
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling flat.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted flat.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "flat.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E flat.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp
Command       clang done; 1.254 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.271 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.flat.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.flat.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.bc
Command       clang done; 1.24 sec.
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling max_pool_1.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted max_pool_1.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "max_pool_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E max_pool_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp
Command       clang done; 1.253 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.246 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.bc
Command       clang done; 1.248 sec.
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling max_pool_2.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted max_pool_2.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "max_pool_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E max_pool_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp
Command       clang done; 1.236 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.241 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.bc
Command       clang done; 1.249 sec.
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling padding.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted padding.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "padding.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E padding.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp
Command       clang done; 1.251 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2020/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/useless.bc
Command       clang done; 1.238 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.padding.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.padding.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-dataflow-lawyer.padding.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.padding.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.padding.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/tidy-3.1.padding.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.padding.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/xilinx-legacy-rewriter.padding.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.bc" 
INFO-FLOW: exec C:/Xilinx2020/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2020/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx2020/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.bc
Command       clang done; 1.246 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.g.bc C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/padding.g.bc -hls-opt -except-internalize cnn -LC:/Xilinx2020/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g 
Command       llvm-ld done; 1.038 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 956.641 ; gain = 883.555
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2020/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.638 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 31.033 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:12 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
Command         transform done; 42.571 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:01:55 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
Command         transform done; 42.751 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.213 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:02:38 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_2.cpp:20:18) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_2.cpp:16:14) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_2.cpp:13:10) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_2.cpp:10:6) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (flat.cpp:7:6) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Dense_Loop' (dense.cpp:30:6) in function 'dense'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:43:14)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
Command         transform done; 10.921 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:02:49 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 128.184 sec.
Command     elaborate done; 164.735 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model dense 
Execute       preproc_iomode -model flat 
Execute       preproc_iomode -model max_pool_2 
Execute       preproc_iomode -model conv_2 
Execute       preproc_iomode -model max_pool_1 
Execute       preproc_iomode -model conv_1 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn
INFO-FLOW: Configuring Module : conv_1 ...
Execute       set_default_model conv_1 
Execute       apply_spec_resource_limit conv_1 
INFO-FLOW: Configuring Module : max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       apply_spec_resource_limit max_pool_1 
INFO-FLOW: Configuring Module : conv_2 ...
Execute       set_default_model conv_2 
Execute       apply_spec_resource_limit conv_2 
INFO-FLOW: Configuring Module : max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       apply_spec_resource_limit max_pool_2 
INFO-FLOW: Configuring Module : flat ...
Execute       set_default_model flat 
Execute       apply_spec_resource_limit flat 
INFO-FLOW: Configuring Module : dense ...
Execute       set_default_model dense 
Execute       apply_spec_resource_limit dense 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn
INFO-FLOW: Preprocessing Module: conv_1 ...
Execute       set_default_model conv_1 
Execute       cdfg_preprocess -model conv_1 
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Preprocessing Module: max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       cdfg_preprocess -model max_pool_1 
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Preprocessing Module: conv_2 ...
Execute       set_default_model conv_2 
Execute       cdfg_preprocess -model conv_2 
Execute       rtl_gen_preprocess conv_2 
INFO-FLOW: Preprocessing Module: max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       cdfg_preprocess -model max_pool_2 
Execute       rtl_gen_preprocess max_pool_2 
INFO-FLOW: Preprocessing Module: flat ...
Execute       set_default_model flat 
Execute       cdfg_preprocess -model flat 
Execute       rtl_gen_preprocess flat 
INFO-FLOW: Preprocessing Module: dense ...
Execute       set_default_model dense 
Execute       cdfg_preprocess -model dense 
Execute       rtl_gen_preprocess dense 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1 
Execute       schedule -model conv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111]  Elapsed time: 168.74 seconds; current allocated memory: 180.978 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1.
Execute       set_default_model conv_1 
Execute       bind -model conv_1 
BIND OPTION: model=conv_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 181.557 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.bind.adb -f 
INFO-FLOW: Finish binding conv_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1 
Execute       schedule -model max_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_2', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 182.024 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_1.
Execute       set_default_model max_pool_1 
Execute       bind -model max_pool_1 
BIND OPTION: model=max_pool_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 182.514 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.bind.adb -f 
INFO-FLOW: Finish binding max_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2 
Execute       schedule -model conv_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.652 sec.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 184.056 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.verbose.sched.rpt 
Command       syn_report done; 0.182 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2.
Execute       set_default_model conv_2 
Execute       bind -model conv_2 
BIND OPTION: model=conv_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 185.968 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.verbose.bind.rpt 
Command       syn_report done; 0.239 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.bind.adb -f 
INFO-FLOW: Finish binding conv_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_2 
Execute       schedule -model max_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.794ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_2' consists of the following:
	'mul' operation of DSP[106] ('mul_ln32', max_pool_2.cpp:32) [93]  (2.84 ns)
	'add' operation of DSP[106] ('add_ln32', max_pool_2.cpp:32) [106]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_2.cpp:32) [108]  (1.54 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_2.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_2.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 186.522 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_2.
Execute       set_default_model max_pool_2 
Execute       bind -model max_pool_2 
BIND OPTION: model=max_pool_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 186.974 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.bind.adb -f 
INFO-FLOW: Finish binding max_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flat 
Execute       schedule -model flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 187.228 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.sched.adb -f 
INFO-FLOW: Finish scheduling flat.
Execute       set_default_model flat 
Execute       bind -model flat 
BIND OPTION: model=flat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 187.444 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.bind.adb -f 
INFO-FLOW: Finish binding flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense 
Execute       schedule -model dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop_Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 187.938 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.sched.adb -f 
INFO-FLOW: Finish scheduling dense.
Execute       set_default_model dense 
Execute       bind -model dense 
BIND OPTION: model=dense
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 188.487 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.verbose.bind.rpt 
Command       syn_report done; 0.139 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.bind.adb -f 
INFO-FLOW: Finish binding dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 188.605 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: model=cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.511 sec.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 189.326 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.verbose.bind.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1 
Execute       rtl_gen_preprocess max_pool_1 
Execute       rtl_gen_preprocess conv_2 
Execute       rtl_gen_preprocess max_pool_2 
Execute       rtl_gen_preprocess flat 
Execute       rtl_gen_preprocess dense 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 190.889 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/conv_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl conv_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/conv_1 
Execute       gen_rtl conv_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/conv_1 
Execute       syn_report -csynth -model conv_1 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/conv_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/conv_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_1 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model conv_1 -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.adb 
Execute       gen_tb_info conv_1 -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 193.924 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/max_pool_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/max_pool_1 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/max_pool_1 
Execute       syn_report -csynth -model max_pool_1 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/max_pool_1_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_1 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/max_pool_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_1 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.verbose.rpt 
Execute       db_write -model max_pool_1 -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.adb 
Execute       gen_tb_info max_pool_1 -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 0.501 sec.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 200.469 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/conv_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl conv_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/conv_2 
Execute       gen_rtl conv_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/conv_2 
Execute       syn_report -csynth -model conv_2 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/conv_2_csynth.rpt 
Execute       syn_report -rtlxml -model conv_2 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/conv_2_csynth.xml 
Execute       syn_report -verbosereport -model conv_2 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.verbose.rpt 
Command       syn_report done; 0.284 sec.
Execute       db_write -model conv_2 -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.adb 
Command       db_write done; 0.183 sec.
Execute       gen_tb_info conv_2 -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 206.824 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/max_pool_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/max_pool_2 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/max_pool_2 
Execute       syn_report -csynth -model max_pool_2 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/max_pool_2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_2 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/max_pool_2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_2 -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.verbose.rpt 
Command       syn_report done; 0.115 sec.
Execute       db_write -model max_pool_2 -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.adb 
Command       db_write done; 0.102 sec.
Execute       gen_tb_info max_pool_2 -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flat -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 209.206 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/flat -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl flat -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/flat 
Execute       gen_rtl flat -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/flat 
Execute       syn_report -csynth -model flat -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/flat_csynth.rpt 
Execute       syn_report -rtlxml -model flat -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/flat_csynth.xml 
Execute       syn_report -verbosereport -model flat -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.verbose.rpt 
Execute       db_write -model flat -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.adb 
Execute       gen_tb_info flat -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 211.308 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/dense -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl dense -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/dense 
Execute       gen_rtl dense -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/dense 
Execute       syn_report -csynth -model dense -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/dense_csynth.rpt 
Execute       syn_report -rtlxml -model dense -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/dense_csynth.xml 
Execute       syn_report -verbosereport -model dense -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.verbose.rpt 
Command       syn_report done; 0.138 sec.
Execute       db_write -model dense -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.adb 
Execute       gen_tb_info dense -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 213.597 MB.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/systemc/cnn -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/cnn_csynth.rpt 
Execute       syn_report -rtlxml -model cnn -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/syn/report/cnn_csynth.xml 
Execute       syn_report -verbosereport -model cnn -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.verbose.rpt 
Command       syn_report done; 0.276 sec.
Execute       db_write -model cnn -f -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.adb 
Execute       gen_tb_info cnn -p C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.design.xml 
Command       syn_report done; 0.242 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component cnn_fadd_32ns_32ncud.
INFO-FLOW: Append model cnn_fadd_32ns_32ncud
INFO-FLOW: Found component cnn_fmul_32ns_32ndEe.
INFO-FLOW: Append model cnn_fmul_32ns_32ndEe
INFO-FLOW: Found component cnn_fcmp_32ns_32neOg.
INFO-FLOW: Append model cnn_fcmp_32ns_32neOg
INFO-FLOW: Found component cnn_mac_muladd_5nfYi.
INFO-FLOW: Append model cnn_mac_muladd_5nfYi
INFO-FLOW: Found component conv_1_conv_1_bias.
INFO-FLOW: Append model conv_1_conv_1_bias
INFO-FLOW: Found component conv_1_conv_1_weibkb.
INFO-FLOW: Append model conv_1_conv_1_weibkb
INFO-FLOW: Handling components in module [max_pool_1] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_5ng8j.
INFO-FLOW: Append model cnn_mac_muladd_5ng8j
INFO-FLOW: Found component cnn_mac_muladd_6nhbi.
INFO-FLOW: Append model cnn_mac_muladd_6nhbi
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_4nOgC.
INFO-FLOW: Append model cnn_mac_muladd_4nOgC
INFO-FLOW: Found component conv_2_conv_2_bias.
INFO-FLOW: Append model conv_2_conv_2_bias
INFO-FLOW: Found component conv_2_conv_2_weiibs.
INFO-FLOW: Append model conv_2_conv_2_weiibs
INFO-FLOW: Found component conv_2_conv_2_weijbC.
INFO-FLOW: Append model conv_2_conv_2_weijbC
INFO-FLOW: Found component conv_2_conv_2_weikbM.
INFO-FLOW: Append model conv_2_conv_2_weikbM
INFO-FLOW: Found component conv_2_conv_2_weilbW.
INFO-FLOW: Append model conv_2_conv_2_weilbW
INFO-FLOW: Found component conv_2_conv_2_weimb6.
INFO-FLOW: Append model conv_2_conv_2_weimb6
INFO-FLOW: Found component conv_2_conv_2_weincg.
INFO-FLOW: Append model conv_2_conv_2_weincg
INFO-FLOW: Found component conv_2_conv_2_weiocq.
INFO-FLOW: Append model conv_2_conv_2_weiocq
INFO-FLOW: Found component conv_2_conv_2_weipcA.
INFO-FLOW: Append model conv_2_conv_2_weipcA
INFO-FLOW: Found component conv_2_conv_2_weiqcK.
INFO-FLOW: Append model conv_2_conv_2_weiqcK
INFO-FLOW: Found component conv_2_conv_2_weircU.
INFO-FLOW: Append model conv_2_conv_2_weircU
INFO-FLOW: Found component conv_2_conv_2_weisc4.
INFO-FLOW: Append model conv_2_conv_2_weisc4
INFO-FLOW: Found component conv_2_conv_2_weitde.
INFO-FLOW: Append model conv_2_conv_2_weitde
INFO-FLOW: Found component conv_2_conv_2_weiudo.
INFO-FLOW: Append model conv_2_conv_2_weiudo
INFO-FLOW: Found component conv_2_conv_2_weivdy.
INFO-FLOW: Append model conv_2_conv_2_weivdy
INFO-FLOW: Found component conv_2_conv_2_weiwdI.
INFO-FLOW: Append model conv_2_conv_2_weiwdI
INFO-FLOW: Found component conv_2_conv_2_weixdS.
INFO-FLOW: Append model conv_2_conv_2_weixdS
INFO-FLOW: Found component conv_2_conv_2_weiyd2.
INFO-FLOW: Append model conv_2_conv_2_weiyd2
INFO-FLOW: Found component conv_2_conv_2_weizec.
INFO-FLOW: Append model conv_2_conv_2_weizec
INFO-FLOW: Found component conv_2_conv_2_weiAem.
INFO-FLOW: Append model conv_2_conv_2_weiAem
INFO-FLOW: Found component conv_2_conv_2_weiBew.
INFO-FLOW: Append model conv_2_conv_2_weiBew
INFO-FLOW: Found component conv_2_conv_2_weiCeG.
INFO-FLOW: Append model conv_2_conv_2_weiCeG
INFO-FLOW: Found component conv_2_conv_2_weiDeQ.
INFO-FLOW: Append model conv_2_conv_2_weiDeQ
INFO-FLOW: Found component conv_2_conv_2_weiEe0.
INFO-FLOW: Append model conv_2_conv_2_weiEe0
INFO-FLOW: Found component conv_2_conv_2_weiFfa.
INFO-FLOW: Append model conv_2_conv_2_weiFfa
INFO-FLOW: Found component conv_2_conv_2_weiGfk.
INFO-FLOW: Append model conv_2_conv_2_weiGfk
INFO-FLOW: Found component conv_2_conv_2_weiHfu.
INFO-FLOW: Append model conv_2_conv_2_weiHfu
INFO-FLOW: Found component conv_2_conv_2_weiIfE.
INFO-FLOW: Append model conv_2_conv_2_weiIfE
INFO-FLOW: Found component conv_2_conv_2_weiJfO.
INFO-FLOW: Append model conv_2_conv_2_weiJfO
INFO-FLOW: Found component conv_2_conv_2_weiKfY.
INFO-FLOW: Append model conv_2_conv_2_weiKfY
INFO-FLOW: Found component conv_2_conv_2_weiLf8.
INFO-FLOW: Append model conv_2_conv_2_weiLf8
INFO-FLOW: Found component conv_2_conv_2_weiMgi.
INFO-FLOW: Append model conv_2_conv_2_weiMgi
INFO-FLOW: Found component conv_2_conv_2_weiNgs.
INFO-FLOW: Append model conv_2_conv_2_weiNgs
INFO-FLOW: Handling components in module [max_pool_2] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.compgen.tcl 
INFO-FLOW: Handling components in module [flat] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.compgen.tcl 
INFO-FLOW: Handling components in module [dense] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.compgen.tcl 
INFO-FLOW: Found component cnn_fdiv_32ns_32nPgM.
INFO-FLOW: Append model cnn_fdiv_32ns_32nPgM
INFO-FLOW: Found component cnn_fexp_32ns_32nQgW.
INFO-FLOW: Append model cnn_fexp_32ns_32nQgW
INFO-FLOW: Found component dense_dense_weights.
INFO-FLOW: Append model dense_dense_weights
INFO-FLOW: Found component dense_dense_array.
INFO-FLOW: Append model dense_dense_array
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_flat_array.
INFO-FLOW: Append model cnn_flat_array
INFO-FLOW: Found component cnn_conv_1_out.
INFO-FLOW: Append model cnn_conv_1_out
INFO-FLOW: Found component cnn_max_pool_1_out.
INFO-FLOW: Append model cnn_max_pool_1_out
INFO-FLOW: Found component cnn_conv_2_out.
INFO-FLOW: Append model cnn_conv_2_out
INFO-FLOW: Found component cnn_max_pool_2_out.
INFO-FLOW: Append model cnn_max_pool_2_out
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model max_pool_1
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model max_pool_2
INFO-FLOW: Append model flat
INFO-FLOW: Append model dense
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_fadd_32ns_32ncud cnn_fmul_32ns_32ndEe cnn_fcmp_32ns_32neOg cnn_mac_muladd_5nfYi conv_1_conv_1_bias conv_1_conv_1_weibkb cnn_mac_muladd_5ng8j cnn_mac_muladd_6nhbi cnn_mac_muladd_4nOgC conv_2_conv_2_bias conv_2_conv_2_weiibs conv_2_conv_2_weijbC conv_2_conv_2_weikbM conv_2_conv_2_weilbW conv_2_conv_2_weimb6 conv_2_conv_2_weincg conv_2_conv_2_weiocq conv_2_conv_2_weipcA conv_2_conv_2_weiqcK conv_2_conv_2_weircU conv_2_conv_2_weisc4 conv_2_conv_2_weitde conv_2_conv_2_weiudo conv_2_conv_2_weivdy conv_2_conv_2_weiwdI conv_2_conv_2_weixdS conv_2_conv_2_weiyd2 conv_2_conv_2_weizec conv_2_conv_2_weiAem conv_2_conv_2_weiBew conv_2_conv_2_weiCeG conv_2_conv_2_weiDeQ conv_2_conv_2_weiEe0 conv_2_conv_2_weiFfa conv_2_conv_2_weiGfk conv_2_conv_2_weiHfu conv_2_conv_2_weiIfE conv_2_conv_2_weiJfO conv_2_conv_2_weiKfY conv_2_conv_2_weiLf8 conv_2_conv_2_weiMgi conv_2_conv_2_weiNgs cnn_fdiv_32ns_32nPgM cnn_fexp_32ns_32nQgW dense_dense_weights dense_dense_array cnn_flat_array cnn_conv_1_out cnn_max_pool_1_out cnn_conv_2_out cnn_max_pool_2_out conv_1 max_pool_1 conv_2 max_pool_2 flat dense cnn
INFO-FLOW: To file: write model cnn_fadd_32ns_32ncud
INFO-FLOW: To file: write model cnn_fmul_32ns_32ndEe
INFO-FLOW: To file: write model cnn_fcmp_32ns_32neOg
INFO-FLOW: To file: write model cnn_mac_muladd_5nfYi
INFO-FLOW: To file: write model conv_1_conv_1_bias
INFO-FLOW: To file: write model conv_1_conv_1_weibkb
INFO-FLOW: To file: write model cnn_mac_muladd_5ng8j
INFO-FLOW: To file: write model cnn_mac_muladd_6nhbi
INFO-FLOW: To file: write model cnn_mac_muladd_4nOgC
INFO-FLOW: To file: write model conv_2_conv_2_bias
INFO-FLOW: To file: write model conv_2_conv_2_weiibs
INFO-FLOW: To file: write model conv_2_conv_2_weijbC
INFO-FLOW: To file: write model conv_2_conv_2_weikbM
INFO-FLOW: To file: write model conv_2_conv_2_weilbW
INFO-FLOW: To file: write model conv_2_conv_2_weimb6
INFO-FLOW: To file: write model conv_2_conv_2_weincg
INFO-FLOW: To file: write model conv_2_conv_2_weiocq
INFO-FLOW: To file: write model conv_2_conv_2_weipcA
INFO-FLOW: To file: write model conv_2_conv_2_weiqcK
INFO-FLOW: To file: write model conv_2_conv_2_weircU
INFO-FLOW: To file: write model conv_2_conv_2_weisc4
INFO-FLOW: To file: write model conv_2_conv_2_weitde
INFO-FLOW: To file: write model conv_2_conv_2_weiudo
INFO-FLOW: To file: write model conv_2_conv_2_weivdy
INFO-FLOW: To file: write model conv_2_conv_2_weiwdI
INFO-FLOW: To file: write model conv_2_conv_2_weixdS
INFO-FLOW: To file: write model conv_2_conv_2_weiyd2
INFO-FLOW: To file: write model conv_2_conv_2_weizec
INFO-FLOW: To file: write model conv_2_conv_2_weiAem
INFO-FLOW: To file: write model conv_2_conv_2_weiBew
INFO-FLOW: To file: write model conv_2_conv_2_weiCeG
INFO-FLOW: To file: write model conv_2_conv_2_weiDeQ
INFO-FLOW: To file: write model conv_2_conv_2_weiEe0
INFO-FLOW: To file: write model conv_2_conv_2_weiFfa
INFO-FLOW: To file: write model conv_2_conv_2_weiGfk
INFO-FLOW: To file: write model conv_2_conv_2_weiHfu
INFO-FLOW: To file: write model conv_2_conv_2_weiIfE
INFO-FLOW: To file: write model conv_2_conv_2_weiJfO
INFO-FLOW: To file: write model conv_2_conv_2_weiKfY
INFO-FLOW: To file: write model conv_2_conv_2_weiLf8
INFO-FLOW: To file: write model conv_2_conv_2_weiMgi
INFO-FLOW: To file: write model conv_2_conv_2_weiNgs
INFO-FLOW: To file: write model cnn_fdiv_32ns_32nPgM
INFO-FLOW: To file: write model cnn_fexp_32ns_32nQgW
INFO-FLOW: To file: write model dense_dense_weights
INFO-FLOW: To file: write model dense_dense_array
INFO-FLOW: To file: write model cnn_flat_array
INFO-FLOW: To file: write model cnn_conv_1_out
INFO-FLOW: To file: write model cnn_max_pool_1_out
INFO-FLOW: To file: write model cnn_conv_2_out
INFO-FLOW: To file: write model cnn_max_pool_2_out
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model max_pool_1
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model max_pool_2
INFO-FLOW: To file: write model flat
INFO-FLOW: To file: write model dense
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.102 sec.
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 0.387 sec.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Command       ap_source done; 0.125 sec.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 3.819 sec.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 1.183 sec.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 0.218 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 0.133 sec.
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 0.166 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=58 #gSsdmPorts=6
Execute       source C:/Xilinx2020/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/impl/misc/cnn_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/impl/misc/cnn_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/impl/misc/cnn_ap_fdiv_8_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/impl/misc/cnn_ap_fexp_6_full_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/impl/misc/cnn_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/conv_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/max_pool_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/flat.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/dense.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:53 ; elapsed = 00:03:08 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 19.64 sec.
Command   csynth_design done; 184.383 sec.
Command ap_source done; 186.952 sec.
Execute cleanup_all 
