
---------- Begin Simulation Statistics ----------
final_tick                               541736591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86918                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738532                       # Number of bytes of host memory used
host_op_rate                                    87207                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7057.34                       # Real time elapsed on the host
host_tick_rate                               76762102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613411246                       # Number of instructions simulated
sim_ops                                     615450006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.541737                       # Number of seconds simulated
sim_ticks                                541736591000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.416073                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78261992                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88515571                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11530450                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119271622                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9921845                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10030009                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          108164                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152510323                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1054791                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509415                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7112724                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138972890                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14291868                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41151390                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561802827                       # Number of instructions committed
system.cpu0.commit.committedOps             562313509                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    991365158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567211                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300851                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    714214821     72.04%     72.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161601808     16.30%     88.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45943537      4.63%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     38457096      3.88%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10643712      1.07%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2966965      0.30%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1008735      0.10%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2236616      0.23%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14291868      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    991365158                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672315                       # Number of function calls committed.
system.cpu0.commit.int_insts                543447104                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760974                       # Number of loads committed
system.cpu0.commit.membars                    1019963                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019969      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311052417     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175270381     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69817009     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562313509                       # Class of committed instruction
system.cpu0.commit.refs                     245087418                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561802827                       # Number of Instructions Simulated
system.cpu0.committedOps                    562313509                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.904896                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.904896                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             98829337                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4423735                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77548196                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             619884369                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               461841037                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431806919                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7120017                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9516427                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2136215                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152510323                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                115151615                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    542958163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3784800                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     639122954                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          519                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23075646                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142510                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         447236918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88183837                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.597213                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1001733525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914073                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               551311545     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336299654     33.57%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59689418      5.96%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41997808      4.19%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7606071      0.76%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2608180      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  176192      0.02%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041232      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3425      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1001733525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       68442408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7168523                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143497866                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549440                       # Inst execution rate
system.cpu0.iew.exec_refs                   258935380                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72027782                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               74921595                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            191066907                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1016694                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3069995                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74668626                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          603451901                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            186907598                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5348753                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587996953                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                577893                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3147724                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7120017                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4225581                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       136802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7923070                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26462                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7872                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2104204                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16305933                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4342182                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7872                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       807125                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6361398                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                245356109                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581558636                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876266                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214997264                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543423                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581614950                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               716409208                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370981983                       # number of integer regfile writes
system.cpu0.ipc                              0.524963                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524963                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021076      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324629763     54.71%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140623      0.70%     55.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018052      0.17%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189950936     32.01%     87.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72585207     12.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593345707                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     876311                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001477                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 174198     19.88%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                596541     68.07%     87.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               105570     12.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             593200890                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2189379605                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581558586                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        644597246                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 600406836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593345707                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3045065                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41138388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78458                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1512644                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23563045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1001733525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592319                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.809476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          568078230     56.71%     56.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          310201706     30.97%     87.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95460858      9.53%     97.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21604618      2.16%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5382013      0.54%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             454584      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             322975      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             158719      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              69822      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1001733525                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.554438                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10888936                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2155577                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           191066907                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74668626                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1052                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1070175933                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13298453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               82821998                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357822908                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3422614                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               471013556                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4921541                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4473                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            747775815                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             613482917                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          394023341                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424098357                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7916574                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7120017                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16586308                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                36200428                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       747775771                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93289                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3184                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7834451                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3128                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1580525059                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1217308986                       # The number of ROB writes
system.cpu0.timesIdled                       14649978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1019                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.035072                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2964796                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3704371                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           386271                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4939501                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            135303                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         138870                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3567                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5568504                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8949                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509170                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288333                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419429                       # Number of branches committed
system.cpu1.commit.bw_lim_events               547566                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2630810                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243696                       # Number of instructions committed
system.cpu1.commit.committedOps              19753061                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111086976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177816                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.843431                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    103000765     92.72%     92.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3997966      3.60%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1362394      1.23%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1262118      1.14%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       289826      0.26%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       100820      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478626      0.43%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        46895      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       547566      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111086976                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227445                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552542                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320221                       # Number of loads committed
system.cpu1.commit.membars                    1018414                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018414      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645612     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829391     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259506      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753061                       # Class of committed instruction
system.cpu1.commit.refs                       7088909                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243696                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753061                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.812238                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.812238                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             98074081                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103548                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2832242                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23427860                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3628086                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8415199                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288807                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               250602                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1199187                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5568504                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3331550                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107574808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                34697                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23918534                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 773490                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049786                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3643806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3100099                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.213847                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111605360                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.218885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.652463                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                96651666     86.60%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8938472      8.01%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3539636      3.17%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1774033      1.59%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  431213      0.39%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  258643      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11189      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     382      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111605360                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         243584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              309919                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4792091                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192875                       # Inst execution rate
system.cpu1.iew.exec_refs                     7751520                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1844447                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               83794600                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5992007                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509982                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248226                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1909953                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22377445                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5907073                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           306299                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21572869                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                443771                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1792547                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288807                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2816217                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          141254                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4355                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1420                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       671786                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       141265                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           450                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95038                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214881                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12333262                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21310464                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846412                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10439015                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190529                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21318793                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26890732                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14300863                       # number of integer regfile writes
system.cpu1.ipc                              0.172051                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172051                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018622      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13012821     59.48%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6497112     29.70%     93.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1350469      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21879168                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     618170                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028254                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138381     22.39%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420376     68.00%     90.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                59411      9.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21478702                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156019430                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21310452                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25002124                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20848920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21879168                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528525                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2624383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37590                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           339                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1138355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111605360                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196040                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.659583                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           98355602     88.13%     88.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8485785      7.60%     95.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2719399      2.44%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             930122      0.83%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             742550      0.67%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             135490      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             165576      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43575      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27261      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111605360                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195614                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3261726                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          321163                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5992007                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1909953                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu1.numCycles                       111848944                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   971617425                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90260390                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165343                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3384916                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4186158                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                634444                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4496                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28769010                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23005382                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15407491                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8786119                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3926507                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288807                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8062224                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2242148                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28768998                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21662                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               769                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6593312                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           763                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132922176                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45287409                       # The number of ROB writes
system.cpu1.timesIdled                           4598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.107167                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2320981                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2897345                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           253173                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4111552                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98201                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         100598                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2397                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4519213                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2600                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           169589                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647206                       # Number of branches committed
system.cpu2.commit.bw_lim_events               461931                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528245                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2009811                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505054                       # Number of instructions committed
system.cpu2.commit.committedOps              17014439                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110040919                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.154619                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.795495                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103231971     93.81%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3318841      3.02%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1095367      1.00%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1081688      0.98%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253383      0.23%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78534      0.07%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       476278      0.43%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        42926      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       461931      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110040919                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174074                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892818                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697152                       # Number of loads committed
system.cpu2.commit.membars                    1018436                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018436      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796575     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206340     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992950      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014439                       # Class of committed instruction
system.cpu2.commit.refs                       6199302                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505054                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014439                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.699932                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.699932                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100588406                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                86327                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2212759                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19692438                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2500735                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  5953752                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                169914                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               214704                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1191121                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4519213                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2446133                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107518708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                10701                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      20000770                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 506996                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040867                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2631704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2419182                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.180867                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         110403928                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.185781                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.613618                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98095625     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7179295      6.50%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2961642      2.68%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1509702      1.37%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  412223      0.37%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  242602      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2629      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      82      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     128      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           110403928                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         178810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              188809                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3952934                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.166745                       # Inst execution rate
system.cpu2.iew.exec_refs                     6692644                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1523380                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85925324                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5176219                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510020                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139910                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1545463                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19019103                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5169264                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179799                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18439136                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                498409                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1817644                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                169914                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2876104                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           96583                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3109                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          600                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       479067                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        43313                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           187                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50834                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137975                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10835995                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18252254                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.855883                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9274344                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.165055                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18257418                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22762699                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12373147                       # number of integer regfile writes
system.cpu2.ipc                              0.149255                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.149255                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018657      5.47%      5.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10861233     58.33%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.81% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5719776     30.72%     94.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1019129      5.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18618935                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     589837                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031679                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130799     22.18%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                407850     69.15%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                51186      8.68%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18190101                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148273766                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18252242                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         21023872                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17490518                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18618935                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528585                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2004663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42157                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           340                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       820897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    110403928                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168644                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.622861                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99261668     89.91%     89.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7165198      6.49%     96.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2158551      1.96%     98.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             764950      0.69%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             719141      0.65%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             119547      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             156731      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              38036      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20106      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      110403928                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168371                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3155539                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          332186                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5176219                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1545463                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu2.numCycles                       110582738                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   972884158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92254110                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441901                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3419285                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2979862                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                675678                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2138                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             24022251                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19423288                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13154988                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6429928                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4412483                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                169914                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8547773                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1713087                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        24022239                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22341                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               792                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6704009                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           788                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   128602146                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38411798                       # The number of ROB writes
system.cpu2.timesIdled                           2462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.613421                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2243798                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2783405                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           385930                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3942473                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113388                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205798                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           92410                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4428648                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1254                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509157                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           225840                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470238                       # Number of branches committed
system.cpu3.commit.bw_lim_events               414487                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2764104                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859669                       # Number of instructions committed
system.cpu3.commit.committedOps              16368997                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    104995990                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155901                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.789932                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98279152     93.60%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3340568      3.18%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1144143      1.09%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       986678      0.94%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       243997      0.23%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        72935      0.07%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474660      0.45%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        39370      0.04%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       414487      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    104995990                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151204                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254109                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568601                       # Number of loads committed
system.cpu3.commit.membars                    1018366                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018366      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353010     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077758     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919725      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368997                       # Class of committed instruction
system.cpu3.commit.refs                       5997495                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859669                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368997                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.659197                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.659197                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95369550                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               160649                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2159480                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20062094                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2755885                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5899653                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                226137                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               286868                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1204924                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4428648                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2470997                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102383258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                25121                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20561051                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 772454                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041933                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2686626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2357186                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.194684                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         105456149                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.199809                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.641911                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93085547     88.27%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7042029      6.68%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2933562      2.78%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1663197      1.58%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  488246      0.46%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  242467      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     861      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     110      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           105456149                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         156515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              242781                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3809038                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171963                       # Inst execution rate
system.cpu3.iew.exec_refs                     6482707                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442307                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80827975                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5135054                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509953                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           108341                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458917                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19128523                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5040400                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319305                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18161501                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                527608                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1725751                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                226137                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2776930                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           83589                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2176                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       566453                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30023                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           102                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45343                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        197438                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10781960                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17988362                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858143                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9252468                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.170324                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17993459                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22253275                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12328477                       # number of integer regfile writes
system.cpu3.ipc                              0.150168                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.150168                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018594      5.51%      5.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10938116     59.19%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5587313     30.23%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936642      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18480806                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     587842                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031808                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133525     22.71%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                404905     68.88%     91.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49410      8.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18050040                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143067545                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17988350                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21888114                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17600122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18480806                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528401                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2759525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            61968                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1177203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    105456149                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.175246                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.634510                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           94368196     89.49%     89.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7181769      6.81%     96.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2112112      2.00%     98.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             733516      0.70%     98.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             727112      0.69%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             116502      0.11%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             158289      0.15%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35651      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              23002      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      105456149                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174987                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3112419                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          306363                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5135054                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458917                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       105612664                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   977852635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87096289                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036286                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3329496                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3366353                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                737363                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1217                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24051612                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19542357                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13516187                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6235049                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4334364                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                226137                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8506772                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2479901                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24051600                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25549                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               787                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6768625                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   123713226                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38727258                       # The number of ROB writes
system.cpu3.timesIdled                           1774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2375595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4730361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70321                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32899868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2470762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65958792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2541083                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             881865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1567886                       # Transaction distribution
system.membus.trans_dist::CleanEvict           786767                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1077                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            550                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1492030                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1492004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        881865                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7104230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7104230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    252272320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               252272320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1420                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2375708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2375708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2375708                       # Request fanout histogram
system.membus.respLayer1.occupancy        12726473000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11779343009                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3548141609.489051                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21965548537.172146                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     97.81%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        71500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 222158129000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55641190500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 486095400500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2442506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2442506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2442506                       # number of overall hits
system.cpu2.icache.overall_hits::total        2442506                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3627                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3627                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3627                       # number of overall misses
system.cpu2.icache.overall_misses::total         3627                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    182830500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    182830500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    182830500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    182830500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2446133                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2446133                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2446133                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2446133                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001483                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001483                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001483                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001483                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 50408.188586                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50408.188586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 50408.188586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50408.188586                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          472                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3191                       # number of writebacks
system.cpu2.icache.writebacks::total             3191                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          404                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          404                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          404                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          404                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3223                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3223                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3223                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3223                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    166479000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    166479000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    166479000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    166479000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001318                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001318                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001318                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001318                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 51653.428483                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51653.428483                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 51653.428483                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51653.428483                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3191                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2442506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2442506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    182830500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    182830500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2446133                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2446133                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001483                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001483                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 50408.188586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50408.188586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          404                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          404                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3223                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3223                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    166479000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    166479000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 51653.428483                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51653.428483                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.130843                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2313516                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3191                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           725.012849                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349963500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.130843                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972839                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972839                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4895489                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4895489                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4608213                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4608213                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4608213                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4608213                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1373737                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1373737                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1373737                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1373737                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 174223817752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174223817752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 174223817752                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174223817752                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5981950                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5981950                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5981950                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5981950                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.229647                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.229647                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.229647                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.229647                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 126824.725367                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 126824.725367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 126824.725367                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 126824.725367                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1427538                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       113053                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18007                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1628                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.276837                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.442875                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549937                       # number of writebacks
system.cpu2.dcache.writebacks::total           549937                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1030546                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1030546                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1030546                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1030546                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343191                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343191                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343191                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343191                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38198909699                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38198909699                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38198909699                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38198909699                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057371                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057371                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057371                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057371                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111305.103278                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111305.103278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111305.103278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111305.103278                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549937                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4166596                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4166596                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       822792                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       822792                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  81693686500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  81693686500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4989388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4989388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164908                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164908                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99288.382118                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99288.382118                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       654834                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       654834                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16827845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16827845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033663                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033663                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100190.791746                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100190.791746                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       441617                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        441617                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550945                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550945                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  92530131252                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  92530131252                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992562                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992562                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.555074                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.555074                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 167948.037013                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 167948.037013                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375712                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375712                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21371064699                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21371064699                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176546                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176546                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121957.991354                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121957.991354                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4648500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4648500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.346743                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.346743                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25682.320442                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25682.320442                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           51                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       414500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.097701                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.097701                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8127.450980                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8127.450980                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1236000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1236000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.439891                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.439891                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7677.018634                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7677.018634                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1114000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1114000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.434426                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.434426                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7006.289308                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7006.289308                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       542500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       542500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       505500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       505500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284114                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284114                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225074                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225074                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19811158000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19811158000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442025                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442025                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 88020.642100                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 88020.642100                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225074                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225074                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19586084000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19586084000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442025                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442025                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 87020.642100                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 87020.642100                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.071402                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5459638                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568056                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.611091                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349975000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.071402                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.877231                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877231                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13552137                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13552137                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4004704549.180328                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23247205858.289307                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 222157423500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53162636000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 488573955000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2468488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2468488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2468488                       # number of overall hits
system.cpu3.icache.overall_hits::total        2468488                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2509                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2509                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2509                       # number of overall misses
system.cpu3.icache.overall_misses::total         2509                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    154441000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    154441000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    154441000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    154441000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2470997                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2470997                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2470997                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2470997                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61554.802710                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61554.802710                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61554.802710                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61554.802710                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.818182                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2226                       # number of writebacks
system.cpu3.icache.writebacks::total             2226                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          251                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2258                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2258                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2258                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2258                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    138636500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    138636500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    138636500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    138636500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000914                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000914                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000914                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000914                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61397.918512                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61397.918512                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61397.918512                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61397.918512                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2226                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2468488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2468488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    154441000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    154441000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2470997                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2470997                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61554.802710                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61554.802710                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2258                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2258                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    138636500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    138636500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000914                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000914                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61397.918512                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61397.918512                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978854                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2379277                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2226                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1068.857592                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356438500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978854                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999339                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999339                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4944252                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4944252                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4454357                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4454357                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4454357                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4454357                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1347763                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1347763                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1347763                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1347763                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171051902231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171051902231                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171051902231                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171051902231                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5802120                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5802120                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5802120                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5802120                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232288                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232288                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232288                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232288                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 126915.416309                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 126915.416309                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 126915.416309                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 126915.416309                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1437316                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       150689                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16564                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1843                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.773485                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.762887                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       512677                       # number of writebacks
system.cpu3.dcache.writebacks::total           512677                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1025804                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1025804                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1025804                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1025804                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       321959                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       321959                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       321959                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       321959                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35967245259                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35967245259                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35967245259                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35967245259                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055490                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055490                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055490                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055490                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111713.743859                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111713.743859                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111713.743859                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111713.743859                       # average overall mshr miss latency
system.cpu3.dcache.replacements                512677                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4057105                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4057105                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       825677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       825677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  82909656000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82909656000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4882782                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4882782                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169100                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169100                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100414.152265                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100414.152265                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       663207                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       663207                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162470                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162470                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16630371000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16630371000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033274                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102359.641780                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102359.641780                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397252                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397252                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       522086                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       522086                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  88142246231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  88142246231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919338                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.567893                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.567893                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 168827.063417                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 168827.063417                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       362597                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362597                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159489                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159489                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19336874259                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19336874259                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173482                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173482                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 121242.682937                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121242.682937                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          335                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          168                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3881000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3881000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.333996                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.333996                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23101.190476                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23101.190476                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          133                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           35                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       360000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.069583                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.069583                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10285.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10285.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1570500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1570500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.468586                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.468586                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8773.743017                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8773.743017                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          178                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1418500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1418500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.465969                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.465969                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7969.101124                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7969.101124                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       467500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       467500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       441500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       441500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305343                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305343                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203814                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203814                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18589064000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18589064000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509157                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509157                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400297                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400297                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91206.021176                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91206.021176                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203814                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203814                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18385250000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18385250000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400297                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400297                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90206.021176                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90206.021176                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.188929                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5283370                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525526                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.053489                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356450000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.188929                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.912154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.912154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13149875                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13149875                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       664923150                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   925550109.725654                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       123000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2618598500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535087359500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6649231500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     97247300                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        97247300                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     97247300                       # number of overall hits
system.cpu0.icache.overall_hits::total       97247300                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17904315                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17904315                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17904315                       # number of overall misses
system.cpu0.icache.overall_misses::total     17904315                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234907967999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234907967999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234907967999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234907967999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    115151615                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    115151615                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    115151615                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    115151615                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155485                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155485                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155485                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155485                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13120.187396                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13120.187396                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13120.187396                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13120.187396                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1937                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.566667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16888698                       # number of writebacks
system.cpu0.icache.writebacks::total         16888698                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015583                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015583                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015583                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015583                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16888732                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16888732                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16888732                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16888732                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 208236456500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 208236456500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 208236456500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 208236456500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.146665                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.146665                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.146665                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.146665                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12329.904726                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12329.904726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12329.904726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12329.904726                       # average overall mshr miss latency
system.cpu0.icache.replacements              16888698                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     97247300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       97247300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17904315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17904315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234907967999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234907967999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    115151615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    115151615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155485                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155485                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13120.187396                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13120.187396                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015583                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015583                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16888732                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16888732                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 208236456500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 208236456500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.146665                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.146665                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12329.904726                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12329.904726                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114135817                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16888698                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.758118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        247191960                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       247191960                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226225881                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226225881                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226225881                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226225881                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19803001                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19803001                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19803001                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19803001                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 558163805465                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 558163805465                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 558163805465                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 558163805465                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246028882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246028882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246028882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246028882                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080491                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080491                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080491                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080491                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28185.819183                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28185.819183                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28185.819183                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28185.819183                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7222613                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       246429                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           139314                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3505                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.844129                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.307846                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14416991                       # number of writebacks
system.cpu0.dcache.writebacks::total         14416991                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5556818                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5556818                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5556818                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5556818                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14246183                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14246183                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14246183                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14246183                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 246397254789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 246397254789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 246397254789                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 246397254789                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057905                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057905                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057905                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057905                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17295.668235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17295.668235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17295.668235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17295.668235                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14416991                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160219915                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160219915                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15993956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15993956                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 366600768000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 366600768000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176213871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176213871                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090764                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22921.206486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22921.206486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3802631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3802631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12191325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12191325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 187770710000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 187770710000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069185                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15401.993631                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15401.993631                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66005966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66005966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3809045                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3809045                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 191563037465                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 191563037465                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69815011                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69815011                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054559                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054559                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50291.618362                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50291.618362                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1754187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1754187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2054858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2054858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58626544789                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58626544789                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28530.703722                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28530.703722                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1255                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1255                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9314500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9314500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.409690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.409690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10694.029851                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10694.029851                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          844                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          844                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1602000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1602000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1554500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1554500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8832.386364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8832.386364                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1378500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1378500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087215                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087215                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7832.386364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7832.386364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318036                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318036                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191379                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191379                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15844852000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15844852000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509415                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509415                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375684                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375684                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 82793.054619                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 82793.054619                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191379                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191379                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15653473000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15653473000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375684                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375684                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 81793.054619                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 81793.054619                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.876387                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          240984295                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14437268                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.691821                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.876387                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996137                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996137                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507522182                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507522182                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16833707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13500903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4914                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               85321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               75042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               65053                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30567449                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16833707                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13500903                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4914                       # number of overall hits
system.l2.overall_hits::.cpu1.data              85321                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1683                       # number of overall hits
system.l2.overall_hits::.cpu2.data              75042                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                826                       # number of overall hits
system.l2.overall_hits::.cpu3.data              65053                       # number of overall hits
system.l2.overall_hits::total                30567449                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            915327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1974                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            475102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            447939                       # number of demand (read+write) misses
system.l2.demand_misses::total                2374905                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55024                       # number of overall misses
system.l2.overall_misses::.cpu0.data           915327                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1974                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476567                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1540                       # number of overall misses
system.l2.overall_misses::.cpu2.data           475102                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1432                       # number of overall misses
system.l2.overall_misses::.cpu3.data           447939                       # number of overall misses
system.l2.overall_misses::total               2374905                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4505653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91981321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    187208000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  55061326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    141942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  55750030500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    125376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52521757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     260274614500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4505653500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91981321500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    187208000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  55061326000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    141942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  55750030500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    125376000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52521757000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    260274614500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16888731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14416230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          512992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32942354                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16888731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14416230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         512992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32942354                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.286585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.477816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.863596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.634190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.873189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072093                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.286585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.477816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.863596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.634190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.873189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072093                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81885.240986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100490.121563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94836.879433                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115537.429155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92170.129870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117343.287336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87553.072626                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 117252.029852                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109593.695116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81885.240986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100490.121563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94836.879433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115537.429155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92170.129870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117343.287336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87553.072626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 117252.029852                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109593.695116                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1567886                       # number of writebacks
system.l2.writebacks::total                   1567886                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            281                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1033                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           281                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1033                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       915290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       476481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       475007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       447874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2373872                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       915290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       476481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       475007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       447874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2373872                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3954343002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82825932003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    152118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  50290637500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    110221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  50993490001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     98855500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48038404502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 236464002008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3954343002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82825932003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    152118000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  50290637500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    110221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  50993490001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     98855500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48038404502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 236464002008                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.249564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.848000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.390630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.863423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.549159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.873062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.249564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.848000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.390630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.863423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.549159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.873062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072061                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71894.531144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90491.463911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88492.146597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105545.945169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87546.862589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107353.133745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79722.177419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107258.748001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99611.100349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71894.531144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90491.463911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88492.146597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105545.945169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87546.862589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107353.133745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79722.177419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107258.748001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99611.100349                       # average overall mshr miss latency
system.l2.replacements                        4881948                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3588902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3588902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3588902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3588902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29226416                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29226416                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29226416                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29226416                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   42                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                135                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       508000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       508000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.551724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.690476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.677419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.762712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7362.318841                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3762.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1380000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       328500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       580500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       424500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2713500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.920000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.551724                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.690476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.762712                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20531.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20017.241379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20100                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        49500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        49500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.843750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.678571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.746154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   510.309278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           96                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       553500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       381000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       486500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       562000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1983000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.843750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.678571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.619048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.738462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20052.631579                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20270.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21615.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20656.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1732935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            39394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            33026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1848696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         493906                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         336527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         318169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1492006                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51969111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38623758000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  39704112000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36616705500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  166913687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2226841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3340702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.221797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.897089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.905961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105220.652310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114771.646852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115619.247301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115085.710739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111871.994483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       493906                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       336527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       318169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1492006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47030051500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35258488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36270072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33435015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 151993627000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.885905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.897089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.905961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.446615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95220.652310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104771.646852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105619.247301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105085.710739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101871.994483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16833707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16841130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1974                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4505653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    187208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    141942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    125376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4960179500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16888731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16901100                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.286585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.477816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.634190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81885.240986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94836.879433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92170.129870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87553.072626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82711.013840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           750                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        59220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3954343002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    152118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    110221500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     98855500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4315538002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.249564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.390630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.549159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71894.531144                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88492.146597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87546.862589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79722.177419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72872.982134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11767968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        41980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        35648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        32027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11877623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       421421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       131698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       129770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          822929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40012210000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16437568000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16045918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15905051500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88400748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12189389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12700552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.769366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.786980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.802054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94945.932927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117377.663525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121838.740907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122563.392926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107422.083801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           86                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           95                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           65                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       421384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       131603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       129705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       822646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35795880503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15032149500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14723418001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14603389002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80154837006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.768894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.786413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.801653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84948.361834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107407.787559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111877.525596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112589.252550                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97435.393846                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          180                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             185                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           188                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.983607                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.984043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          185                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3533500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3630500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.983607                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.984043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19630.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19624.324324                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999825                       # Cycle average of tags in use
system.l2.tags.total_refs                    65735656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4881951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.465038                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.959572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.977049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.459195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.830857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.023337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.842599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.014545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.860773                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.593118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.288425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530947351                       # Number of tag accesses
system.l2.tags.data_accesses                530947351                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3520064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58578432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30494784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         80576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30400448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         79360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28663936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151927616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3520064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        80576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        79360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3790016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100344704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100344704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         915288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         476481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         475007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         447874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2373869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1567886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1567886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6497741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108130839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           203080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         56290796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           148736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         56116660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           146492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52911205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280445550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6497741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       203080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       148736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       146492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6996049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185227850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185227850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185227850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6497741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108130839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          203080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        56290796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          148736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        56116660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          146492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52911205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            465673400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1531046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    869886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    471498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    469226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    440729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002765693750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94533                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94533                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5216502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1440969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2373869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1567886                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2373869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1567886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  63311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36840                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            136600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            193520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            172357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           166472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           153139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           145209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             97728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            123261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            107076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           132236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           117603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95156                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  95114578500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11552790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            138437541000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41165.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59915.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1065994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  933038                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2373869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1567886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  847924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  608970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  390295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  189586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   61733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   27630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1842537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.435775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.201395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.403550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1243684     67.50%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       401669     21.80%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76922      4.17%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33405      1.81%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17810      0.97%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11541      0.63%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8176      0.44%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6232      0.34%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43098      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1842537                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.439994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    203.788830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        94527     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94533                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.645557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85861     90.83%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              752      0.80%     91.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6473      6.85%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1087      1.15%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              286      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94533                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              147875712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4051904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97984960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151927616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100344704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       272.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  541736567500                       # Total gap between requests
system.mem_ctrls.avgGap                     137435.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3520064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55672704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30175872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        80576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30030464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        79360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28206656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97984960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6497740.891938384622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102767110.298443913460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 203080.245690843498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55702111.508284658194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 148736.491753794049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 55433700.619273833930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 146491.858439002855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52067105.062873624265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180871961.812895148993                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       915288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       476481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       475007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       447874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1567886                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1683280750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45339119750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     79693250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30500195500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     57194750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31265123750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     46703250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29466230000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12982303780750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30604.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49535.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46360.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64011.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45428.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65820.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37663.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65791.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8280132.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6610426200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3513517260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8010280320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4203989640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42764192640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105863567490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     118878583680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289844557230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.028577                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 307870944250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18089760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215775886750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6545316540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3478910655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8487103800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3787908660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42764192640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     191145594360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47062140000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303271166655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.812964                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120390871000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18089760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 403255960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3946903247.967480                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23149853123.757507                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222157877500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56267491500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 485469099500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3323575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3323575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3323575                       # number of overall hits
system.cpu1.icache.overall_hits::total        3323575                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7975                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7975                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7975                       # number of overall misses
system.cpu1.icache.overall_misses::total         7975                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    282522000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    282522000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    282522000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    282522000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3331550                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3331550                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3331550                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3331550                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002394                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002394                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002394                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002394                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35425.956113                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35425.956113                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35425.956113                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35425.956113                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.083333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6856                       # number of writebacks
system.cpu1.icache.writebacks::total             6856                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1087                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1087                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1087                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1087                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6888                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6888                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6888                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    253409500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    253409500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    253409500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    253409500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002068                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002068                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002068                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002068                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36789.997096                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36789.997096                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36789.997096                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36789.997096                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6856                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3323575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3323575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7975                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7975                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    282522000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    282522000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3331550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3331550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002394                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002394                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35425.956113                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35425.956113                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1087                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1087                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6888                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    253409500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    253409500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002068                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002068                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36789.997096                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36789.997096                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.959552                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3269591                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6856                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           476.894837                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        343168500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.959552                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998736                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998736                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6669988                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6669988                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5435939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5435939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5435939                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5435939                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1491423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1491423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1491423                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1491423                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 172737194210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 172737194210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 172737194210                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 172737194210                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6927362                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6927362                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6927362                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6927362                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215295                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215295                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215295                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215295                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 115820.390466                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115820.390466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 115820.390466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115820.390466                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1508494                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       119585                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20496                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1654                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.599434                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.300484                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561975                       # number of writebacks
system.cpu1.dcache.writebacks::total           561975                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1125861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1125861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1125861                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1125861                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365562                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365562                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  38904282465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  38904282465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  38904282465                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  38904282465                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052771                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052771                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052771                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052771                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106423.212656                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106423.212656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106423.212656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106423.212656                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561975                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4773596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4773596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       894642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       894642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83347725000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83347725000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5668238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5668238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157834                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157834                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93163.215007                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93163.215007                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       712002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       712002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182640                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182640                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17317833500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17317833500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94819.500110                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94819.500110                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       662343                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        662343                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       596781                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       596781                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  89389469210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  89389469210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473965                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473965                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 149786.050846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 149786.050846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       413859                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       413859                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       182922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       182922                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21586448965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21586448965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145277                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118009.036447                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118009.036447                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5721500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5721500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.400398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.400398                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28465.174129                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28465.174129                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101594                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14411.764706                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14411.764706                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.439776                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.439776                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7487.261146                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7487.261146                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1042500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1042500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.436975                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.436975                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6682.692308                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6682.692308                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       364000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       364000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       341000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       341000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292010                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292010                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18567693500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18567693500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509170                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509170                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426498                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426498                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85502.364616                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85502.364616                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18350533500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18350533500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426498                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84502.364616                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84502.364616                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.047761                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6309839                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582508                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.832193                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        343180000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.047761                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15457320                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15457320                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 541736591000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29604254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5156788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29353616                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3314062                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           583                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1700                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           86                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3410045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3410045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16901100                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12703155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          188                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50666159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43271268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1706850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1668623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1551729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98901640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2161755392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1845325504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       879616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71926720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       410496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70404544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       286976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65642496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4216631744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4955373                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104954752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37898222                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082808                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313386                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35056179     92.50%     92.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2657017      7.01%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88163      0.23%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  82512      0.22%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14351      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37898222                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65921930966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         852794548                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4978166                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         788990102                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3486269                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21659413156                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25334285113                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         874516460                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10465179                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               614365519500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750820                       # Number of bytes of host memory used
host_op_rate                                   358215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2166.31                       # Real time elapsed on the host
host_tick_rate                               33526555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771528823                       # Number of instructions simulated
sim_ops                                     776005058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072629                       # Number of seconds simulated
sim_ticks                                 72628928500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.170003                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8110658                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9304414                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           607721                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11579264                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            875264                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         902437                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           27173                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15895234                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7745                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8839                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           526909                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11455184                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2407722                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1414025                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       13020553                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46446869                       # Number of instructions committed
system.cpu0.commit.committedOps              47144633                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    136488568                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.345411                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.254774                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    119538122     87.58%     87.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7482639      5.48%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3739182      2.74%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1688998      1.24%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       878828      0.64%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       299481      0.22%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       333029      0.24%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120567      0.09%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2407722      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    136488568                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1398285                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44402832                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10663159                       # Number of loads committed
system.cpu0.commit.membars                    1048568                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1049227      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33848534     71.80%     74.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10671606     22.64%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1479994      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47144633                       # Class of committed instruction
system.cpu0.commit.refs                      12152058                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46446869                       # Number of Instructions Simulated
system.cpu0.committedOps                     47144633                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.099423                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.099423                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             98370525                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                81657                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7560806                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62181010                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12046535                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26329763                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                527966                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               153059                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1190065                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15895234                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10301302                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121532003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               174170                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65427636                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          894                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1217846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110415                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16322807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8985922                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.454490                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         138464854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.478329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878725                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                95755842     69.16%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25708073     18.57%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13540127      9.78%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2198511      1.59%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  317921      0.23%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  506130      0.37%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30457      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  399546      0.29%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8247      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           138464854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1787                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1150                       # number of floating regfile writes
system.cpu0.idleCycles                        5493623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              562435                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13476200                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.393247                       # Inst execution rate
system.cpu0.iew.exec_refs                    14867812                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1743943                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6976597                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13749564                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            420969                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           224411                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1921659                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           60107890                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13123869                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           499747                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56611265                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 77161                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11294284                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                527966                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11436405                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       122502                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           64764                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          290                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4116                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3086405                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       432760                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           435                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       282031                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        280404                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42428263                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55770709                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748931                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31775832                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.387408                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55878860                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                73076176                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40886122                       # number of integer regfile writes
system.cpu0.ipc                              0.322641                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.322641                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1050128      1.84%      1.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40891896     71.60%     73.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29825      0.05%     73.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67177      0.12%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 66      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                701      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                34      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             14      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13324628     23.33%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1745453      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            473      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57111011                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1940                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3844                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1861                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2171                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     276565                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004843                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 209458     75.74%     75.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     75.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     94      0.03%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     75.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 49089     17.75%     93.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17840      6.45%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               20      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56335508                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         252988999                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55768848                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73069364                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58565252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57111011                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1542638                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12963260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29401                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        128613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5598389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    138464854                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.412459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.953593                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          105817490     76.42%     76.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19252645     13.90%     90.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8311337      6.00%     96.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1923492      1.39%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1670132      1.21%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             536902      0.39%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             685397      0.49%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             151876      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             115583      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      138464854                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.396719                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           608356                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          136890                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13749564                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1921659                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2913                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       143958477                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1299531                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20085410                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34219353                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                329862                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12787936                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8086964                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                51666                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79760053                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61242428                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44874029                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26580493                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1323145                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                527966                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10423867                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10654681                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1955                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79758098                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      68059182                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            409551                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3523449                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        409421                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   194237010                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122341386                       # The number of ROB writes
system.cpu0.timesIdled                         207895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  742                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.438031                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8587410                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9391508                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           779480                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12398300                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            684693                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         688640                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3947                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16280768                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1634                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1040                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           662199                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9900689                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1931852                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1255270                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13884706                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38882628                       # Number of instructions committed
system.cpu1.commit.committedOps              39509346                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109020977                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.362401                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.256773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93953380     86.18%     86.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7140875      6.55%     92.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3224861      2.96%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1554797      1.43%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       653539      0.60%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       283003      0.26%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       180319      0.17%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98351      0.09%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1931852      1.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109020977                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              986610                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37001595                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8842440                       # Number of loads committed
system.cpu1.commit.membars                     940049                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       940049      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        28976862     73.34%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             60      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8843480     22.38%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748799      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39509346                       # Class of committed instruction
system.cpu1.commit.refs                       9592279                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38882628                       # Number of Instructions Simulated
system.cpu1.committedOps                     39509346                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.872982                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.872982                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             75411207                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               117564                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7380386                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57091950                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7902539                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26341594                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                662720                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                26622                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               871443                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16280768                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9285361                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    100568382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96602                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      62109351                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1560002                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.145743                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9841120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9272103                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.555992                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111189503                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.581369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.022925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72199643     64.93%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22243829     20.01%     84.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12875887     11.58%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1982151      1.78%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  264577      0.24%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  473020      0.43%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  777047      0.70%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  372448      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     901      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111189503                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         519582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              700286                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12077350                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.441774                       # Inst execution rate
system.cpu1.iew.exec_refs                    12119345                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    799341                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6492621                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12176449                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            375796                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           619152                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              940948                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           53321567                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11320004                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           507239                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49350182                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84039                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8355311                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                662720                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8489006                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             369                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3334009                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       191109                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            33                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       326204                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        374082                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37177630                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48660130                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.748585                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 27830601                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.435597                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48768226                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63943741                       # number of integer regfile reads
system.cpu1.int_regfile_writes               35962639                       # number of integer regfile writes
system.cpu1.ipc                              0.348070                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.348070                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           940558      1.89%      1.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36618994     73.45%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  68      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11496985     23.06%     98.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             800720      1.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              49857421                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     216168                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004336                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199336     92.21%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16821      7.78%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   11      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49133031                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         211152895                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48660130                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         67133813                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  51896347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 49857421                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1425220                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13812221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32382                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        169950                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6018611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111189503                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.448400                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.974404                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           82782599     74.45%     74.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16053211     14.44%     88.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8012970      7.21%     96.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1865277      1.68%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1253312      1.13%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             463639      0.42%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             550328      0.49%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             116308      0.10%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              91859      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111189503                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.446315                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           554749                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          108933                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12176449                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             940948                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    509                       # number of misc regfile reads
system.cpu1.numCycles                       111709085                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    33411166                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17103283                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28726920                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                331750                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8617956                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4973753                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44256                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71777818                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              54836551                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40384616                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26284375                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1182972                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                662720                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7063623                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11657696                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        71777818                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      51457546                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            481692                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2904540                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        481690                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   160480447                       # The number of ROB reads
system.cpu1.rob.rob_writes                  108999003                       # The number of ROB writes
system.cpu1.timesIdled                           5050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.802144                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8179233                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8813625                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           613151                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11229561                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            536218                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         539516                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3298                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14907260                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1637                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1064                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           578529                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9330548                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1794925                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1122385                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14994227                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36663806                       # Number of instructions committed
system.cpu2.commit.committedOps              37224100                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     96892872                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.384178                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.287455                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     82687287     85.34%     85.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6660149      6.87%     92.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3066687      3.17%     95.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1570273      1.62%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       600897      0.62%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       224510      0.23%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       182788      0.19%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       105356      0.11%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1794925      1.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     96892872                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              769612                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34824088                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8182036                       # Number of loads committed
system.cpu2.commit.membars                     840416                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       840416      2.26%      2.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27489707     73.85%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8183100     21.98%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        710727      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37224100                       # Class of committed instruction
system.cpu2.commit.refs                       8893827                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36663806                       # Number of Instructions Simulated
system.cpu2.committedOps                     37224100                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.718099                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.718099                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             65608403                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                34753                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7343074                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54738110                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7010994                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25022809                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                579023                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 8017                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               897819                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14907260                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8834763                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     89296603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                99490                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58850033                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1227290                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.149587                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9208785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8715451                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.590533                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99119048                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.606821                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.977979                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                61345851     61.89%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21874902     22.07%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12742711     12.86%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1892173      1.91%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  187145      0.19%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  462609      0.47%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  246993      0.25%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  366174      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     490      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99119048                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         536801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              622230                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11638867                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.479578                       # Inst execution rate
system.cpu2.iew.exec_refs                    11540771                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    763232                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6560977                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11666904                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            359393                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           310293                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              913437                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52170289                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10777539                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           497282                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47792783                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                106800                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5674760                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                579023                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5838400                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        24768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             318                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3484868                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       201646                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       308667                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        313563                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36385359                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47132880                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.744335                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27082899                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.472956                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47249673                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62146398                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34839974                       # number of integer regfile writes
system.cpu2.ipc                              0.367904                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.367904                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           840902      1.74%      1.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35742457     74.02%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  60      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10942466     22.66%     98.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             764084      1.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48290065                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     265179                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005491                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 242157     91.32%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 23006      8.68%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   16      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47714342                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         196023094                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47132880                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67116490                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50821811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48290065                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1348478                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14946189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58737                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        226093                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6571820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99119048                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.487193                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.026262                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           72286451     72.93%     72.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14706654     14.84%     87.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7828280      7.90%     95.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1758036      1.77%     97.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1167422      1.18%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             539459      0.54%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             630091      0.64%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             116026      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              86629      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99119048                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.484568                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           543719                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           96398                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11666904                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             913437                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    486                       # number of misc regfile reads
system.cpu2.numCycles                        99655849                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    45464642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15422862                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27007766                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                355274                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7581135                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3362655                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                32823                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70273143                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53397992                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39294887                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25125623                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1184300                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                579023                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5435871                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12287121                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70273143                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      44974534                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            389329                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2329168                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        389340                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   147314168                       # The number of ROB reads
system.cpu2.rob.rob_writes                  106713955                       # The number of ROB writes
system.cpu2.timesIdled                           5197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.330258                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7468612                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8002348                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           452427                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10186597                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            474970                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         477647                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2677                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13507413                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1743                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           995                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           450787                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9207045                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1848307                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1107151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12561504                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36124274                       # Number of instructions committed
system.cpu3.commit.committedOps              36676973                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     92788458                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.395275                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.320922                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     79144588     85.30%     85.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6294661      6.78%     92.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2896534      3.12%     95.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1525392      1.64%     96.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       576791      0.62%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       203705      0.22%     97.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188437      0.20%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       110043      0.12%     98.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1848307      1.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     92788458                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              691067                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34286580                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8007345                       # Number of loads committed
system.cpu3.commit.membars                     829076                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       829076      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27140571     74.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             62      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8008340     21.83%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        698828      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36676973                       # Class of committed instruction
system.cpu3.commit.refs                       8707168                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36124274                       # Number of Instructions Simulated
system.cpu3.committedOps                     36676973                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.634724                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.634724                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             64485532                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1802                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6893768                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51078789                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6110566                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22686122                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                451225                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3106                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               879133                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13507413                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8162020                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     85716859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                85722                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54125234                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 905730                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141918                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8442840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7943582                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.568677                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          94612578                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.579727                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.939139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                59551619     62.94%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20508603     21.68%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11858150     12.53%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1699154      1.80%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  170435      0.18%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  463490      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     382      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  360327      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     418      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            94612578                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         564902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              486912                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11056086                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.475982                       # Inst execution rate
system.cpu3.iew.exec_refs                    10903810                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    746726                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6281239                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10990191                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            349053                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           159340                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              885480                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49206189                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10157084                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           408349                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45302792                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                144433                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3985607                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                451225                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4187155                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             316                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2982846                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       185657                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       256013                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        230899                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35241280                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44837546                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735720                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25927723                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.471094                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44945430                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59136503                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33065373                       # number of integer regfile writes
system.cpu3.ipc                              0.379546                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.379546                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           829502      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33835504     74.02%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  85      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10298087     22.53%     98.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             747867      1.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45711141                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     321335                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007030                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 311228     96.85%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 10078      3.14%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   29      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45202974                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186405075                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44837546                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61735422                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47886655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45711141                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1319534                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12529216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48880                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        212383                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5741868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     94612578                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.483140                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.043437                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           69713736     73.68%     73.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13508717     14.28%     87.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7180619      7.59%     95.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1648524      1.74%     97.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1119441      1.18%     98.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             527669      0.56%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             704497      0.74%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122477      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86898      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       94612578                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.480273                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           514438                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           94742                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10990191                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             885480                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    426                       # number of misc regfile reads
system.cpu3.numCycles                        95177480                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    49942989                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14489388                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26564345                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                307535                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6566561                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2307391                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14709                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66251826                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50218751                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36872805                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22914348                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1250796                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                451225                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4400085                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10308460                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66251826                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      45790971                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            351121                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2052243                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        351131                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   140176639                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100345033                       # The number of ROB writes
system.cpu3.timesIdled                           5046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2497617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4945847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       370799                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48294                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3170927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2379101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6650108                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2427395                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2402067                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       358603                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2090279                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3067                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2468                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2402067                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7437176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7437176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    182396032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182396032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3871                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2496959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2496959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2496959                       # Request fanout histogram
system.membus.respLayer1.occupancy        13349082500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7030630024                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                648                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          325                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    70157433.846154                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   166090242.119059                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    589851000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            325                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    49827762500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  22801166000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8828891                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8828891                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8828891                       # number of overall hits
system.cpu2.icache.overall_hits::total        8828891                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5872                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5872                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5872                       # number of overall misses
system.cpu2.icache.overall_misses::total         5872                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    446731999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    446731999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    446731999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    446731999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8834763                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8834763                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8834763                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8834763                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000665                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000665                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 76078.337704                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76078.337704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 76078.337704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76078.337704                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1827                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.093750                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5533                       # number of writebacks
system.cpu2.icache.writebacks::total             5533                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          339                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5533                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5533                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5533                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5533                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    422272999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    422272999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    422272999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    422272999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000626                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000626                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000626                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000626                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 76318.994939                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 76318.994939                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 76318.994939                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 76318.994939                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5533                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8828891                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8828891                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5872                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5872                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    446731999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    446731999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8834763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8834763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000665                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 76078.337704                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76078.337704                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          339                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5533                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5533                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    422272999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    422272999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 76318.994939                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 76318.994939                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8966637                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5565                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1611.255526                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17675059                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17675059                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8629471                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8629471                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8629471                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8629471                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2190037                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2190037                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2190037                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2190037                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 168516845986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 168516845986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 168516845986                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 168516845986                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10819508                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10819508                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10819508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10819508                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.202416                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.202416                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.202416                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.202416                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 76947.031482                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76947.031482                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 76947.031482                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76947.031482                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2110937                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        20459                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27597                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            263                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.491539                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.790875                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       607755                       # number of writebacks
system.cpu2.dcache.writebacks::total           607755                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1586923                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1586923                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1586923                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1586923                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603114                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603114                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603114                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54493954992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54493954992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54493954992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54493954992                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055743                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055743                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055743                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055743                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90354.319402                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90354.319402                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90354.319402                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90354.319402                       # average overall mshr miss latency
system.cpu2.dcache.replacements                607755                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8496333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8496333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1892867                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1892867                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 139831834000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 139831834000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10389200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10389200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.182196                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.182196                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73873.037039                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73873.037039                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1309573                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1309573                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       583294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       583294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51938553000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51938553000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056144                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056144                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89043.523506                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89043.523506                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133138                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133138                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28685011986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28685011986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430308                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430308                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.690598                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.690598                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96527.280634                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96527.280634                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277350                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277350                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19820                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19820                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2555401992                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2555401992                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128930.473865                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128930.473865                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       273497                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       273497                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7232                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7232                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    135757500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    135757500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       280729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       280729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.025761                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.025761                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18771.778208                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18771.778208                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          144                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7088                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7088                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    118560000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    118560000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.025249                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.025249                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16726.862302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16726.862302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       279705                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       279705                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          685                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          685                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8957500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8957500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       280390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       280390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002443                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002443                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 13076.642336                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13076.642336                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          666                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          666                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      8401500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      8401500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002375                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 12614.864865                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12614.864865                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2597500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2597500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2487500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2487500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          305                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            305                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          759                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          759                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14146500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14146500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1064                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1064                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.713346                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.713346                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18638.339921                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18638.339921                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          758                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          758                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13387500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13387500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.712406                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.712406                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17661.609499                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17661.609499                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.216690                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9797132                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           610399                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.050374                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.216690                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.975522                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975522                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23373752                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23373752                       # Number of data accesses
system.cpu3.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    91388047.445255                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   181154369.454206                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        83500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    583054500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    47588603500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25040325000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8156211                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8156211                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8156211                       # number of overall hits
system.cpu3.icache.overall_hits::total        8156211                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5809                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5809                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5809                       # number of overall misses
system.cpu3.icache.overall_misses::total         5809                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    453447498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    453447498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    453447498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    453447498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8162020                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8162020                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8162020                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8162020                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000712                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000712                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000712                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000712                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 78059.476330                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78059.476330                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 78059.476330                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78059.476330                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          983                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.739130                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5479                       # number of writebacks
system.cpu3.icache.writebacks::total             5479                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          330                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          330                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          330                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          330                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5479                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5479                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5479                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5479                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    430712998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    430712998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    430712998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    430712998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 78611.607593                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 78611.607593                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 78611.607593                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 78611.607593                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5479                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8156211                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8156211                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    453447498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    453447498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8162020                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8162020                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000712                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000712                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 78059.476330                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78059.476330                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          330                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          330                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5479                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5479                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    430712998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    430712998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 78611.607593                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 78611.607593                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8253159                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5511                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1497.579205                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16329519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16329519                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8104999                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8104999                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8104999                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8104999                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2166307                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2166307                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2166307                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2166307                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 170441145000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 170441145000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 170441145000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 170441145000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10271306                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10271306                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10271306                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10271306                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.210909                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.210909                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.210909                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.210909                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78678.204428                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78678.204428                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78678.204428                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78678.204428                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       924367                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17692                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10816                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            243                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.462925                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.806584                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       540047                       # number of writebacks
system.cpu3.dcache.writebacks::total           540047                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1632142                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1632142                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1632142                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1632142                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       534165                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534165                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       534165                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534165                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  47795883000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  47795883000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  47795883000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  47795883000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052006                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052006                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052006                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052006                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89477.751257                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89477.751257                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89477.751257                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89477.751257                       # average overall mshr miss latency
system.cpu3.dcache.replacements                540047                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7976089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7976089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1873043                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1873043                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 140865867500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 140865867500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9849132                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9849132                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.190173                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190173                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75206.958676                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75206.958676                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1358723                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1358723                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       514320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       514320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45151760000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45151760000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052220                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052220                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 87789.236273                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87789.236273                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       128910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        128910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       293264                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       293264                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29575277500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29575277500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422174                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422174                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.694652                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.694652                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100848.646612                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100848.646612                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       273419                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       273419                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19845                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19845                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2644123000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2644123000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.047007                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047007                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 133238.750315                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133238.750315                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       268386                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       268386                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8587                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8587                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    164957500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    164957500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       276973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       276973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031003                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19210.143240                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19210.143240                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          199                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8388                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8388                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    141098500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    141098500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030285                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030285                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16821.471149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16821.471149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       276112                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       276112                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          513                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          513                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5960500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5960500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       276625                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       276625                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001854                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001854                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 11618.908382                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11618.908382                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          498                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          498                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5520500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5520500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001800                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001800                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 11085.341365                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11085.341365                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1274000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1274000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1216000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1216000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          364                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            364                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          631                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          631                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     13860500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     13860500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          995                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          995                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.634171                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.634171                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21965.927100                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21965.927100                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          631                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          631                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13229500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13229500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.634171                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.634171                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20965.927100                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20965.927100                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.798820                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9196932                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           542627                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.948902                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.798820                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962463                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962463                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22194400                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22194400                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13825297.872340                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16049640.441137                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       498500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     62655000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    71979139500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    649789000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9976033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9976033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9976033                       # number of overall hits
system.cpu0.icache.overall_hits::total        9976033                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       325269                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        325269                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       325269                       # number of overall misses
system.cpu0.icache.overall_misses::total       325269                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7249473496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7249473496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7249473496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7249473496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10301302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10301302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10301302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10301302                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031576                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031576                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031576                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031576                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22287.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22287.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22287.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22287.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3099                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.764706                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       287568                       # number of writebacks
system.cpu0.icache.writebacks::total           287568                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37690                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37690                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37690                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37690                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       287579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       287579                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       287579                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       287579                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6315629996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6315629996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6315629996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6315629996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027917                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027917                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027917                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027917                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21961.374078                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21961.374078                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21961.374078                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21961.374078                       # average overall mshr miss latency
system.cpu0.icache.replacements                287568                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9976033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9976033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       325269                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       325269                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7249473496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7249473496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10301302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10301302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031576                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031576                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22287.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22287.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37690                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37690                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       287579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       287579                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6315629996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6315629996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027917                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027917                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21961.374078                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21961.374078                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999111                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10263826                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           287612                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            35.686362                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999111                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20890184                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20890184                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10669043                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10669043                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10669043                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10669043                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2786390                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2786390                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2786390                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2786390                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 197140248300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 197140248300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 197140248300                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 197140248300                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13455433                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13455433                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13455433                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13455433                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207083                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70751.132577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70751.132577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70751.132577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70751.132577                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8332319                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5635                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           142600                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.431410                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1128609                       # number of writebacks
system.cpu0.dcache.writebacks::total          1128609                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1668365                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1668365                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1668365                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1668365                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1118025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1118025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1118025                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1118025                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  88246042503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  88246042503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  88246042503                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  88246042503                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083091                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083091                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083091                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083091                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78930.294495                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78930.294495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78930.294495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78930.294495                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1128609                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9931551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9931551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2399039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2399039                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 163772449500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 163772449500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12330590                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12330590                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194560                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194560                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68265.855411                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68265.855411                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1325372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1325372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1073667                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1073667                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  84516730500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  84516730500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087073                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087073                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78717.824521                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78717.824521                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       737492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        737492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       387351                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       387351                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33367798800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33367798800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124843                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124843                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.344360                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.344360                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86143.572109                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86143.572109                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       342993                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       342993                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3729312003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3729312003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84073.042134                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84073.042134                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       351883                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       351883                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17669                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17669                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    250844500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    250844500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       369552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       369552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.047812                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047812                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14196.870225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14196.870225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5802                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5802                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11867                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11867                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    195766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    195766500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032112                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032112                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16496.713575                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16496.713575                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       353933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       353933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     25249500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     25249500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355211                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355211                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003598                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003598                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19757.042254                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19757.042254                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     23982500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23982500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003581                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003581                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18854.166667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18854.166667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        22500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        22500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7915                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7915                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     20309500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     20309500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8839                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8839                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104537                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104537                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21979.978355                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21979.978355                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     19385500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     19385500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104537                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104537                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20979.978355                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20979.978355                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979089                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12516740                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1129821                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.078516                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979089                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999347                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999347                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29507859                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29507859                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              254707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              264893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              118003                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               93586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               85763                       # number of demand (read+write) hits
system.l2.demand_hits::total                   819639                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             254707                       # number of overall hits
system.l2.overall_hits::.cpu0.data             264893                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                939                       # number of overall hits
system.l2.overall_hits::.cpu1.data             118003                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                964                       # number of overall hits
system.l2.overall_hits::.cpu2.data              93586                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                784                       # number of overall hits
system.l2.overall_hits::.cpu3.data              85763                       # number of overall hits
system.l2.overall_hits::total                  819639                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32855                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            862326                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            618156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            513822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454168                       # number of demand (read+write) misses
system.l2.demand_misses::total                2495132                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32855                       # number of overall misses
system.l2.overall_misses::.cpu0.data           862326                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4541                       # number of overall misses
system.l2.overall_misses::.cpu1.data           618156                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4569                       # number of overall misses
system.l2.overall_misses::.cpu2.data           513822                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4695                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454168                       # number of overall misses
system.l2.overall_misses::total               2495132                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2724648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  83052886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    388800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  62166075500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    401607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52159463500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    412254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  45695508000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     247001242500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2724648000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  83052886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    388800000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  62166075500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    401607500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52159463500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    412254000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  45695508000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    247001242500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          287562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1127219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          736159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          607408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          539931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3314771                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         287562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1127219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         736159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         607408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         539931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3314771                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.114254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.765003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.828650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.825773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.845926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.856908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.841159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.114254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.765003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.828650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.825773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.845926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.856908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.841159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752731                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82929.478009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96312.631186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85619.907509                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100566.969341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87898.336616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101512.709654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87807.028754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100613.667189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98993.256669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82929.478009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96312.631186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85619.907509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100566.969341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87898.336616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101512.709654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87807.028754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100613.667189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98993.256669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              358603                       # number of writebacks
system.l2.writebacks::total                    358603                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            378                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            429                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            542                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            283                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3771                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           378                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           429                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           542                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           283                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3771                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       861948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       617626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       513393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2491361                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       861948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       617626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       513393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2491361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2391959507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  74412074502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  55955959005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    312819001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46996411508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    334165501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41137692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 221840781524                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2391959507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  74412074502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  55955959005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    312819001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46996411508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    334165501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41137692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 221840781524                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.764668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.687956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.838985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.690945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.845219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.757985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.840635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.751594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.764668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.687956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.838985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.690945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.845219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.757985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.840635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.751594                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73007.951256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86330.120265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79496.021220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90598.451174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81825.529950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91540.810856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80463.640982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90634.615596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89044.013101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73007.951256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86330.120265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79496.021220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90598.451174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81825.529950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91540.810856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80463.640982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90634.615596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89044.013101                       # average overall mshr miss latency
system.l2.replacements                        4871375                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       477873                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           477873                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       477873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       477873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2639402                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2639402                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2639408                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2639408                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  108                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           316                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                620                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3014500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       500000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3756500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              728                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.818653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.922619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.853211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.861538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.851648                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9539.556962                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3225.806452                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2602.150538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6058.870968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          314                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          150                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           613                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      6411000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3112499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1888000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1115999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12527498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.813472                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.853211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.861538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20417.197452                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20749.993333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20301.075269                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19928.553571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20436.375204                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                308                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          594                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1349000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       326000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       952000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       244500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2871500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          871                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1423                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.681975                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.951515                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.924686                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.966216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.783556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2271.043771                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2076.433121                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4307.692308                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1709.790210                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2575.336323                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          588                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          155                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          142                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12144000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4393000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2847000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     22563000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.675086                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.939394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.916318                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.959459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.775826                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20653.061224                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20509.677419                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20059.360731                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20049.295775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20437.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13655                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89285                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3489480500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2515552500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2531041000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2620712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11156786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            102940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.699627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113453.213903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129029.159828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129770.354799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134202.785744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124957.002856                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3181910001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2320592500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2336001000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2425432000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10263935501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.699627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103453.197679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119029.159828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119770.354799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124202.785744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114956.997267                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        254707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             257394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            46660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2724648000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    388800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    401607500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    412254000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3927309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       287562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         304054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.114254                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.828650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.825773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.856908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82929.478009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85619.907509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87898.336616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87807.028754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84168.656237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          771                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          746                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          542                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2391959507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299700000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    312819001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    334165501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3338644009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.113934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.687956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.690945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.757985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.146385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73007.951256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79496.021220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81825.529950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80463.640982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75010.537397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       251688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       117827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        93429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        85646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            548590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       831569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       598660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       494318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       434640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2359187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79563405500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59650523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  49628422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43074796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 231917147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1083257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       716487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       587747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       520286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2907777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.767656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.835549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.841039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.835387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.811337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95678.657454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99640.067818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100397.765204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99104.537088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98303.842383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          378                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          530                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       831191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       598130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       493889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       434357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2357567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  71230164501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53635366505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44660410508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38712260500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 208238202014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.767307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.840309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.834843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.810780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85696.505979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89671.754476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90426.007682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89125.444047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88327.586030                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6449942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4871439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.324032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.243554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.959728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.188569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.104085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.192105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.101984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.631698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.146953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.431324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.581931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.096752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.072370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.069239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56345015                       # Number of tag accesses
system.l2.tags.data_accesses                 56345015                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2096832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        241280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39528064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        244672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32857152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        265792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29048576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          159445056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2096832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       241280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       244672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       265792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2848576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22950592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22950592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         861917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         617626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         513393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2491329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       358603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             358603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         28870480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        759514000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3322092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        544246829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3368795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        452397587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3659589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        399958757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2195338129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     28870480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3322092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3368795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3659589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39220956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315997943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315997943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315997943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        28870480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       759514000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3322092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       544246829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3368795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       452397587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3659589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       399958757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2511336072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    351852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    847633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    615709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    510892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    451653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000577539750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4542918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             331411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2491329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     358609                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2491329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   358609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  20933                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6757                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            241525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            191845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            186324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           203813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           101766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18628                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72584487750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12351980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            118904412750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29381.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48131.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1389233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  318315                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2491329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               358609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  644455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  601183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  438684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  294817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  194892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  126178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   77254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   23416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1114703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.035541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.252982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.679747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       683977     61.36%     61.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       255943     22.96%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60971      5.47%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29580      2.65%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18418      1.65%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12380      1.11%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9411      0.84%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7077      0.63%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36946      3.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1114703                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.850230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.209872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    141.251489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9309     42.90%     42.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6144     28.31%     71.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4234     19.51%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          495      2.28%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          116      0.53%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          109      0.50%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          180      0.83%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          231      1.06%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          240      1.11%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          207      0.95%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          150      0.69%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          107      0.49%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           79      0.36%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           40      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           26      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           14      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.214885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.201677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19475     89.75%     89.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              400      1.84%     91.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1366      6.29%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              340      1.57%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               91      0.42%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              158105344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1339712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22519232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               159445056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22950976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2176.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       310.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2195.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72628815000                       # Total gap between requests
system.mem_ctrls.avgGap                      25484.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2096832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54248512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       241280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39405376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       244672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32697088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       265792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28905792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22519232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 28870479.618875283748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 746927059.511830806732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3322092.243175527547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 542557584.337761521339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3368795.396726801526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 450193726.870141029358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3659588.616951715201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 397992819.073463320732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 310058711.660602331161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       861917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       617626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       513393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       358609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1037210000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38900779500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    141183500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30393920500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    152084000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25751165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    160020000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22368050250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1787891606250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31657.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45132.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37449.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49210.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39781.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50158.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38531.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49281.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4985629.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4064494980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2160318930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8731091880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          947842380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5732747280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32796274680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        271593120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54704363250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        753.203501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424339750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2425020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69779568750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3894541560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2069978955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8907535560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          888882480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5732747280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32340271830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        655595520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54489553185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        750.245864                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1438105500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2425020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68765803000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                598                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    55915118.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   134288769.262263                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        96000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    535231500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            300                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55854393000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  16774535500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9279455                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9279455                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9279455                       # number of overall hits
system.cpu1.icache.overall_hits::total        9279455                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5906                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5906                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5906                       # number of overall misses
system.cpu1.icache.overall_misses::total         5906                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    439186000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    439186000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    439186000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    439186000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9285361                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9285361                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9285361                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9285361                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000636                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000636                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000636                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000636                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74362.682018                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74362.682018                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74362.682018                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74362.682018                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1008                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    43.826087                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5480                       # number of writebacks
system.cpu1.icache.writebacks::total             5480                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          426                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          426                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5480                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5480                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5480                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5480                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    409078000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    409078000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    409078000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    409078000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74649.270073                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74649.270073                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74649.270073                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74649.270073                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5480                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9279455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9279455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    439186000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    439186000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9285361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9285361                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74362.682018                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74362.682018                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5480                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5480                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    409078000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    409078000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74649.270073                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74649.270073                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9345807                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5512                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1695.538280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18576202                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18576202                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9060561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9060561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9060561                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9060561                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2254615                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2254615                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2254615                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2254615                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 172017097992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 172017097992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 172017097992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 172017097992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11315176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11315176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11315176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11315176                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.199256                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199256                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.199256                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199256                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76295.552896                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76295.552896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76295.552896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76295.552896                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3631685                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51521                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.489412                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.483871                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       736934                       # number of writebacks
system.cpu1.dcache.writebacks::total           736934                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1523245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1523245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1523245                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1523245                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       731370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       731370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       731370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       731370                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  65003738493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  65003738493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  65003738493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  65003738493                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064636                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064636                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064636                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064636                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88879.416018                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88879.416018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88879.416018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88879.416018                       # average overall mshr miss latency
system.cpu1.dcache.replacements                736934                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8920424                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8920424                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1959625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1959625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 143529004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 143529004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10880049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10880049                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.180112                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.180112                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73243.097021                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73243.097021                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1248160                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1248160                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       711465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       711465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62461049000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62461049000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87792.159839                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87792.159839                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       140137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        140137                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       294990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       294990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28488093992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28488093992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.677940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.677940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96573.083806                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96573.083806                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       275085                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       275085                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2542689493                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2542689493                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127741.245566                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127741.245566                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8647                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8647                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    149928000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    149928000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       314035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       314035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.027535                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.027535                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17338.730195                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17338.730195                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         8500                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8500                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    133008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    133008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.027067                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.027067                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        15648                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        15648                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       313015                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       313015                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          611                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          611                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6833000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6833000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       313626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       313626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001948                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001948                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11183.306056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11183.306056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          595                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          595                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6314000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6314000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001897                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001897                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10611.764706                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10611.764706                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1949000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1949000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1873000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1873000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14463500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14463500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1040                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1040                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.702885                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.702885                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19785.909713                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19785.909713                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13732500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13732500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.702885                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.702885                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18785.909713                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18785.909713                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.460605                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10422784                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           739972                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.085376                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.460605                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983144                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983144                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24627696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24627696                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72628928500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3222327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       836476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2839532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4512773                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3146                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2782                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5928                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          249                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        304072                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2918255                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       862710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3389174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2214636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1827154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1623881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9967031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36808320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144372992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       701440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94277952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       708224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77770432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       701312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69118592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424459264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4887156                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23718784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8204079                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.368817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.607795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5553659     67.69%     67.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2445958     29.81%     97.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47662      0.58%     98.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 142675      1.74%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14125      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8204079                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6642490437                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         917117602                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8676084                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         815279311                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8495810                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1697475207                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         431534145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1111698658                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8609569                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
