==27537== Cachegrind, a cache and branch-prediction profiler
==27537== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27537== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27537== Command: ./mser .
==27537== 
--27537-- warning: L3 cache found, using its data for the LL simulation.
--27537-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27537-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27537== 
==27537== Process terminating with default action of signal 15 (SIGTERM)
==27537==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27537==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27537== 
==27537== I   refs:      2,004,991,501
==27537== I1  misses:            2,022
==27537== LLi misses:            1,203
==27537== I1  miss rate:          0.00%
==27537== LLi miss rate:          0.00%
==27537== 
==27537== D   refs:        822,893,059  (556,890,915 rd   + 266,002,144 wr)
==27537== D1  misses:        4,907,927  (  3,297,963 rd   +   1,609,964 wr)
==27537== LLd misses:        1,207,550  (    132,026 rd   +   1,075,524 wr)
==27537== D1  miss rate:           0.6% (        0.6%     +         0.6%  )
==27537== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27537== 
==27537== LL refs:           4,909,949  (  3,299,985 rd   +   1,609,964 wr)
==27537== LL misses:         1,208,753  (    133,229 rd   +   1,075,524 wr)
==27537== LL miss rate:            0.0% (        0.0%     +         0.4%  )
