// Seed: 2872769819
module module_0 ();
  initial $display(1'd0, 1 & id_1 + 1, id_1);
  tri1 id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  parameter id_6 = id_2 - id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output logic id_2#(.id_8(-1), .id_9(1)),
    output wor   id_3,
    output tri1  id_4,
    output tri   id_5,
    output uwire id_6
);
  always id_2 <= id_8;
  module_0 modCall_1 ();
endmodule
