[Iop_Add8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Add16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Add32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Add64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sub8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sub16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sub32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sub64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Mul8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Mul16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Mul32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Mul64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Or8             -Iop_INVALID] = 0 | OP_BITS,
[Iop_Or16            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Or32            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Or64            -Iop_INVALID] = 0 | OP_BITS,
[Iop_And8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_And16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_And32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_And64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Xor8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Xor16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Xor32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Xor64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shl8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shl16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shl32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shl64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shr8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shr16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shr32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Shr64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sar8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sar16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sar32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sar64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpEQ8          -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpEQ16         -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpEQ32         -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpEQ64         -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNE8          -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNE16         -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNE32         -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNE64         -Iop_INVALID] = 0 | OP_BITS,
[Iop_Not8            -Iop_INVALID] = 0 | OP_BITS,
[Iop_Not16           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Not32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Not64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpEQ8       -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpEQ16      -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpEQ32      -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpEQ64      -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpNE8       -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpNE16      -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpNE32      -Iop_INVALID] = 0 | OP_BITS,
[Iop_CasCmpNE64      -Iop_INVALID] = 0 | OP_BITS,
[Iop_ExpCmpNE8       -Iop_INVALID] = 0 | OP_BITS,
[Iop_ExpCmpNE16      -Iop_INVALID] = 0 | OP_BITS,
[Iop_ExpCmpNE32      -Iop_INVALID] = 0 | OP_BITS,
[Iop_ExpCmpNE64      -Iop_INVALID] = 0 | OP_BITS,
[Iop_MullS8          -Iop_INVALID] = 0 | OP_INT,
[Iop_MullS16         -Iop_INVALID] = 0 | OP_INT,
[Iop_MullS32         -Iop_INVALID] = 0 | OP_INT,
[Iop_MullS64         -Iop_INVALID] = 0 | OP_INT,
[Iop_MullU8          -Iop_INVALID] = 0 | OP_INT,
[Iop_MullU16         -Iop_INVALID] = 0 | OP_INT,
[Iop_MullU32         -Iop_INVALID] = 0 | OP_INT,
[Iop_MullU64         -Iop_INVALID] = 0 | OP_INT,
[Iop_Clz64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Clz32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Ctz64           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Ctz32           -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpLT32S        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLT64S        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLE32S        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLE64S        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLT32U        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLT64U        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLE32U        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpLE64U        -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpNEZ8         -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNEZ16        -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNEZ32        -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNEZ64        -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpwNEZ32       -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpwNEZ64       -Iop_INVALID] = 0 | OP_BITS,
[Iop_Left8           -Iop_INVALID] = 0 | OP_BITS,
[Iop_Left16          -Iop_INVALID] = 0 | OP_BITS,
[Iop_Left32          -Iop_INVALID] = 0 | OP_BITS,
[Iop_Left64          -Iop_INVALID] = 0 | OP_BITS,
[Iop_Max32U          -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpORD32U       -Iop_INVALID] = 0 | OP_INT | OP_DEC,
[Iop_CmpORD64U       -Iop_INVALID] = 0 | OP_INT | OP_DEC,
[Iop_CmpORD32S       -Iop_INVALID] = 0 | OP_INT | OP_DEC,
[Iop_CmpORD64S       -Iop_INVALID] = 0 | OP_INT | OP_DEC,
[Iop_DivU32          -Iop_INVALID] = 0 | OP_INT,
[Iop_DivS32          -Iop_INVALID] = 0 | OP_INT,
[Iop_DivU64          -Iop_INVALID] = 0 | OP_INT,
[Iop_DivS64          -Iop_INVALID] = 0 | OP_INT,
[Iop_DivU64E         -Iop_INVALID] = 0 | OP_INT,
[Iop_DivS64E         -Iop_INVALID] = 0 | OP_INT,
[Iop_DivU32E         -Iop_INVALID] = 0 | OP_INT,
[Iop_DivS32E         -Iop_INVALID] = 0 | OP_INT,
[Iop_DivModU64to32   -Iop_INVALID] = 0 | OP_INT,
[Iop_DivModS64to32   -Iop_INVALID] = 0 | OP_INT,
[Iop_DivModU128to64  -Iop_INVALID] = 0,
[Iop_DivModS128to64  -Iop_INVALID] = 0,
[Iop_DivModS64to64   -Iop_INVALID] = 0 | OP_INT,
[Iop_8Uto16          -Iop_INVALID] = 0 | OP_INT,
[Iop_8Uto32          -Iop_INVALID] = 0 | OP_INT,
[Iop_8Uto64          -Iop_INVALID] = 0 | OP_INT,
[Iop_16Uto32         -Iop_INVALID] = 0 | OP_INT,
[Iop_16Uto64         -Iop_INVALID] = 0 | OP_INT,
[Iop_32Uto64         -Iop_INVALID] = 0 | OP_INT,
[Iop_8Sto16          -Iop_INVALID] = 0 | OP_INT,
[Iop_8Sto32          -Iop_INVALID] = 0 | OP_INT,
[Iop_8Sto64          -Iop_INVALID] = 0 | OP_INT,
[Iop_16Sto32         -Iop_INVALID] = 0 | OP_INT,
[Iop_16Sto64         -Iop_INVALID] = 0 | OP_INT,
[Iop_32Sto64         -Iop_INVALID] = 0 | OP_INT,
[Iop_64to8           -Iop_INVALID] = 0 | OP_BITS,
[Iop_32to8           -Iop_INVALID] = 0 | OP_BITS,
[Iop_64to16          -Iop_INVALID] = 0 | OP_BITS,
[Iop_16to8           -Iop_INVALID] = 0 | OP_BITS,
[Iop_16HIto8         -Iop_INVALID] = 0 | OP_BITS,
[Iop_8HLto16         -Iop_INVALID] = 0 | OP_BITS,
[Iop_32to16          -Iop_INVALID] = 0 | OP_BITS,
[Iop_32HIto16        -Iop_INVALID] = 0 | OP_BITS,
[Iop_16HLto32        -Iop_INVALID] = 0 | OP_BITS,
[Iop_64to32          -Iop_INVALID] = 0 | OP_BITS,
[Iop_64HIto32        -Iop_INVALID] = 0 | OP_BITS,
[Iop_32HLto64        -Iop_INVALID] = 0 | OP_BITS,
[Iop_128to64         -Iop_INVALID] = 0 | OP_BITS,
[Iop_128HIto64       -Iop_INVALID] = 0 | OP_BITS,
[Iop_64HLto128       -Iop_INVALID] = 0 | OP_BITS,
[Iop_Not1            -Iop_INVALID] = 0 | OP_BITS,
[Iop_32to1           -Iop_INVALID] = 0 | OP_BITS,
[Iop_64to1           -Iop_INVALID] = 0 | OP_BITS,
[Iop_1Uto8           -Iop_INVALID] = 0,
[Iop_1Uto32          -Iop_INVALID] = 0,
[Iop_1Uto64          -Iop_INVALID] = 0,
[Iop_1Sto8           -Iop_INVALID] = 0,
[Iop_1Sto16          -Iop_INVALID] = 0,
[Iop_1Sto32          -Iop_INVALID] = 0,
[Iop_1Sto64          -Iop_INVALID] = 0,
[Iop_AddF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SubF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MulF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_DivF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AddF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SubF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MulF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_DivF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AddF64r32       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SubF64r32       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MulF64r32       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_DivF64r32       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_NegF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AbsF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_NegF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AbsF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SqrtF64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SqrtF32         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_CmpF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_CmpF32          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_CmpF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F64toI16S       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F64toI32S       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F64toI64S       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F64toI64U       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F64toI32U       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I32StoF64       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I64StoF64       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I64UtoF64       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I64UtoF32       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I32UtoF32       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I32UtoF64       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F32toI32S       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F32toI64S       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F32toI32U       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F32toI64U       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I32StoF32       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I64StoF32       -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F32toF64        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F64toF32        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_ReinterpF64asI64-Iop_INVALID] = 0 | OP_OLDFP | OP_INT,
[Iop_ReinterpI64asF64-Iop_INVALID] = 0 | OP_OLDFP | OP_INT,
[Iop_ReinterpF32asI32-Iop_INVALID] = 0 | OP_OLDFP | OP_INT,
[Iop_ReinterpI32asF32-Iop_INVALID] = 0 | OP_OLDFP | OP_INT,
[Iop_F64HLtoF128     -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F128HItoF64     -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F128LOtoF64     -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AddF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SubF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MulF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_DivF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_NegF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AbsF128         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SqrtF128        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_I32StoF128      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I64StoF128      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I32UtoF128      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_I64UtoF128      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F32toF128       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F64toF128       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F128toI32S      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F128toI64S      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F128toI32U      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F128toI64U      -Iop_INVALID] = 0 | OP_INT | OP_OLDFP | OP_INT,
[Iop_F128toF64       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F128toF32       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_AtanF64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_Yl2xF64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_Yl2xp1F64       -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_PRemF64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_PRemC3210F64    -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_PRem1F64        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_PRem1C3210F64   -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_ScaleF64        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_SinF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_CosF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_TanF64          -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_2xm1F64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF128toInt  -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF64toInt   -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF32toInt   -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MAddF32         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MSubF32         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MAddF64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MSubF64         -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MAddF64r32      -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_MSubF64r32      -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RSqrtEst5GoodF64-Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF64toF64_NEAREST-Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF64toF64_NegINF-Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF64toF64_PosINF-Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF64toF64_ZERO-Iop_INVALID] = 0 | OP_OLDFP,
[Iop_TruncF64asF32   -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RoundF64toF32   -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F64toF32        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RecpExpF64      -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_RecpExpF32      -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F16toF64        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F64toF16        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F16toF32        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_F32toF16        -Iop_INVALID] = 0 | OP_OLDFP,
[Iop_QAdd32S         -Iop_INVALID] = 0 | OP_INT,
[Iop_QSub32S         -Iop_INVALID] = 0 | OP_INT,
[Iop_Add16x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub16x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QAdd16Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd16Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub16Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub16Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HAdd16Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HAdd16Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HSub16Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HSub16Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Add8x4          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub8x4          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QAdd8Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd8Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub8Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub8Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HAdd8Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HAdd8Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HSub8Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_HSub8Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sad8Ux4         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpNEZ16x2      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ8x4       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_I32UtoFx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_I32StoFx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_FtoI32Ux2_RZ    -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_FtoI32Sx2_RZ    -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_F32ToFixed32Ux2_RZ-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_F32ToFixed32Sx2_RZ-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_Fixed32UToF32x2_RN-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_Fixed32SToF32x2_RN-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_Max32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_PwMax32Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_PwMin32Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpEQ32Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpGT32Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpGE32Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipEst32Fx2   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipStep32Fx2  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtEst32Fx2   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtStep32Fx2  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Neg32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Abs32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpNEZ8x8       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ16x4      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ32x2      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QAdd8Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd16Ux4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd32Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd64Ux1       -Iop_INVALID] = 0 | OP_INT,
[Iop_QAdd8Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd16Sx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd32Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd64Sx1       -Iop_INVALID] = 0 | OP_INT,
[Iop_PwAdd8x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwAdd16x4       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwAdd32x2       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwMax8Sx8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMax16Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMax32Sx2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMax8Ux8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMax16Ux4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMax32Ux2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMin8Sx8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMin16Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMin32Sx2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMin8Ux8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMin16Ux4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwMin32Ux2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL8Ux8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL16Ux4     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL32Ux2     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL8Sx8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL16Sx4     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL32Sx2     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sub8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSub8Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub16Ux4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub32Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub64Ux1       -Iop_INVALID] = 0 | OP_INT,
[Iop_QSub8Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub16Sx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub32Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub64Sx1       -Iop_INVALID] = 0 | OP_INT,
[Iop_Abs8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Abs16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Abs32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_MulHi16Ux4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MulHi16Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PolynomialMul8x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QDMulHi16Sx4    -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QDMulHi32Sx2    -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QRDMulHi16Sx4   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QRDMulHi32Sx2   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg8Ux8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg16Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max8Sx8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max16Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max32Sx2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max8Ux8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max16Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max32Ux2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min8Sx8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min16Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min32Sx2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min8Ux8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min16Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min32Ux2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpEQ8x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ16x4       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ32x2       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpGT8Ux8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT16Ux4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT32Ux2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT8Sx8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT16Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT32Sx2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Cnt8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Cls8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Cls16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Cls32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal64x1         -Iop_INVALID] = 0 | OP_BITS,
[Iop_ShlN8x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN16x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN32x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN8x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN16x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN32x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN8x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN16x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN32x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl8x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl16x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl32x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl64x1        -Iop_INVALID] = 0 | OP_BITS,
[Iop_QSal8x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal16x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal32x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal64x1        -Iop_INVALID] = 0 | OP_BITS,
[Iop_QShlNsatSU8x8   -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSU16x4  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSU32x2  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSU64x1  -Iop_INVALID] = 0 | OP_INT,
[Iop_QShlNsatUU8x8   -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU16x4  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU32x2  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU64x1  -Iop_INVALID] = 0 | OP_INT,
[Iop_QShlNsatSS8x8   -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS16x4  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS32x2  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS64x1  -Iop_INVALID] = 0 | OP_INT,
[Iop_QNarrowBin16Sto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin16Sto8Sx8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin32Sto16Sx4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_NarrowBin16to8x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NarrowBin32to16x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveHI8x8 -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveHI16x4-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveHI32x2-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveLO8x8 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveLO16x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveLO32x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveOddLanes8x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveEvenLanes8x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveOddLanes16x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveEvenLanes16x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatOddLanes8x8  -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatOddLanes16x4 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatEvenLanes8x8 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatEvenLanes16x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem8x8      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem16x4     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem32x2     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SetElem8x8      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SetElem16x4     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SetElem32x2     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Dup8x8          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Dup16x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Dup32x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Slice64         -Iop_INVALID] = 0 | OP_BITS,
[Iop_Reverse8sIn16_x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse8sIn32_x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse16sIn32_x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse8sIn64_x1-Iop_INVALID] = 0 | OP_BITS,
[Iop_Reverse16sIn64_x1-Iop_INVALID] = 0 | OP_BITS,
[Iop_Reverse32sIn64_x1-Iop_INVALID] = 0 | OP_BITS,
[Iop_Perm8x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetMSBs8x8      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_RecipEst32Ux2   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_RSqrtEst32Ux2   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_AddD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_SubD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_MulD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_DivD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_AddD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_SubD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_MulD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_DivD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_ShlD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_ShrD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_ShlD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_ShrD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_D32toD64        -Iop_INVALID] = 0 | OP_DEC,
[Iop_D64toD128       -Iop_INVALID] = 0 | OP_DEC,
[Iop_I32StoD128      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_I32UtoD128      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_I64StoD128      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_I64UtoD128      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D64toD32        -Iop_INVALID] = 0 | OP_DEC,
[Iop_D128toD64       -Iop_INVALID] = 0 | OP_DEC,
[Iop_I32StoD64       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_I32UtoD64       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_I64StoD64       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_I64UtoD64       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D64toI32S       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D64toI32U       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D64toI64S       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D64toI64U       -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D128toI32S      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D128toI32U      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D128toI64S      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_D128toI64U      -Iop_INVALID] = 0 | OP_INT | OP_DEC | OP_INT,
[Iop_F32toD32        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F32toD64        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F32toD128       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F64toD32        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F64toD64        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F64toD128       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F128toD32       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F128toD64       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_F128toD128      -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D32toF32        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D32toF64        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D32toF128       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D64toF32        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D64toF64        -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D64toF128       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D128toF32       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D128toF64       -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_D128toF128      -Iop_INVALID] = 0 | OP_DEC | OP_OLDFP,
[Iop_RoundD64toInt   -Iop_INVALID] = 0 | OP_DEC,
[Iop_RoundD128toInt  -Iop_INVALID] = 0 | OP_DEC,
[Iop_CmpD64          -Iop_INVALID] = 0 | OP_DEC,
[Iop_CmpD128         -Iop_INVALID] = 0 | OP_DEC,
[Iop_CmpExpD64       -Iop_INVALID] = 0 | OP_DEC,
[Iop_CmpExpD128      -Iop_INVALID] = 0 | OP_DEC,
[Iop_QuantizeD64     -Iop_INVALID] = 0 | OP_DEC,
[Iop_QuantizeD128    -Iop_INVALID] = 0 | OP_DEC,
[Iop_SignificanceRoundD64-Iop_INVALID] = 0 | OP_DEC,
[Iop_SignificanceRoundD128-Iop_INVALID] = 0 | OP_DEC,
[Iop_ExtractExpD64   -Iop_INVALID] = 0 | OP_DEC,
[Iop_ExtractExpD128  -Iop_INVALID] = 0 | OP_DEC,
[Iop_ExtractSigD64   -Iop_INVALID] = 0 | OP_DEC,
[Iop_ExtractSigD128  -Iop_INVALID] = 0 | OP_DEC,
[Iop_InsertExpD64    -Iop_INVALID] = 0 | OP_DEC,
[Iop_InsertExpD128   -Iop_INVALID] = 0 | OP_DEC,
[Iop_D64HLtoD128     -Iop_INVALID] = 0 | OP_DEC,
[Iop_D128HItoD64     -Iop_INVALID] = 0 | OP_DEC,
[Iop_D128LOtoD64     -Iop_INVALID] = 0 | OP_DEC,
[Iop_DPBtoBCD        -Iop_INVALID] = 0 | OP_BITS,
[Iop_BCDtoDPB        -Iop_INVALID] = 0 | OP_BITS,
[Iop_BCDAdd          -Iop_INVALID] = 0 | OP_BITS,
[Iop_BCDSub          -Iop_INVALID] = 0 | OP_BITS,
[Iop_ReinterpI64asD64-Iop_INVALID] = 0 | OP_DEC | OP_INT,
[Iop_ReinterpD64asI64-Iop_INVALID] = 0 | OP_DEC | OP_INT,
[Iop_Add32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Mul32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Div32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Max32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Add32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub32Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpEQ32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLT32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLE32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpUN32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpGT32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpGE32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_PwMax32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_PwMin32Fx4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Abs32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Neg32Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sqrt32Fx4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipEst32Fx4   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipStep32Fx4  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtEst32Fx4   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtStep32Fx4  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_I32UtoFx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_I32StoFx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_FtoI32Ux4_RZ    -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_FtoI32Sx4_RZ    -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_QFtoI32Ux4_RZ   -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_QFtoI32Sx4_RZ   -Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_INT,
[Iop_RoundF32x4_RM   -Iop_INVALID] = 0 | OP_VEC | OP_OLDFP,
[Iop_RoundF32x4_RP   -Iop_INVALID] = 0 | OP_VEC | OP_OLDFP,
[Iop_RoundF32x4_RN   -Iop_INVALID] = 0 | OP_VEC | OP_OLDFP,
[Iop_RoundF32x4_RZ   -Iop_INVALID] = 0 | OP_VEC | OP_OLDFP,
[Iop_F32ToFixed32Ux4_RZ-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_F32ToFixed32Sx4_RZ-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_Fixed32UToF32x4_RN-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_Fixed32SToF32x4_RN-Iop_INVALID] = 0 | OP_INT | OP_VEC | OP_OLDFP,
[Iop_F32toF16x4      -Iop_INVALID] = 0 | OP_VEC | OP_OLDFP,
[Iop_F16toF32x4      -Iop_INVALID] = 0 | OP_VEC | OP_OLDFP,
[Iop_Add32F0x4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub32F0x4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Mul32F0x4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Div32F0x4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Max32F0x4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min32F0x4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpEQ32F0x4     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLT32F0x4     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLE32F0x4     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpUN32F0x4     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipEst32F0x4  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sqrt32F0x4      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtEst32F0x4  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Add64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Mul64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Div64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Max64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpEQ64Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLT64Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLE64Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpUN64Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Abs64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Neg64Fx2        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sqrt64Fx2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipEst64Fx2   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipStep64Fx2  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtEst64Fx2   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtStep64Fx2  -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Add64F0x2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub64F0x2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Mul64F0x2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Div64F0x2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Max64F0x2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min64F0x2       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpEQ64F0x2     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLT64F0x2     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpLE64F0x2     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_CmpUN64F0x2     -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sqrt64F0x2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_V128to64        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V128HIto64      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_64HLtoV128      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_64UtoV128       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_SetV128lo64     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ZeroHI64ofV128  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_ZeroHI96ofV128  -Iop_INVALID] = 0 | OP_VEC,
[Iop_ZeroHI112ofV128 -Iop_INVALID] = 0 | OP_VEC,
[Iop_ZeroHI120ofV128 -Iop_INVALID] = 0 | OP_VEC,
[Iop_32UtoV128       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_V128to32        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SetV128lo32     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NotV128         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_AndV128         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_OrV128          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_XorV128         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlV128         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrV128         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ8x16      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ16x8      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ32x4      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ64x2      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QAdd8Ux16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd16Ux8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd32Ux4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd64Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd8Sx16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd16Sx8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd32Sx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd64Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAddExtUSsatSS8x16-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtUSsatSS16x8-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtUSsatSS32x4-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtUSsatSS64x2-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtSUsatUU8x16-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtSUsatUU16x8-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtSUsatUU32x4-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QAddExtSUsatUU64x2-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_Sub8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSub8Ux16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub16Ux8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub32Ux4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub64Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub8Sx16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub16Sx8       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub32Sx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub64Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mul8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_MulHi16Ux8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MulHi32Ux4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MulHi16Sx8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MulHi32Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MullEven8Ux16   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MullEven16Ux8   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MullEven32Ux4   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MullEven8Sx16   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MullEven16Sx8   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MullEven32Sx4   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mull8Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mull8Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mull16Ux4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mull16Sx4       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mull32Ux2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mull32Sx2       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QDMull16Sx4     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QDMull32Sx2     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QDMulHi16Sx8    -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QDMulHi32Sx4    -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QRDMulHi16Sx8   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QRDMulHi32Sx4   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PolynomialMul8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PolynomialMull8x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PolynomialMulAdd8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PolynomialMulAdd16x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PolynomialMulAdd32x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PolynomialMulAdd64x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwAdd8x16       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwAdd16x8       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwAdd32x4       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_PwAdd32Fx2      -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_PwAddL8Ux16     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL16Ux8     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL32Ux4     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL8Sx16     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL16Sx8     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwAddL32Sx4     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_PwBitMtxXpose64x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Abs8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Abs16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Abs32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Abs64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Avg8Ux16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg16Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg32Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg8Sx16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg16Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg32Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max8Sx16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max16Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max32Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max64Sx2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max8Ux16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max16Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max32Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max64Ux2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min8Sx16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min16Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min32Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min64Sx2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min8Ux16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min16Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min32Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min64Ux2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpEQ8x16       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ16x8       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ32x4       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ64x2       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpGT8Sx16      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT16Sx8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT32Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT64Sx2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT8Ux16      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT16Ux8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT32Ux4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT64Ux2      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Cnt8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Clz32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Cls8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Cls16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Cls32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN8x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN16x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN32x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN64x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN8x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN16x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN32x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN64x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN8x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN16x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN32x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN64x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shl64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Shr64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sar64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sal64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Rol8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Rol16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Rol32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Rol64x2         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl8x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl16x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl32x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShl64x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal8x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal16x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal32x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QSal64x2        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QShlNsatSU8x16  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSU16x8  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSU32x4  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSU64x2  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU8x16  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU16x8  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU32x4  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatUU64x2  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS8x16  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS16x8  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS32x4  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QShlNsatSS64x2  -Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_QandUQsh8x16    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQsh16x8    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQsh32x4    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQsh64x2    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQsh8x16    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQsh16x8    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQsh32x4    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQsh64x2    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQRsh8x16   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQRsh16x8   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQRsh32x4   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandUQRsh64x2   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQRsh8x16   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQRsh16x8   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQRsh32x4   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QandSQRsh64x2   -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sh8Sx16         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh16Sx8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh32Sx4         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh64Sx2         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh8Ux16         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh16Ux8         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh32Ux4         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Sh64Ux2         -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh8Sx16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh16Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh32Sx4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh64Sx2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh8Ux16        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh16Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh32Ux4        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Rsh64Ux2        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQShrNnarrow16Uto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQShrNnarrow32Uto16Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQShrNnarrow64Uto32Ux2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQSarNnarrow16Sto8Sx8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQSarNnarrow32Sto16Sx4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQSarNnarrow64Sto32Sx2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQSarNnarrow16Sto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQSarNnarrow32Sto16Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQSarNnarrow64Sto32Ux2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRShrNnarrow16Uto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRShrNnarrow32Uto16Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRShrNnarrow64Uto32Ux2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRSarNnarrow16Sto8Sx8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRSarNnarrow32Sto16Sx4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRSarNnarrow64Sto32Sx2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRSarNnarrow16Sto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRSarNnarrow32Sto16Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QandQRSarNnarrow64Sto32Ux2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin16Sto8Ux16-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin32Sto16Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin16Sto8Sx16-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin32Sto16Sx8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin16Uto8Ux16-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin32Uto16Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_NarrowBin16to8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NarrowBin32to16x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QNarrowBin64Sto32Sx4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowBin64Uto32Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_NarrowBin64to32x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NarrowUn16to8x8 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NarrowUn32to16x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NarrowUn64to32x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_QNarrowUn16Sto8Sx8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn32Sto16Sx4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn64Sto32Sx2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn16Sto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn32Sto16Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn64Sto32Ux2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn16Uto8Ux8-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn32Uto16Ux4-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QNarrowUn64Uto32Ux2-Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Widen8Uto16x8   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Widen16Uto32x4  -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Widen32Uto64x2  -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Widen8Sto16x8   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Widen16Sto32x4  -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Widen32Sto64x2  -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_InterleaveHI8x16-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveHI16x8-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveHI32x4-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveHI64x2-Iop_INVALID] = 0 | OP_VEC | OP_INT,
[Iop_InterleaveLO8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveLO16x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveLO32x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveLO64x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveOddLanes8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveEvenLanes8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveOddLanes16x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveEvenLanes16x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveOddLanes32x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_InterleaveEvenLanes32x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatOddLanes8x16 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatOddLanes16x8 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatOddLanes32x4 -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatEvenLanes8x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatEvenLanes16x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CatEvenLanes32x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem8x16     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem16x8     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem32x4     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetElem64x2     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Dup8x16         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Dup16x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Dup32x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SliceV128       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse8sIn16_x8-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse8sIn32_x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse16sIn32_x4-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse8sIn64_x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse16sIn64_x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse32sIn64_x2-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Reverse1sIn8_x16-Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Perm8x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Perm32x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_GetMSBs8x16     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_RecipEst32Ux4   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_RSqrtEst32Ux4   -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_V256to64_0      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V256to64_1      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V256to64_2      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V256to64_3      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_64x4toV256      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V256toV128_0    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V256toV128_1    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_V128HLtoV256    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_AndV256         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_OrV256          -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_XorV256         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NotV256         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ8x32      -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpNEZ16x16     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ32x8      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpNEZ64x4      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add8x32         -Iop_INVALID] = 0 | OP_BITS,
[Iop_Add16x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add32x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Add64x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub8x32         -Iop_INVALID] = 0 | OP_BITS,
[Iop_Sub16x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub32x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Sub64x4         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ8x32       -Iop_INVALID] = 0 | OP_BITS,
[Iop_CmpEQ16x16      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ32x8       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpEQ64x4       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CmpGT8Sx32      -Iop_INVALID] = 0 | OP_INT,
[Iop_CmpGT16Sx16     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT32Sx8      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_CmpGT64Sx4      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_ShlN16x16       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN32x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShlN64x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN16x16       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN32x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_ShrN64x4        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN16x16       -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SarN32x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Max8Sx32        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max16Sx16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max32Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max8Ux32        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max16Ux16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Max32Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min8Sx32        -Iop_INVALID] = 0 | OP_INT,
[Iop_Min16Sx16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min32Sx8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min8Ux32        -Iop_INVALID] = 0 | OP_INT,
[Iop_Min16Ux16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Min32Ux8        -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Mul16x16        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_Mul32x8         -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_MulHi16Ux16     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_MulHi16Sx16     -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd8Ux32       -Iop_INVALID] = 0 | OP_INT,
[Iop_QAdd16Ux16      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QAdd8Sx32       -Iop_INVALID] = 0 | OP_INT,
[Iop_QAdd16Sx16      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub8Ux32       -Iop_INVALID] = 0 | OP_INT,
[Iop_QSub16Ux16      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_QSub8Sx32       -Iop_INVALID] = 0 | OP_INT,
[Iop_QSub16Sx16      -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Avg8Ux32        -Iop_INVALID] = 0 | OP_INT,
[Iop_Avg16Ux16       -Iop_INVALID] = 0 | OP_INT | OP_VEC,
[Iop_Perm32x8        -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CipherV128      -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CipherLV128     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_CipherSV128     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NCipherV128     -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_NCipherLV128    -Iop_INVALID] = 0 | OP_VEC | OP_BITS,
[Iop_SHA512          -Iop_INVALID] = 0 | OP_BITS,
[Iop_SHA256          -Iop_INVALID] = 0 | OP_BITS,
[Iop_Add64Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub64Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Mul64Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Div64Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Add32Fx8        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sub32Fx8        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Mul32Fx8        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Div32Fx8        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sqrt32Fx8       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Sqrt64Fx4       -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RSqrtEst32Fx8   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_RecipEst32Fx8   -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Max32Fx8        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min32Fx8        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Max64Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
[Iop_Min64Fx4        -Iop_INVALID] = 0 | OP_FP | OP_VEC,
