# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.000128 2048 180 1340 145152 11.5598 14.4016 391.512 419.13 836.685 836.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 0.000512 2048 230 1370 34816 3.47328 85.6329 104.754 193.904 193.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 0.000128 2048 440 1540 113152 24.2839 14.3401 407.332 419.091 865.181 865.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.001024 1024 330 1510 3072 2.02826 0.695712 5.35805 42.5587 50.7736 50.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1600 0.000128 512 500 350 126976 7.26 3.41139 28.4583 104.574 143.89 144.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 0.000128 1024 140 1470 110592 14.4812 6.83008 198.11 208.951 428.533 428.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 0.000128 512 430 1300 73728 11.8612 3.40688 56.9533 104.59 177.023 177.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1810 6.4e-05 2048 360 1250 280576 43.5031 28.2996 859.153 838.734 1769.82 1769.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 3.2e-05 512 160 200 591872 24.5058 13.3556 129.898 418.978 586.925 587.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 3.2e-05 4096 260 1630 465920 318.911 141.477 3953.5 4529.79 8944.04 8944.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.000128 2048 180 1340 145152 11.581 14.3933 447.219 418.989 892.264 892.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 0.000512 2048 230 1370 34848 3.48365 99.6434 104.86 208.032 208.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 0.000128 2048 440 1540 112896 24.336 14.3594 465.57 418.946 923.338 923.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.001024 1024 330 1510 2880 1.99962 0.68432 6.06784 41.8305 50.7128 50.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1600 0.000128 512 500 350 124416 7.30285 3.41398 32.1819 103.719 146.801 146.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 0.000128 1024 140 1470 110592 14.4947 6.84442 230.395 208.788 460.68 460.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 0.000128 512 430 1300 73728 11.4713 3.39018 69.1858 102.189 186.444 186.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1810 6.4e-05 2048 360 1250 280512 43.6125 28.3686 978.682 837.524 1888.32 1888.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 3.2e-05 512 160 200 592128 24.4276 13.3775 87.3984 418.812 544.2 544.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 3.2e-05 4096 260 1630 465408 319.664 141.379 4472.52 4204.2 9138.09 9138.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.000128 2048 180 1340 145120 11.5642 14.4031 468.496 419.483 914.029 914.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 0.000512 2048 230 1370 34800 3.47146 104.04 104.827 212.383 212.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 0.000128 2048 440 1540 112640 24.3098 14.354 487.776 419.442 946.019 946.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.001024 1024 330 1510 2560 2.02358 0.686528 5.60758 42.0777 50.5311 50.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1600 0.000128 512 500 350 128000 7.25357 3.41373 34.4788 105.007 150.335 150.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 0.000128 1024 140 1470 110080 14.5892 6.84794 239.632 209.814 471.04 471.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 0.000128 512 430 1300 71680 11.7517 3.39523 70.259 103.299 188.916 189.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1810 6.4e-05 2048 360 1250 280960 43.459 28.3342 1027.22 838.506 1937.65 1937.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 3.2e-05 512 160 200 591360 24.436 13.377 90.953 419.297 548.246 548.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 3.2e-05 4096 260 1630 465920 318.694 141.183 4673.68 4205.72 9339.6 9339.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.000128 2048 180 1340 145152 11.5341 14.4609 436.863 419.453 882.392 882.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 0.000512 2048 230 1370 34752 3.47158 96.5559 104.77 204.842 204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 0.000128 2048 440 1540 112896 24.2038 14.5443 454.616 418.898 912.389 912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.001024 1024 330 1510 3072 2.00275 0.68848 6.31594 42.0516 51.1904 51.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1600 0.000128 512 500 350 122880 7.30214 3.39654 30.9843 103.324 145.187 145.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 0.000128 1024 140 1470 109056 14.5097 6.8257 221.285 208.511 451.294 451.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 0.000128 512 430 1300 73728 11.5869 3.39405 67.2789 103.337 185.805 185.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1810 6.4e-05 2048 360 1250 280320 43.3679 28.5449 955.566 837.373 1864.99 1865.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 3.2e-05 512 160 200 589824 24.4367 13.346 84.8151 418.717 541.493 541.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 3.2e-05 4096 260 1630 463872 318.852 141.011 4344.27 4206.82 9011.27 9011.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.000128 2048 180 1340 145000 11.6367 14.3914 442.355 418.814 887.283 887.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 0.000512 2048 230 1370 34800 3.48458 98.1845 104.808 206.52 206.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 0.000128 2048 440 1540 112800 24.4005 14.3989 461.056 418.771 918.754 918.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.001024 1024 330 1510 2400 2.04266 0.688448 5.0216 41.988 49.8747 49.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1600 0.000128 512 500 350 124800 7.2295 3.40602 31.6953 103.234 145.743 145.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 0.000128 1024 140 1470 108800 14.6035 6.84509 223.279 208.713 453.598 453.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 0.000128 512 430 1300 70400 11.8982 3.40077 64.9211 103.238 183.661 183.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1810 6.4e-05 2048 360 1250 280000 43.7061 28.3783 965.981 837.094 1875.29 1875.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 3.2e-05 512 160 200 592000 24.4211 13.3857 86.2288 418.587 542.803 542.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 3.2e-05 4096 260 1630 465600 319.541 141.288 4404.95 4197.74 9063.86 9064.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.000128 2048 180 1340 145152 11.5664 14.3954 455.788 419.538 901.368 901.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 0.000512 2048 230 1370 34720 3.46726 100.66 104.714 208.885 208.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 0.000128 2048 440 1540 112896 24.2464 14.4768 473.781 418.888 931.52 931.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.001024 1024 330 1510 2688 1.98339 0.675328 5.74208 42.6205 51.1503 51.2677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1600 0.000128 512 500 350 125440 7.21421 3.4017 33.1362 103.669 147.605 147.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 0.000128 1024 140 1470 109312 14.6268 6.83741 230.971 209.545 462.137 462.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 0.000128 512 430 1300 71680 11.4265 3.36701 68.2966 101.27 184.57 184.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1810 6.4e-05 2048 360 1250 280448 43.4501 28.342 992.273 837.303 1901.5 1901.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 3.2e-05 512 160 200 591360 24.3447 13.3571 88.7988 418.68 545.364 545.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 3.2e-05 4096 260 1630 464128 319.162 141.202 4495.45 4205.14 9161.29 9161.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.000128 2048 180 1340 144960 11.5802 14.388 455.338 419.203 900.591 900.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 0.000512 2048 230 1370 34800 3.48768 101.397 104.948 209.876 209.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 0.000128 2048 440 1540 112320 24.2675 14.3561 472.66 417.869 929.286 929.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.001024 1024 330 1510 2880 2.02051 0.691968 6.23213 41.9337 51.0078 51.1276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1600 0.000128 512 500 350 122880 7.32867 3.39984 32.397 103.327 146.637 146.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 0.000128 1024 140 1470 109440 14.5827 6.8488 232.198 209.023 462.813 462.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 0.000128 512 430 1300 69120 11.9786 3.39968 66.1423 103.334 185.066 185.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1810 6.4e-05 2048 360 1250 280320 43.5797 28.5151 997.49 837.815 1907.54 1907.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 3.2e-05 512 160 200 587520 24.4675 13.3503 88.5964 417.64 544.247 544.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 3.2e-05 4096 260 1630 464640 319.934 141.387 4533.81 4206.48 9201.96 9202.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.000128 2048 180 1340 144896 11.5466 14.3521 441.068 418.623 885.672 885.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 0.000512 2048 230 1370 34688 3.46317 97.4582 104.585 205.55 205.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 0.000128 2048 440 1540 112640 24.2096 14.3421 458.52 417.904 915.109 915.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.001024 1024 330 1510 2048 1.97094 0.663456 4.31434 41.0265 48.0989 48.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1600 0.000128 512 500 350 126976 7.27277 3.41197 32.418 104.625 147.91 148.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 0.000128 1024 140 1470 110592 14.4703 6.83418 226.451 209.045 456.959 457.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 0.000128 512 430 1300 73728 11.861 3.40992 68.1911 104.633 188.307 188.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1810 6.4e-05 2048 360 1250 280576 43.479 28.344 965.467 838.02 1875.45 1875.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 3.2e-05 512 160 200 589824 24.3308 13.3289 85.8006 417.663 541.31 541.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 3.2e-05 4096 260 1630 464896 319.416 141.214 4388.36 4208.81 9058.14 9058.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.000128 2048 180 1340 144768 11.5402 14.3671 443.094 418.837 887.921 887.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 0.000512 2048 230 1370 34560 3.46266 98.1402 104.418 206.065 206.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 0.000128 2048 440 1540 112128 24.1502 14.3255 460.066 416.736 915.41 915.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.001024 1024 330 1510 1536 2.00701 0.6656 3.44941 41.0221 47.2692 47.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1600 0.000128 512 500 350 122880 7.30064 3.39568 31.6389 103.299 145.813 145.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 0.000128 1024 140 1470 107520 14.406 6.80115 222.634 206.399 450.399 450.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 0.000128 512 430 1300 61440 11.858 3.3487 57.3377 99.1907 171.954 172.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1810 6.4e-05 2048 360 1250 279552 43.5068 28.2952 969.215 836.905 1878.05 1878.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 3.2e-05 512 160 200 583680 24.4606 13.2816 85.5506 416.369 539.848 539.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 3.2e-05 4096 260 1630 463872 319.14 141.039 4422.92 4204.28 9087.72 9087.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.000128 2048 180 1340 144800 11.5917 14.4002 471.411 419.09 916.577 916.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 0.000512 2048 230 1370 34600 3.47136 105.589 104.542 213.644 213.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 0.000128 2048 440 1540 112000 24.2818 14.3974 489.46 416.898 945.17 945.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.001024 1024 330 1510 1600 2.08806 0.690144 3.8655 42.8744 49.648 49.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1600 0.000128 512 500 350 121600 7.38739 3.39968 33.6415 103.298 147.914 148.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 0.000128 1024 140 1470 105600 14.601 6.81574 235.257 206.39 463.218 463.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 0.000128 512 430 1300 64000 12.3792 3.40378 64.5649 103.311 183.878 184.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1810 6.4e-05 2048 360 1250 280000 43.6087 28.3649 1033.21 837.363 1942.68 1942.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 3.2e-05 512 160 200 588800 24.2427 13.3212 92.5237 416.506 546.775 546.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 3.2e-05 4096 260 1630 464000 320.314 141.446 4712.26 4207.51 9381.87 9382.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.000128 2048 180 1340 144384 11.5343 14.3607 555.954 418.342 1000.27 1000.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 0.000512 2048 230 1370 34560 3.46317 123.025 104.598 231.131 231.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 0.000128 2048 440 1540 112640 24.2416 14.3462 579.039 418.3 1036.06 1036.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.001024 1024 330 1510 2048 1.98691 0.66608 5.39507 40.9547 49.1296 49.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1600 0.000128 512 500 350 122880 7.49126 3.41296 40.0178 104.727 155.837 155.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 0.000128 1024 140 1470 110592 14.4928 6.83005 285.704 209.236 516.422 516.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 0.000128 512 430 1300 65536 11.568 3.34643 76.7655 99.2402 191.136 191.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1810 6.4e-05 2048 360 1250 278528 43.4368 28.3054 1208.71 835.731 2116.32 2116.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 3.2e-05 512 160 200 589824 24.3187 13.3222 109.082 417.797 564.709 564.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 3.2e-05 4096 260 1630 462848 318.557 140.864 5503.73 4202.57 10166.1 10166.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1490 0.000128 2048 180 1350 145024 11.5487 14.3639 384.106 423.156 833.259 833.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 0.000512 2048 230 1365 34880 3.47626 84.731 105.826 194.078 194.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1220 0.000128 2048 440 1545 112640 24.3361 14.3973 481.422 423.119 943.405 943.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 0.001024 1024 330 1515 3328 2.00637 0.69664 5.85827 44.8194 53.5133 53.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1600 0.000128 512 500 345 128000 7.21523 3.412 27.8272 105.581 144.22 144.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 650 0.000128 1024 140 1470 111104 14.5072 6.87101 196.662 211.65 429.851 429.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 900 0.000128 512 430 1305 75776 11.6631 3.41187 60.0448 105.589 180.919 181.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1810 6.4e-05 2048 360 1245 281344 43.4584 28.3218 1418.66 845.966 2336.55 2336.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1750 3.2e-05 512 160 195 590848 24.61 13.3595 144.39 423.068 605.615 605.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 950 3.2e-05 4096 260 1635 465408 319.762 141.099 7543.98 4260.91 12266.1 12266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 0.000128 2048 180 1350 145040 11.6286 14.3865 392.431 419.375 837.907 837.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 0.000512 2048 230 1365 34880 3.49184 85.2329 104.9 193.669 193.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 0.000128 2048 440 1545 112640 24.4228 14.3667 405.383 419.329 863.637 863.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 0.001024 1024 330 1515 3200 1.9983 0.68608 5.70957 43.4583 51.9849 52.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1600 0.000128 512 500 345 128000 7.27085 3.42278 27.9897 104.98 143.849 143.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 0.000128 1024 140 1470 110720 14.5908 6.84093 199.48 209.755 430.83 430.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 0.000128 512 430 1305 76800 11.6911 3.42016 61.6835 104.991 182 182.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1810 6.4e-05 2048 360 1245 281280 43.6322 28.4286 849.497 838.384 1760.08 1760.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1750 3.2e-05 512 160 195 591360 24.613 13.3919 152.19 419.27 609.656 609.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 3.2e-05 4096 260 1635 465280 321.017 141.473 8107.42 4210.14 12780.4 12780.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.000128 2048 180 1350 145056 11.5799 14.4671 389.112 419.115 834.358 834.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 0.000512 2048 230 1365 34848 3.47341 84.638 104.739 192.898 192.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 0.000128 2048 440 1545 112512 24.3011 14.379 401.018 418.304 858.142 858.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 0.001024 1024 330 1515 3072 2.00106 0.686016 5.52803 42.2262 50.578 50.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1600 0.000128 512 500 345 127488 7.18829 3.40787 27.7438 104.208 142.742 142.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 0.000128 1024 140 1470 110592 14.5237 6.8376 197.519 209.242 428.284 428.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 0.000128 512 430 1305 73728 11.6113 3.40173 59.3351 103.19 177.753 177.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1810 6.4e-05 2048 360 1245 281088 43.4493 28.3172 843.188 837.329 1752.43 1752.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 3.2e-05 512 160 195 589824 24.6081 13.3635 126.361 418.231 582.757 582.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 3.2e-05 4096 260 1635 465408 319.493 141.172 6658.48 4204.57 11324.1 11324.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.000128 2048 180 1350 145040 11.61 14.4282 399.212 419.028 844.36 844.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 0.000512 2048 230 1365 34832 3.48365 86.8925 104.737 195.158 195.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 0.000128 2048 440 1545 112448 24.3889 14.3676 411.576 418.392 868.866 868.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.001024 1024 330 1515 3136 2.00803 0.688128 5.71533 42.1297 50.6777 50.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1600 0.000128 512 500 345 127232 7.29114 3.41811 28.5689 104.742 144.203 144.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 0.000128 1024 140 1470 110208 14.5844 6.84208 202.21 209.285 433.08 433.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 0.000128 512 430 1305 75264 11.5776 3.40461 61.8119 103.556 180.562 180.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1810 6.4e-05 2048 360 1245 280896 43.6185 28.3368 867.022 837.653 1776.76 1776.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 3.2e-05 512 160 195 589568 24.5477 13.3761 75.3618 418.302 531.777 531.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 3.2e-05 4096 260 1635 465024 320.28 141.488 3990.78 4205.87 8658.76 8659.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.000128 2048 180 1350 145024 11.5659 14.5087 409.414 419.143 854.714 854.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 0.000512 2048 230 1365 34816 3.47546 88.3538 104.716 196.588 196.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 0.000128 2048 440 1545 112640 24.3128 14.3918 421.645 419.101 879.579 879.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.001024 1024 330 1515 3072 2.02637 0.695744 5.75424 42.64 51.2465 51.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1600 0.000128 512 500 345 126976 7.26934 3.40842 29.3146 104.574 144.748 144.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 0.000128 1024 140 1470 110592 14.4667 6.82845 205.144 208.96 435.554 435.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 0.000128 512 430 1305 73728 11.866 3.41523 59.6041 104.587 179.681 179.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1810 6.4e-05 2048 360 1245 281088 43.4176 28.3278 888.469 838.021 1798.37 1798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 3.2e-05 512 160 195 589824 24.6014 13.3626 77.2393 418.99 534.381 534.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 3.2e-05 4096 260 1635 464896 319.624 141.169 4078.6 4213.19 8752.9 8753.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.000128 2048 180 1350 145008 11.5835 14.3841 462.525 418.924 907.499 907.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 0.000512 2048 230 1365 34848 3.4897 101.671 104.806 210.012 210.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 0.000128 2048 440 1545 112320 24.3878 14.3749 476.728 418.882 934.504 934.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.001024 1024 330 1515 2880 1.99878 0.687744 6.24586 41.7458 50.806 50.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1600 0.000128 512 500 345 126720 7.18157 3.41517 33.4477 103.707 147.941 148.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 0.000128 1024 140 1470 109440 14.577 6.84294 233.043 208.753 463.377 463.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 0.000128 512 430 1305 73728 11.469 3.39053 70.9463 102.171 188.189 188.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1810 6.4e-05 2048 360 1245 281088 43.5369 28.3464 1000.5 837.402 1909.91 1910.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 3.2e-05 512 160 195 589824 24.6015 13.3864 86.882 418.741 543.797 543.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 3.2e-05 4096 260 1635 465408 319.483 141.398 4571.95 4203.34 9236.52 9236.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.000128 2048 180 1350 144960 11.5676 14.4484 452.236 419.181 897.52 897.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 0.000512 2048 230 1365 34800 3.47331 99.3935 104.712 207.625 207.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 0.000128 2048 440 1545 112640 24.3175 14.4445 467.883 419.143 925.921 926.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.001024 1024 330 1515 3200 1.99699 0.68816 6.86115 43.1249 52.7974 52.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1600 0.000128 512 500 345 128000 7.25293 3.41552 33.0133 104.928 148.795 148.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 0.000128 1024 140 1470 110080 14.5818 6.84237 229.508 209.658 460.751 460.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 0.000128 512 430 1305 71680 11.7642 3.39747 67.4919 103.226 186.098 186.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1810 6.4e-05 2048 360 1245 280960 43.4668 28.3212 978.08 837.88 1887.89 1888.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 3.2e-05 512 160 195 591360 24.423 13.3755 84.7946 418.993 541.771 541.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 3.2e-05 4096 260 1635 464640 319.668 141.332 4444.66 4209.55 9115.57 9115.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.000128 2048 180 1350 144960 11.5236 14.3708 482.047 419.352 927.374 927.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 0.000512 2048 230 1365 34752 3.47136 105.402 104.702 213.619 213.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 0.000128 2048 440 1545 112128 24.2514 14.3776 494.948 418.798 952.507 952.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.001024 1024 330 1515 3072 2.00435 0.687776 6.69926 42.864 52.3825 52.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1600 0.000128 512 500 345 125952 7.11574 3.39667 34.8128 103.3 148.809 148.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 0.000128 1024 140 1470 109056 14.5045 6.82186 242.078 208.452 472.013 472.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 0.000128 512 430 1305 73728 11.5795 3.39392 73.902 103.312 192.399 192.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1810 6.4e-05 2048 360 1245 280320 43.3767 28.3041 1039.1 837.153 1948.06 1948.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 3.2e-05 512 160 195 589824 24.3975 13.3463 90.6839 418.62 547.228 547.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 3.2e-05 4096 260 1635 463872 318.67 140.997 4729.89 4205.89 9395.77 9396.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.000128 2048 180 1350 144800 11.6069 14.4375 477.276 419.205 922.607 922.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 0.000512 2048 230 1365 34800 3.4816 104.632 104.866 213.024 213.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 0.000128 2048 440 1545 112000 24.4047 14.3817 489.885 419.157 947.963 948.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.001024 1024 330 1515 3200 2.00294 0.685632 7.03971 41.8272 51.6867 51.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1600 0.000128 512 500 345 124800 7.23069 3.40371 34.2782 103.323 148.417 148.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 0.000128 1024 140 1470 108800 14.6091 6.95312 238.963 208.599 469.286 469.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 0.000128 512 430 1305 70400 11.8956 3.40582 70.0538 103.34 188.902 189.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1810 6.4e-05 2048 360 1245 280800 43.6076 28.3892 1031.86 837.882 1941.87 1941.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 3.2e-05 512 160 195 588800 24.6242 13.3904 89.88 418.974 547.054 547.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 3.2e-05 4096 260 1635 464000 320.288 141.525 4693.61 4210.3 9366.07 9366.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.000128 2048 180 1350 144928 11.5509 14.3667 482.296 419.537 927.834 927.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 0.000512 2048 230 1365 34720 3.46666 105.1 104.673 213.282 213.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 0.000128 2048 440 1545 112000 24.2901 14.3705 494.88 418.89 952.562 952.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.001024 1024 330 1515 2688 1.98416 0.675648 6.06643 41.3307 50.1812 50.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1600 0.000128 512 500 345 125440 7.21299 3.40173 34.6836 103.664 149.149 149.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 0.000128 1024 140 1470 109312 14.6147 7.07459 241.957 209.538 473.342 473.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 0.000128 512 430 1305 71680 11.4343 3.3727 71.7852 101.271 188.077 188.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1810 6.4e-05 2048 360 1245 280448 43.4206 28.4979 1038.99 837.291 1948.34 1948.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 3.2e-05 512 160 195 587776 24.6152 13.3612 90.1302 418.683 546.972 547.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 3.2e-05 4096 260 1635 464128 318.999 141.205 4737.65 4205.18 9403.36 9403.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.000128 2048 180 1350 144720 11.5814 14.5179 471.864 418.857 916.9 916.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 0.000512 2048 230 1365 34800 3.49389 103.344 104.823 211.703 211.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 0.000128 2048 440 1545 111360 24.3449 14.3688 482.372 417.81 939.026 939.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.001024 1024 330 1515 2880 2.02163 0.686816 6.47645 42.7656 52.0768 52.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1600 0.000128 512 500 345 122880 7.32342 3.40339 33.3291 103.245 147.48 147.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 0.000128 1024 140 1470 109440 14.5928 6.84237 238.121 208.847 468.563 468.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 0.000128 512 430 1305 69120 11.9785 3.40131 68.0372 103.254 186.886 187.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1810 6.4e-05 2048 360 1245 280320 43.5686 28.3914 1020.63 837.12 1929.85 1929.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 3.2e-05 512 160 195 587520 24.4332 13.3483 88.3924 417.296 543.653 543.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 3.2e-05 4096 260 1635 464640 319.792 141.365 4683.7 4221.66 9366.85 9367.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.000128 2048 180 1350 144640 11.5475 14.3764 450.932 418.98 895.914 895.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 0.000512 2048 230 1365 34688 3.47136 98.818 104.63 206.961 207.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 0.000128 2048 440 1545 111616 24.2678 14.3283 463.861 418.261 920.848 920.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.001024 1024 330 1515 2048 1.97322 0.659648 4.46694 40.8051 48.0332 48.1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1600 0.000128 512 500 345 126976 7.27546 3.40797 33.0225 104.708 148.596 148.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 0.000128 1024 140 1470 110592 14.4651 6.8319 229.887 209.218 460.559 460.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 0.000128 512 430 1305 73728 11.8514 3.40768 69.3669 104.722 189.558 189.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1810 6.4e-05 2048 360 1245 280576 43.4189 28.2949 979.109 838.733 1889.69 1889.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 3.2e-05 512 160 195 585728 24.6908 13.3257 84.4814 418.018 540.696 540.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 3.2e-05 4096 260 1635 464896 319.298 141.208 4488.56 4217.92 9167.32 9167.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.000128 2048 180 1350 144768 11.5315 14.3527 530.217 418.802 974.982 975.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 0.000512 2048 230 1365 34560 3.45795 115.37 104.368 223.239 223.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 0.000128 2048 440 1545 110592 24.2975 14.3233 537.53 416.693 992.977 993.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.001024 1024 330 1515 1536 2.00192 0.663264 4.09485 40.7544 47.6428 47.7565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1600 0.000128 512 500 345 122880 7.30182 3.40102 37.5751 103.293 151.752 151.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 0.000128 1024 140 1470 107520 14.4082 6.8096 262.843 206.374 490.589 490.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 0.000128 512 430 1305 61440 11.8801 3.35155 68.0626 99.1827 182.687 182.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1810 6.4e-05 2048 360 1245 279552 43.4713 28.3021 1137.64 836.809 2046.35 2046.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 3.2e-05 512 160 195 583680 24.4555 13.2791 99.0574 416.324 553.299 553.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 3.2e-05 4096 260 1635 463872 319.03 141.035 5192.36 4204.98 9857.75 9858.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.000128 2048 180 1350 144800 11.5937 14.4444 529.915 419.426 975.459 975.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 0.000512 2048 230 1365 34600 3.47341 116.204 104.59 224.312 224.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 0.000128 2048 440 1545 110400 24.4183 14.3503 536.65 417.235 992.783 992.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.001024 1024 330 1515 3200 2.01114 0.688608 8.17171 41.8405 52.8407 52.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1600 0.000128 512 500 345 121600 7.39466 3.40659 37.5014 103.382 151.87 152.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 0.000128 1024 140 1470 105600 14.6029 6.81779 259.089 206.563 487.231 487.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 0.000128 512 430 1305 64000 12.3733 3.40752 71.7766 103.396 191.169 191.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1810 6.4e-05 2048 360 1245 280000 43.5959 28.3566 1139.71 838.059 2049.86 2049.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 3.2e-05 512 160 195 582400 24.5879 13.3203 99.4523 416.85 554.392 554.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 3.2e-05 4096 260 1635 464000 320.332 141.441 5231.39 4210.83 9904.32 9904.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.000128 2048 180 1350 144384 11.5326 14.3605 483.463 418.344 927.78 927.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 0.000512 2048 230 1365 34560 3.47366 105.681 104.558 213.755 213.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 0.000128 2048 440 1545 110592 24.4302 14.3849 492.776 418.361 950.084 950.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.001024 1024 330 1515 2048 1.98592 0.66736 5.05686 40.9586 48.7938 48.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1600 0.000128 512 500 345 122880 7.49376 3.41232 34.4308 104.721 150.242 150.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 0.000128 1024 140 1470 110592 14.5031 6.82627 246.057 209.24 476.791 476.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 0.000128 512 430 1305 65536 11.5582 3.34941 66.0897 99.2366 180.449 180.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1810 6.4e-05 2048 360 1245 278528 43.4332 28.2974 1038.19 835.716 1945.77 1945.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 3.2e-05 512 160 195 581632 24.7955 14.5925 90.0706 417.798 547.449 547.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 3.2e-05 4096 260 1635 462848 318.61 140.907 4767.6 4199.65 9427.1 9427.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1490 0.000128 2048 180 1340 145088 11.5556 14.4343 364.65 419.039 809.757 809.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 0.000512 2048 230 1380 34848 3.48688 81.0771 104.833 189.44 189.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 0.000128 2048 440 1540 112640 24.2973 14.3386 430.208 418.991 887.964 888.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 0.001024 1024 330 1520 3328 2.00995 0.694272 5.6089 43.8657 52.303 52.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1600 0.000128 512 500 360 124928 7.35981 3.40928 26.4904 104.554 141.997 142.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 0.000128 1024 140 1480 110080 14.5616 6.83491 186.737 209.589 417.884 418.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 900 0.000128 512 430 1300 75776 11.6687 3.40784 56.7054 104.564 176.561 176.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1810 6.4e-05 2048 360 1260 280576 43.4999 28.4277 1380.08 837.721 2289.86 2289.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1750 3.2e-05 512 160 200 590848 24.5561 13.3562 149.794 419.386 607.273 607.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 950 3.2e-05 4096 260 1640 464384 320.388 141.17 7500.37 4212.49 12174.8 12175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.000128 2048 180 1340 145120 11.6129 14.4429 409.926 419.095 855.157 855.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 0.000512 2048 230 1380 34840 3.4857 90.984 104.837 199.351 199.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 0.000128 2048 440 1540 112640 24.3928 14.3796 426.813 419.056 884.766 884.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 0.001024 1024 330 1520 2880 2.0151 0.68736 5.51245 42.265 50.6124 50.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1600 0.000128 512 500 360 125440 7.39792 3.42045 30.1531 104.91 146.066 146.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 0.000128 1024 140 1480 110080 14.641 6.84374 210.3 209.615 441.557 441.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 0.000128 512 430 1300 76800 11.6763 3.41994 65.4551 104.921 185.681 185.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1810 6.4e-05 2048 360 1260 280640 43.6162 28.3482 901.587 837.826 1811.51 1811.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1750 3.2e-05 512 160 200 591360 24.6023 13.3831 158.667 418.993 615.832 615.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 3.2e-05 4096 260 1640 464640 321.315 141.505 8180.89 4211.13 12855.2 12855.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.000128 2048 180 1340 145152 11.5788 14.3737 383.42 419.521 828.973 829.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 0.000512 2048 230 1380 34848 3.48467 85.3781 104.965 193.87 193.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 0.000128 2048 440 1540 112512 24.2788 14.6862 397.644 418.709 855.446 855.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 0.001024 1024 330 1520 3072 1.99904 0.68608 5.59059 43.2378 51.6465 51.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1600 0.000128 512 500 360 124416 7.35862 3.40378 27.8951 104.308 143.149 143.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 0.000128 1024 140 1480 109824 14.5793 6.836 195.621 209.449 426.639 426.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 0.000128 512 430 1300 73728 11.6082 3.39744 58.2954 103.294 176.805 176.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1810 6.4e-05 2048 360 1260 280320 43.5001 28.3822 840.702 838.168 1750.88 1750.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 3.2e-05 512 160 200 589824 24.6338 13.3605 122.387 418.635 579.204 579.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 3.2e-05 4096 260 1640 463872 320.42 141.328 6289.44 4231.63 10983.1 10983.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.000128 2048 180 1340 145040 11.6091 14.3795 389.347 419.382 834.804 834.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 0.000512 2048 230 1380 34832 3.49024 86.4897 104.942 194.964 195.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 0.000128 2048 440 1540 112448 24.3718 14.3899 403.775 418.74 861.408 861.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.001024 1024 330 1520 3136 2.00922 0.688192 5.7703 42.1021 50.7039 50.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1600 0.000128 512 500 360 125440 7.38749 3.41776 29.0063 104.832 144.824 144.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 0.000128 1024 140 1480 109312 14.648 6.84442 197.73 209.458 428.84 428.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 0.000128 512 430 1300 75264 11.5756 3.4072 60.9523 103.638 179.78 179.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1810 6.4e-05 2048 360 1260 280448 43.6328 28.3402 856.276 838.348 1766.73 1766.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 3.2e-05 512 160 200 589568 24.5438 13.3755 77.232 418.641 533.979 534.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 3.2e-05 4096 260 1640 464128 321.048 141.553 3918.41 4214.2 8595.55 8595.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.000128 2048 180 1340 145024 11.5569 14.401 393.71 419.192 838.942 839.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 0.000512 2048 230 1380 34816 3.48752 86.2351 104.855 194.621 194.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 0.000128 2048 440 1540 112640 24.2953 14.367 407.853 419.149 865.802 865.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.001024 1024 330 1520 3072 2.02992 0.69584 5.56515 43.4549 51.8803 52.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1600 0.000128 512 500 360 124928 7.36438 3.41114 28.9638 104.594 144.521 144.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 0.000128 1024 140 1480 109568 14.5396 6.82957 197.564 208.982 428.078 428.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 0.000128 512 430 1300 73728 11.8618 3.41446 57.67 104.604 177.767 177.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1810 6.4e-05 2048 360 1260 280576 43.4766 28.33 866.698 837.965 1776.61 1776.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 3.2e-05 512 160 200 589824 24.5486 13.3591 77.4236 419.043 534.561 534.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 3.2e-05 4096 260 1640 463872 320.319 141.292 3952.11 4214.23 8628.29 8628.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.000128 2048 180 1340 145008 11.5805 14.384 483.385 419.344 928.775 928.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 0.000512 2048 230 1380 34776 3.47955 107.785 104.847 216.154 216.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 0.000128 2048 440 1540 112320 24.3732 14.3614 500.288 419.302 958.453 958.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.001024 1024 330 1520 2880 1.99398 0.679936 6.54829 41.6107 50.9593 51.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1600 0.000128 512 500 360 122112 7.41728 3.4081 35.2546 103.81 150.074 150.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 0.000128 1024 140 1480 109440 14.6001 6.8425 246.675 208.969 477.239 477.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 0.000128 512 430 1300 69120 11.8099 3.38752 69.9684 102.279 187.656 187.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1810 6.4e-05 2048 360 1260 280512 43.5693 28.3542 1058.46 838.232 1968.75 1968.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 3.2e-05 512 160 200 589824 24.5828 13.3857 94.6797 419.168 552 552.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 3.2e-05 4096 260 1640 464256 320.2 141.478 4789.61 4212.36 9463.98 9464.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.000128 2048 180 1340 144864 11.5696 14.448 336.432 419.536 782.07 782.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 0.000512 2048 230 1380 34704 3.47136 75.2251 104.845 183.584 183.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 0.000128 2048 440 1540 111744 24.2322 14.369 347.263 417.944 803.939 804.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.001024 1024 330 1520 2304 1.96211 0.660672 3.98899 40.8215 47.5658 47.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1600 0.000128 512 500 360 119808 7.35082 3.38221 24.3307 102.314 137.568 137.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 0.000128 1024 140 1480 108288 14.4608 6.8167 170.779 207.52 399.731 399.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 0.000128 512 430 1300 64512 11.6372 3.35117 45.9459 99.2317 160.375 160.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1810 6.4e-05 2048 360 1260 279936 43.4856 28.3287 735.292 838.44 1645.68 1645.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 3.2e-05 512 160 200 585216 24.5663 13.3366 65.9632 417.678 521.728 521.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 3.2e-05 4096 260 1640 463104 320.358 141.506 3317.04 4238.59 8017.82 8018.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.000128 2048 180 1340 145120 11.5572 14.3974 464.253 419.177 909.469 909.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 0.000512 2048 230 1380 34800 3.48915 103.313 104.831 211.677 211.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 0.000128 2048 440 1540 112640 24.3124 14.3974 483.932 419.127 941.901 942.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.001024 1024 330 1520 2560 2.02922 0.688256 5.67053 42.0129 50.5296 50.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1600 0.000128 512 500 360 125440 7.39254 3.41632 34.6933 104.931 150.618 150.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 0.000128 1024 140 1480 110080 14.5943 6.84829 238.113 209.654 469.369 469.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 0.000128 512 430 1300 71680 11.7607 3.39821 69.6876 103.227 188.285 188.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1810 6.4e-05 2048 360 1260 280320 43.4815 28.3286 1022.59 837.865 1932.4 1932.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 3.2e-05 512 160 200 591360 24.4057 13.3767 90.9776 418.985 547.925 548.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 3.2e-05 4096 260 1640 464640 319.497 141.301 4638.57 4209.49 9309.22 9309.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.000128 2048 180 1340 144640 11.5356 14.3522 323.915 418.542 768.423 768.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 0.000512 2048 230 1380 34720 3.49798 72.6082 104.837 180.988 181.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 0.000128 2048 440 1540 111360 24.1562 14.3135 334.723 415.921 789.247 789.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.001024 1024 330 1520 2560 2.03408 0.693792 4.31686 40.5962 47.7714 47.8968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1600 0.000128 512 500 360 122880 7.30106 3.39914 24.2348 103.27 138.386 138.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 0.000128 1024 140 1480 107520 14.3911 6.79776 163.918 206.336 391.602 391.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 0.000128 512 430 1300 71680 11.745 3.39754 49.3822 103.28 168.021 168.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1810 6.4e-05 2048 360 1260 280320 43.4056 28.3647 712.569 838.097 1622.56 1622.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 3.2e-05 512 160 200 588800 24.5797 13.3571 64.0299 419.051 521.199 521.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 3.2e-05 4096 260 1640 463360 319.861 141.31 3213.84 4236.65 7911.99 7912.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.000128 2048 180 1340 144960 11.5408 14.362 434.749 419.053 879.788 879.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 0.000512 2048 230 1380 34752 3.47581 97.3066 104.746 205.576 205.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 0.000128 2048 440 1540 112128 24.2628 14.3475 451.969 418.498 909.211 909.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.001024 1024 330 1520 3072 2.00099 0.688128 6.49475 43.0636 52.3729 52.4936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1600 0.000128 512 500 360 122880 7.2959 3.39581 31.9674 103.227 146.067 146.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 0.000128 1024 140 1480 109056 14.5137 6.82454 222.374 208.311 452.186 452.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 0.000128 512 430 1300 73728 11.5874 3.39837 67.5094 103.239 185.952 186.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1810 6.4e-05 2048 360 1260 279552 43.4454 28.2952 954.756 836.572 1863.2 1863.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 3.2e-05 512 160 200 589824 24.4145 13.3502 85.4952 418.325 541.775 541.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 3.2e-05 4096 260 1640 462336 319.73 141.209 4342.58 4217.18 9021.04 9021.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.000128 2048 180 1340 144768 11.5528 14.3569 310.206 418.8 754.998 755.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 0.000512 2048 230 1380 34560 3.46931 69.4723 104.493 177.477 177.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 0.000128 2048 440 1540 110592 24.28 14.5121 318.773 416.69 774.385 774.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.001024 1024 330 1520 1536 2.00125 0.66672 2.64115 40.7525 46.1907 46.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1600 0.000128 512 500 360 122880 7.29754 3.39763 23.1959 103.288 137.361 137.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 0.000128 1024 140 1480 107520 14.4081 6.79981 157.588 206.38 385.331 385.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 0.000128 512 430 1300 61440 11.8727 3.34774 40.6017 99.187 155.218 155.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1810 6.4e-05 2048 360 1260 279552 43.519 28.3705 680.697 836.818 1589.54 1589.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 3.2e-05 512 160 200 583680 24.464 13.2819 60.8076 416.327 515.063 515.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 3.2e-05 4096 260 1640 460800 322.132 141.516 3076.09 4221.52 7761.58 7761.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.000128 2048 180 1340 144800 11.6265 14.4677 454.894 418.879 899.947 900.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 0.000512 2048 230 1380 34700 3.47117 101.39 104.64 209.547 209.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 0.000128 2048 440 1540 112000 24.4067 14.3757 471.321 418.832 929.077 929.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.001024 1024 330 1520 2400 2.04694 0.689888 5.29853 41.8052 49.969 50.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1600 0.000128 512 500 360 121600 7.40157 3.40506 33.1972 103.251 147.436 147.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 0.000128 1024 140 1480 108800 14.588 6.84646 231.072 208.436 461.105 461.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 0.000128 512 430 1300 70400 11.8917 3.40227 67.1584 103.255 185.921 186.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1810 6.4e-05 2048 360 1260 280000 43.6802 28.4385 999.127 837.216 1908.6 1908.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 3.2e-05 512 160 200 588800 24.6229 13.3857 89.1349 418.643 545.971 546.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 3.2e-05 4096 260 1640 464000 320.236 141.521 4532.08 4212.44 9206.62 9206.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.000128 2048 180 1340 144800 11.5958 14.3784 320.839 419.426 766.318 766.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 0.000512 2048 230 1380 34600 3.47411 71.4191 104.704 179.639 179.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 0.000128 2048 440 1540 110400 24.4259 14.3462 328.077 417.23 784.206 784.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.001024 1024 330 1520 1600 2.08845 0.688128 2.86525 41.8409 47.611 47.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1600 0.000128 512 500 360 121600 7.39824 3.40454 23.777 103.384 138.143 138.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 0.000128 1024 140 1480 105600 14.616 6.81574 158.885 206.561 387.033 387.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 0.000128 512 430 1300 64000 12.3684 3.40707 43.4991 103.391 162.874 163.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1810 6.4e-05 2048 360 1260 280000 43.5986 28.3431 703.083 838.049 1613.21 1613.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 3.2e-05 512 160 200 582400 24.6231 13.3161 62.626 416.85 517.601 517.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 3.2e-05 4096 260 1640 464000 320.281 141.44 3178.32 4212.71 7853.07 7853.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.000128 2048 180 1340 144928 11.5517 14.3792 583.397 419.186 1028.59 1028.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 0.000512 2048 230 1380 34720 3.47856 129.278 104.708 237.506 237.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 0.000128 2048 440 1540 112000 24.2987 14.4124 601.356 418.608 1058.82 1058.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.001024 1024 330 1520 2688 1.98304 0.673984 7.41437 41.3086 51.5111 51.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1600 0.000128 512 500 360 121856 7.3984 3.40147 42.4694 103.58 157.035 157.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 0.000128 1024 140 1480 109312 14.6069 6.83638 296.431 209.359 527.39 527.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 0.000128 512 430 1300 71680 11.4237 3.36579 87.4399 101.189 203.633 203.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1810 6.4e-05 2048 360 1260 279552 43.4879 28.3775 1270.02 836.587 2178.6 2178.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 3.2e-05 512 160 200 587776 24.6248 13.362 113.897 419.001 571.072 571.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 3.2e-05 4096 260 1640 462336 320.611 141.439 5729.26 4214.77 10406.4 10406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.000128 2048 180 1340 144704 11.5241 14.3972 376.927 418.885 821.814 821.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 0.000512 2048 230 1380 34496 3.47091 83.7181 104.406 191.638 191.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 0.000128 2048 440 1540 111104 24.3862 14.3696 388.428 418.844 846.157 846.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.001024 1024 330 1520 1792 1.93536 0.650272 3.55898 40.2694 46.5412 46.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1600 0.000128 512 500 360 114688 7.47792 3.36675 26.5965 101.252 138.88 139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 0.000128 1024 140 1480 107520 14.4819 6.94358 190.631 207.109 419.324 419.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 0.000128 512 430 1300 57344 11.7071 3.26253 46.2734 96.4564 157.909 158.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1810 6.4e-05 2048 360 1260 279552 43.4414 28.3832 828.256 836.931 1737.14 1737.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 3.2e-05 512 160 200 587776 24.605 13.3489 75.4413 418.42 531.998 532.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 3.2e-05 4096 260 1640 462336 319.968 141.253 3774.04 4218.81 8454.39 8454.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.000128 2048 180 1340 144960 11.5759 14.3702 556.864 418.751 1001.64 1001.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 0.000512 2048 230 1380 34680 3.47344 123.656 104.597 231.769 231.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 0.000128 2048 440 1540 111360 24.3536 14.3717 571.242 417.429 1027.53 1027.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.001024 1024 330 1520 2880 2.02323 0.688128 7.57722 42.7622 53.18 53.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1600 0.000128 512 500 360 122880 7.32266 3.40202 41.1108 103.217 155.234 155.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 0.000128 1024 140 1480 109440 14.5851 6.84314 283.731 208.8 514.115 514.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 0.000128 512 430 1300 69120 11.9784 3.40582 81.1213 103.229 199.949 200.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1810 6.4e-05 2048 360 1260 280320 43.5462 28.3684 1217.03 836.936 2126.02 2126.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 3.2e-05 512 160 200 587520 24.4421 13.3484 109.401 417.194 564.567 564.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 3.2e-05 4096 260 1640 462720 321.148 141.574 5516.6 4212.22 10191.9 10192.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.000128 2048 180 1340 144960 11.5667 14.4034 378.022 419.579 823.652 823.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 0.000512 2048 230 1380 34560 3.47258 83.9804 104.722 192.217 192.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 0.000128 2048 440 1540 111360 24.3117 14.592 388.562 418.248 845.843 845.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.001024 1024 330 1520 1920 2.0703 0.691968 3.75091 41.9727 48.6162 48.7322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1600 0.000128 512 500 360 122880 7.31094 3.40205 28.1318 103.422 142.449 142.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 0.000128 1024 140 1480 107520 14.4198 6.80848 189.415 206.635 417.434 417.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 0.000128 512 430 1300 61440 12.5416 3.40246 48.9402 103.429 168.533 168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1810 6.4e-05 2048 360 1260 278400 43.4981 28.3515 820.593 835.679 1728.26 1728.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 3.2e-05 512 160 200 583680 24.6396 13.3424 73.7658 417.784 529.716 529.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 3.2e-05 4096 260 1640 460800 320.371 141.233 3717.33 4208.74 8388 8388.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.000128 2048 180 1340 144640 11.5366 14.3797 538.375 418.918 983.291 983.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 0.000512 2048 230 1380 34688 3.47178 119.904 104.738 228.157 228.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 0.000128 2048 440 1540 111616 24.2661 14.3256 555.68 418.181 1012.58 1012.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.001024 1024 330 1520 2048 1.96922 0.660448 5.41741 40.8022 48.9796 49.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1600 0.000128 512 500 360 122880 7.48157 3.40992 39.8876 104.692 155.648 155.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 0.000128 1024 140 1480 108544 14.6216 6.828 272.228 209.181 503.018 503.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 0.000128 512 430 1300 73728 11.8521 3.40998 83.9454 104.701 204.121 204.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1810 6.4e-05 2048 360 1260 280576 43.4316 28.3295 1182.33 838.597 2092.83 2092.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 3.2e-05 512 160 200 585728 24.6876 13.3244 105.949 417.934 562.079 562.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 3.2e-05 4096 260 1640 462848 320.734 141.39 5375.94 4222.44 10060.8 10061.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.000128 2048 180 1340 144384 11.5456 14.3518 363.626 418.204 807.807 807.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 0.000512 2048 230 1380 34560 3.4753 80.7711 104.644 188.933 188.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 0.000128 2048 440 1540 110592 24.4432 14.3875 372.661 418.166 829.789 829.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.001024 1024 330 1520 2048 1.98851 0.665568 3.9089 40.9436 47.6292 47.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1600 0.000128 512 500 360 122880 7.49837 3.41194 26.9322 104.683 142.708 142.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 0.000128 1024 140 1480 106496 14.7962 6.87299 180.621 209.172 411.617 411.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 0.000128 512 430 1300 65536 11.5597 3.3457 50.3024 99.2066 164.629 164.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1810 6.4e-05 2048 360 1260 278528 43.436 28.2512 791.99 835.47 1699.28 1699.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 3.2e-05 512 160 200 581632 24.7792 13.3243 70.8486 417.664 526.796 526.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 3.2e-05 4096 260 1640 458752 322.258 141.413 3580.46 4236.83 8281.28 8281.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.000128 2048 180 1340 144768 11.5301 14.3708 471.158 419.085 916.221 916.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 0.000512 2048 230 1380 34560 3.46989 103.988 104.564 212.064 212.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 0.000128 2048 440 1540 110592 24.2872 14.4179 482.123 416.976 937.938 938.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.001024 1024 330 1520 1536 2.00224 0.662144 3.9209 40.7716 47.4825 47.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1600 0.000128 512 500 360 122880 7.3096 3.39946 34.8543 103.358 149.097 149.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 0.000128 1024 140 1480 107520 14.4181 6.80192 235.571 206.516 463.465 463.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 0.000128 512 430 1300 61440 11.8651 3.3505 60.9164 99.2506 175.595 175.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1810 6.4e-05 2048 360 1260 279552 43.4993 28.3382 1032.35 837.45 1941.76 1941.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 3.2e-05 512 160 200 583680 24.4487 13.2799 91.49 416.601 546 546.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 3.2e-05 4096 260 1640 460800 321.988 141.484 4686.21 4224.39 9374.39 9374.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.000128 2048 180 1340 143616 11.534 14.4381 329.021 417.187 772.266 772.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 0.000512 2048 230 1380 34176 3.44304 73.1095 103.966 180.562 180.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 0.000128 2048 440 1540 107520 24.3191 14.4964 330.386 413.018 782.351 782.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 630 0.001024 1024 330 1520 0 0.672704 0.004928 40.6551 41.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1600 0.000128 512 500 360 110592 7.48493 4.02118 22.3977 139.941 174.109 132.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 0.000128 1024 140 1480 104448 14.6673 6.80694 162.485 206.605 390.735 390.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 0.000128 512 430 1300 49152 12.8149 3.35053 34.8422 99.2975 150.51 150.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1810 6.4e-05 2048 360 1260 276480 43.5148 28.2464 717.506 833.099 1622.5 1622.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 3.2e-05 512 160 200 577536 24.3336 13.1256 64.152 412.271 514.067 514.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 3.2e-05 4096 260 1640 454656 324.734 141.658 3216.1 4228.16 7910.98 7911.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.000128 2048 180 1340 144800 11.591 14.4268 488.391 419.354 933.844 933.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 0.000512 2048 230 1380 34600 3.47312 109.196 104.691 217.402 217.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 0.000128 2048 440 1540 110400 24.4306 14.3613 498.044 417.165 954.13 954.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.001024 1024 330 1520 1600 2.08707 0.689152 4.28797 42.8896 50.0768 50.1958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1600 0.000128 512 500 360 121600 7.39482 3.40154 36.0598 103.364 150.409 150.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 0.000128 1024 140 1480 105600 14.6065 6.82189 242.915 206.526 471.029 471.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 0.000128 512 430 1300 64000 12.3772 3.40794 66.6332 103.378 186.011 186.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1810 6.4e-05 2048 360 1260 280000 43.6071 28.3843 1068.17 837.997 1978.29 1978.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 3.2e-05 512 160 200 582400 24.6299 13.3202 95.1833 416.78 550.096 550.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 3.2e-05 4096 260 1640 464000 320.297 141.423 4834.37 4220.79 9517.21 9517.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.000128 2048 180 1340 144000 11.5297 14.3749 341.819 417.811 785.616 785.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 0.000512 2048 230 1380 34400 3.47318 78.2434 104.711 186.47 186.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 0.000128 2048 440 1540 108800 24.224 14.2848 348.657 413.479 800.777 800.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1490 0.000128 2048 180 1344 145216 11.5561 14.3775 358.497 418.955 803.466 803.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 0.000512 2048 230 1368 34880 3.48979 78.8423 104.798 187.172 187.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 0.000128 2048 440 1536 112128 24.3207 14.347 418.959 418.915 876.67 876.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 0.001024 1024 330 1512 3072 2.01942 0.692256 5.13805 43.7754 51.7557 51.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1600 0.000128 512 500 360 124928 7.36006 3.40406 26.2266 104.529 141.7 141.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 0.000128 1024 140 1488 110080 14.5612 6.82842 185.243 209.545 416.334 416.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 0.000128 512 430 1296 75776 11.6626 3.40803 56.568 104.54 176.397 176.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1810 6.4e-05 2048 360 1248 281088 43.3851 28.488 794.811 837.568 1704.39 1704.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1750 3.2e-05 512 160 216 590848 24.5736 13.354 146.138 418.865 603.113 603.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 3.2e-05 4096 260 1632 464896 319.993 141.132 7195.32 4210.52 11867.3 11867.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.000128 2048 180 1344 145200 11.614 14.5755 380.334 419.469 826.071 826.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 0.000512 2048 230 1368 34880 3.48989 83.9455 104.949 192.426 192.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 0.000128 2048 440 1536 112320 24.4068 14.3913 394.703 419.425 853.052 853.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 0.001024 1024 330 1512 2560 2.03091 0.686208 4.67837 42.309 49.8379 49.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1600 0.000128 512 500 360 125440 7.40368 3.41738 27.8038 105.002 143.804 143.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 0.000128 1024 140 1488 110080 14.6409 6.844 197.142 209.805 428.592 428.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 0.000128 512 430 1296 76800 11.6871 3.41606 60.9142 105.017 181.249 181.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1810 6.4e-05 2048 360 1248 280960 43.5963 28.359 835.178 838.555 1745.83 1745.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1750 3.2e-05 512 160 216 590080 24.7749 13.3793 144.28 419.371 601.992 602.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 3.2e-05 4096 260 1632 464640 321.604 141.521 7175.73 4232.28 11871.5 11871.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.000128 2048 180 1344 145248 11.5681 14.3811 376.981 419.491 822.504 822.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 0.000512 2048 230 1368 34848 3.47882 83.0741 104.865 191.463 191.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 0.000128 2048 440 1536 111744 24.3086 14.3505 387.061 418.674 844.534 844.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 0.001024 1024 330 1512 2688 2.01715 0.68736 4.80378 43.0603 50.6922 50.8153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1600 0.000128 512 500 360 124416 7.34922 3.41059 27.6356 104.298 142.883 143.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 0.000128 1024 140 1488 109824 14.5736 6.84371 194.044 209.428 425.05 425.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 0.000128 512 430 1296 73728 11.6023 3.3953 58.0462 103.284 176.542 176.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1810 6.4e-05 2048 360 1248 280704 43.45 28.3126 823.094 838.075 1733.07 1733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 3.2e-05 512 160 216 589824 24.5771 13.361 131.485 418.596 588.212 588.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 3.2e-05 4096 260 1632 464640 319.641 141.263 6473.66 4223.25 11158.2 11158.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.000128 2048 180 1344 145152 11.5457 14.3918 241.813 419.4 687.23 687.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 0.000512 2048 230 1368 34752 3.47546 53.3372 104.745 161.6 161.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 0.000128 2048 440 1536 111360 24.3321 14.3881 248.667 418.841 706.362 706.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 0.001024 1024 330 1512 2304 2.03805 0.68608 2.98173 41.9739 47.8081 47.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1600 0.000128 512 500 360 122880 7.30058 3.39354 17.913 103.31 132.101 132.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 0.000128 1024 140 1488 109056 14.5127 6.82394 124.637 208.486 354.615 354.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 0.000128 512 430 1296 73728 11.5906 3.39402 37.8975 103.329 156.423 156.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1810 6.4e-05 2048 360 1248 280320 43.3905 28.3257 527.942 837.273 1437.06 1437.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1750 3.2e-05 512 160 216 589824 24.5198 13.345 147.338 418.677 604.066 604.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 3.2e-05 4096 260 1632 463872 319.495 141.007 7424.62 4219.76 12105.2 12105.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.000128 2048 180 1344 145152 11.5899 14.4113 434.212 419.295 879.591 879.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 0.000512 2048 230 1368 34832 3.48365 95.8094 104.827 204.161 204.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 0.000128 2048 440 1536 112000 24.3803 14.3729 447.608 418.655 905.15 905.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.001024 1024 330 1512 2688 2.03203 0.690176 5.50518 40.9309 49.2898 49.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1600 0.000128 512 500 360 125440 7.37715 3.41744 32.5111 104.807 148.297 148.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 0.000128 1024 140 1488 109312 14.6433 6.91235 222.033 209.42 453.164 453.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 0.000128 512 430 1296 75264 11.5637 3.40582 68.6036 103.616 187.398 187.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1810 6.4e-05 2048 360 1248 280896 43.5722 28.3708 949.74 838.19 1860 1860.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 3.2e-05 512 160 216 589568 24.5075 13.374 89.2387 418.562 545.861 546.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 3.2e-05 4096 260 1632 464128 320.671 141.552 4359.85 4213.3 9035.72 9036.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.000128 2048 180 1344 145152 11.5671 14.4244 275.313 419.576 720.961 721.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 0.000512 2048 230 1368 34720 3.47088 60.8481 104.712 169.073 169.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 0.000128 2048 440 1536 112000 24.2876 14.3967 284.564 418.93 742.309 742.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 0.001024 1024 330 1512 1792 2.0248 0.670976 2.5439 42.3877 47.7567 47.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1600 0.000128 512 500 360 121856 7.39898 3.40179 20.1967 103.673 134.854 134.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 0.000128 1024 140 1488 109312 14.6123 6.83565 141.649 209.559 372.814 372.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 0.000128 512 430 1296 71680 11.423 3.36739 41.6923 101.288 157.979 158.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1810 6.4e-05 2048 360 1248 280448 43.4237 28.4452 604.378 837.375 1513.75 1513.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 3.2e-05 512 160 216 587776 24.701 13.3689 145.766 418.721 602.742 602.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 3.2e-05 4096 260 1632 462336 320.757 141.439 7155.37 4216.21 11834.1 11834.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.000128 2048 180 1344 145152 11.5507 14.4116 423.031 419.527 868.602 868.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 0.000512 2048 230 1368 34816 3.47904 92.2358 104.835 200.594 200.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 0.000128 2048 440 1536 112128 24.2943 14.3368 434.144 419.49 892.4 892.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.001024 1024 330 1512 3072 2.02899 0.695808 5.96563 42.2039 51.0202 51.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1600 0.000128 512 500 360 124928 7.36451 3.40765 31.1423 104.678 146.774 146.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 0.000128 1024 140 1488 109568 14.5239 6.82803 214.072 209.153 444.733 444.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 0.000128 512 430 1296 73728 11.8568 3.41168 62.1426 104.685 182.31 182.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1810 6.4e-05 2048 360 1248 281088 43.3799 28.3357 928.072 838.621 1838.54 1838.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 3.2e-05 512 160 216 589824 24.521 13.3573 86.1892 419.381 543.63 543.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 3.2e-05 4096 260 1632 464896 319.302 141.167 4239.31 4230.72 8930.82 8931.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.000128 2048 180 1344 144896 11.5467 14.4118 279.181 418.675 723.894 723.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 0.000512 2048 230 1368 34688 3.47322 60.7246 104.581 168.822 168.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 0.000128 2048 440 1536 111616 24.2636 14.377 285.989 417.94 742.702 742.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.001024 1024 330 1512 2048 1.97312 0.65744 2.83066 41.8387 47.4263 47.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1600 0.000128 512 500 360 122880 7.4895 3.41402 20.7067 104.633 136.427 136.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 0.000128 1024 140 1488 108544 14.6249 6.83008 139.899 209.064 370.577 370.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 0.000128 512 430 1296 73728 11.8616 3.40922 40.7114 104.647 160.842 161.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1810 6.4e-05 2048 360 1248 280576 43.4256 28.3088 615.376 838.145 1525.39 1525.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 3.2e-05 512 160 216 585728 24.7062 13.3257 58.2556 417.705 514.175 514.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 3.2e-05 4096 260 1632 464896 319.19 141.196 2829.01 4228.63 7518.35 7518.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.000128 2048 180 1344 145152 11.5732 14.4569 461.63 419.055 906.797 906.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 0.000512 2048 230 1368 34848 3.48774 102.422 104.859 210.811 210.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 0.000128 2048 440 1536 111744 24.4313 14.4337 474.886 419.006 932.892 933.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.001024 1024 330 1512 2304 2.02352 0.680672 5.07898 42.6496 50.5668 50.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1600 0.000128 512 500 360 124416 7.30598 3.41174 34.1368 103.735 148.775 148.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 0.000128 1024 140 1488 109440 14.5837 6.89267 237.621 208.819 468.081 468.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 0.000128 512 430 1296 69120 11.814 3.38739 66.9935 102.206 184.616 184.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1810 6.4e-05 2048 360 1248 280512 43.5607 28.3423 1010.66 837.658 1920.36 1920.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 3.2e-05 512 160 216 589824 24.578 13.3755 93.883 418.875 550.893 551.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 3.2e-05 4096 260 1632 464256 320.287 141.481 4597.79 4228.7 9288.59 9288.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.000128 2048 180 1344 145152 11.5686 14.4384 322.602 419.518 768.211 768.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 0.000512 2048 230 1368 34704 3.47482 71.7716 104.741 180.031 180.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 0.000128 2048 440 1536 110592 24.3747 14.3683 329.656 417.934 786.466 786.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.001024 1024 330 1512 1152 2.01898 0.661696 2.18486 40.8276 45.8245 45.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1600 0.000128 512 500 360 119808 7.35587 3.38685 23.2573 102.31 136.491 136.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 0.000128 1024 140 1488 108288 14.4639 6.82374 165.47 207.513 394.432 394.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 0.000128 512 430 1296 64512 11.6394 3.35338 44.2976 99.2355 158.738 158.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1810 6.4e-05 2048 360 1248 279936 43.491 28.3571 703.23 838.419 1613.63 1613.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 3.2e-05 512 160 216 585216 24.5685 13.3412 65.5438 417.667 521.302 521.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 3.2e-05 4096 260 1632 463104 320.343 141.486 3201.92 4238.6 7902.69 7902.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.000128 2048 180 1344 145120 11.5581 14.377 437.524 419.315 882.852 882.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 0.000512 2048 230 1368 34800 3.4792 96.9639 104.731 205.22 205.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 0.000128 2048 440 1536 112000 24.3603 14.3854 453.569 419.113 911.56 911.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.001024 1024 330 1512 2560 2.02752 0.688128 5.48963 42.0148 50.3484 50.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1600 0.000128 512 500 360 125440 7.39203 3.42016 32.6798 104.928 148.603 148.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 0.000128 1024 140 1488 110080 14.5917 6.8433 227.661 209.656 458.915 459.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 0.000128 512 430 1296 71680 11.7672 3.39763 66.1096 103.224 184.713 184.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1810 6.4e-05 2048 360 1248 280960 43.4412 28.3443 961.267 837.851 1871.04 1871.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 3.2e-05 512 160 216 588800 24.6371 13.3755 88.9132 418.977 546.085 546.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 3.2e-05 4096 260 1632 464640 319.459 141.316 4367.35 4220.56 9049.02 9049.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.000128 2048 180 1344 144640 11.5386 14.3639 312.838 418.929 757.752 757.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 0.000512 2048 230 1368 34720 3.48342 69.7566 104.836 178.12 178.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 0.000128 2048 440 1536 110080 24.2647 14.3707 319.603 416.309 774.676 774.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.001024 1024 330 1512 2560 2.0319 0.690176 4.044 42.7286 49.6241 49.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1600 0.000128 512 500 360 122880 7.29443 3.39136 23.134 103.362 137.361 137.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 0.000128 1024 140 1488 107520 14.3948 6.80102 159.811 206.535 387.694 387.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 0.000128 512 430 1296 71680 11.7371 3.39763 47.8144 103.377 166.536 166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1810 6.4e-05 2048 360 1248 280320 43.4131 28.411 685.945 838.895 1596.79 1596.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 3.2e-05 512 160 216 588800 24.5878 13.3568 64.0712 419.442 521.64 521.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 3.2e-05 4096 260 1632 463360 319.911 141.311 3102.3 4239.81 7803.66 7803.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.000128 2048 180 1344 145152 11.5276 14.3735 565.027 419.399 1010.41 1010.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 0.000512 2048 230 1368 34752 3.47443 124.578 104.736 232.835 232.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 0.000128 2048 440 1536 111360 24.3336 14.3456 578.003 418.842 1035.65 1035.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.001024 1024 330 1512 2304 2.03866 0.688864 6.39894 41.8162 51.0702 51.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1600 0.000128 512 500 360 122880 7.29786 3.39402 41.2937 103.313 155.484 155.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 0.000128 1024 140 1488 109056 14.5091 8.18765 289.815 208.481 521.147 521.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 0.000128 512 430 1296 73728 11.5788 3.39459 87.1601 103.319 205.662 205.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1810 6.4e-05 2048 360 1248 280320 43.3488 28.4359 1227.95 837.254 2137.12 2137.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 3.2e-05 512 160 216 589824 24.3913 13.3448 114.706 418.668 571.292 571.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 3.2e-05 4096 260 1632 463872 318.553 141.006 5554.38 4225.48 10239.7 10240
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.000128 2048 180 1344 144768 11.5405 14.358 357.364 418.795 802.137 802.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 0.000512 2048 230 1368 34560 3.46736 79.1306 104.398 187.04 187.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 0.000128 2048 440 1536 110592 24.2759 14.3404 366.628 416.7 822.073 822.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.001024 1024 330 1512 1536 2.00096 0.663552 3.02602 41.8088 47.6252 47.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1600 0.000128 512 500 360 122880 7.30653 3.39558 27.1031 103.291 141.274 141.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 0.000128 1024 140 1488 107520 14.4161 6.80317 183.032 206.38 410.788 410.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 0.000128 512 430 1296 61440 11.8634 3.35056 47.4996 99.178 162.101 162.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1810 6.4e-05 2048 360 1248 279552 43.4956 28.509 782.483 836.827 1691.44 1691.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 3.2e-05 512 160 216 583680 24.4472 13.2818 74.0579 416.324 528.293 528.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 3.2e-05 4096 260 1632 463872 319.038 141.036 3590 4217.24 8267.64 8267.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.000128 2048 180 1344 145000 11.6224 14.3866 553.551 418.866 998.506 998.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 0.000512 2048 230 1368 34800 3.48243 122.374 104.809 230.709 230.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 0.000128 2048 440 1536 112000 24.3942 14.3729 570.002 418.822 1027.72 1027.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.001024 1024 330 1512 2400 2.04048 0.688288 6.5463 41.8075 51.2094 51.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1600 0.000128 512 500 360 121600 7.39562 3.4007 40.3307 103.245 154.553 154.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 0.000128 1024 140 1488 108800 14.6069 6.84746 282.818 208.43 512.86 512.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 0.000128 512 430 1296 70400 11.894 3.40288 82.2646 103.255 201.031 201.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1810 6.4e-05 2048 360 1248 280000 43.6178 28.3989 1202.6 837.209 2111.96 2112.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 3.2e-05 512 160 216 588800 24.6228 13.3857 113.014 418.631 569.837 569.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 3.2e-05 4096 260 1632 464000 320.191 141.48 5483.05 4206.86 10151.9 10152.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.000128 2048 180 1344 144800 11.5884 14.4445 375.136 419.076 820.328 820.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 0.000512 2048 230 1368 34600 3.46931 82.7846 104.526 190.822 190.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 0.000128 2048 440 1536 110400 24.4256 14.5006 382.671 416.889 838.617 838.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.001024 1024 330 1512 1600 2.0847 0.688928 3.23754 42.8686 49.0103 49.1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1600 0.000128 512 500 360 121600 7.39251 3.40502 27.4148 103.293 141.685 141.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 0.000128 1024 140 1488 105600 14.6052 6.81338 186.471 206.387 414.432 414.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 0.000128 512 430 1296 64000 12.3732 3.40445 50.7839 103.305 170.076 170.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1810 6.4e-05 2048 360 1248 280000 43.5818 28.332 817.865 837.353 1727.26 1727.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 3.2e-05 512 160 216 582400 24.6012 13.3195 75.6947 416.51 530.305 530.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 3.2e-05 4096 260 1632 464000 320.25 141.419 3718.15 4207.38 8387.52 8387.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.000128 2048 180 1344 145152 11.5652 14.5615 542.748 419.573 988.53 988.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 0.000512 2048 230 1368 34720 3.47994 119.811 104.705 228.04 228.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 0.000128 2048 440 1536 112000 24.2871 14.3503 559.803 418.936 1017.51 1017.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.001024 1024 330 1512 1792 2.02355 0.674496 4.65955 41.3307 48.8164 48.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1600 0.000128 512 500 360 121856 7.40294 3.40496 39.4672 103.894 154.353 154.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 0.000128 1024 140 1488 109312 14.6128 6.8367 277.757 209.556 508.918 509.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 0.000128 512 430 1296 71680 11.4326 3.36851 81.8285 101.284 198.124 198.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1810 6.4e-05 2048 360 1248 280448 43.44 28.4327 1182.74 837.384 2092.13 2092.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 3.2e-05 512 160 216 587776 24.6287 13.3536 110.179 418.725 567.074 567.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 3.2e-05 4096 260 1632 462336 320.567 141.429 5368.46 4229.94 10060.7 10061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.000128 2048 180 1344 144704 11.5302 14.3503 358.089 418.871 802.923 803.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 0.000512 2048 230 1368 34496 3.46586 79.0712 104.309 186.889 186.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 0.000128 2048 440 1536 111104 24.3978 14.335 367.968 418.828 825.66 825.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 630 0.001024 1024 330 1512 0 0.64784 0.00512 40.2296 40.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1600 0.000128 512 500 360 114688 7.48019 4.0153 24.8951 141.479 178.137 137.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 0.000128 1024 140 1488 107520 14.4624 6.84032 181.979 207.098 410.544 410.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 0.000128 512 430 1296 57344 11.712 3.26381 43.6498 96.4542 155.289 155.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1810 6.4e-05 2048 360 1248 279552 43.4393 28.2822 780.486 836.882 1689.22 1689.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 3.2e-05 512 160 216 587776 24.6137 13.3395 73.2885 418.387 529.817 529.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 3.2e-05 4096 260 1632 462336 319.938 141.259 3533.51 4231.77 8226.81 8227.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.000128 2048 180 1344 144960 11.5863 14.379 527.082 418.753 971.881 971.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 0.000512 2048 230 1368 34800 3.48979 116.468 104.819 224.82 224.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 0.000128 2048 440 1536 111360 24.3382 14.3669 539.733 417.423 995.997 996.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.001024 1024 330 1512 1920 2.06272 0.686496 4.93437 41.7116 49.5268 49.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1600 0.000128 512 500 360 122880 7.33213 3.40173 38.8279 103.216 152.967 153.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 0.000128 1024 140 1488 109440 14.579 6.8416 271.634 208.802 502.013 502.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 0.000128 512 430 1296 69120 11.971 3.39814 77.0893 103.226 195.902 196.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1810 6.4e-05 2048 360 1248 280320 43.5436 28.3505 1147.43 836.938 2056.4 2056.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 3.2e-05 512 160 216 587520 24.446 13.347 107.185 417.196 562.362 562.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 3.2e-05 4096 260 1632 462720 321.136 141.584 5185.86 4212.21 9861.24 9861.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.000128 2048 180 1344 144960 11.563 14.4024 341.645 419.535 787.23 787.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 0.000512 2048 230 1368 34560 3.46634 74.9591 104.615 183.085 183.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 0.000128 2048 440 1536 111360 24.2931 14.3544 349.876 418.205 806.86 806.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.001024 1024 330 1512 1920 2.0719 0.690976 3.71872 41.9694 48.5776 48.7001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1600 0.000128 512 500 360 122880 7.3168 3.40326 25.4329 103.41 139.751 139.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 0.000128 1024 140 1488 107520 14.4166 6.80755 172.826 206.62 400.832 400.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 0.000128 512 430 1296 61440 12.5375 3.40106 44.6107 103.425 164.188 164.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1810 6.4e-05 2048 360 1248 278400 43.5338 28.2999 736.738 835.595 1644.31 1644.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 3.2e-05 512 160 216 583680 24.6335 13.3366 69.3524 417.737 525.249 525.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 3.2e-05 4096 260 1632 460800 320.347 141.234 3327.95 4227.14 8017 8017.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.000128 2048 180 1344 144896 11.548 14.3511 503.846 418.972 948.798 948.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 0.000512 2048 230 1368 34688 3.4792 111.098 104.651 219.272 219.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 0.000128 2048 440 1536 111616 24.2582 14.3589 518.08 418.244 975.071 975.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.001024 1024 330 1512 2048 1.96778 0.661088 5.10304 40.8039 48.6642 48.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1600 0.000128 512 500 360 122880 7.49194 3.40909 37.0429 104.705 152.83 152.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 0.000128 1024 140 1488 108544 14.6183 6.83213 257.723 209.212 488.542 488.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 0.000128 512 430 1296 73728 11.8583 3.41606 78.3614 104.721 198.572 198.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1810 6.4e-05 2048 360 1248 280576 43.4346 28.2813 1098.97 838.715 2009.53 2009.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 3.2e-05 512 160 216 585728 24.6852 13.3349 102.452 418.005 558.662 558.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 3.2e-05 4096 260 1632 464896 319.242 141.191 4980.45 4212.17 9653.38 9653.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.000128 2048 180 1344 144384 11.5364 14.4036 335.794 418.284 780.1 780.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 0.000512 2048 230 1368 34560 3.47638 74.6726 104.575 182.768 182.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 0.000128 2048 440 1536 110592 24.449 14.6364 345.461 418.24 802.919 803.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.001024 1024 330 1512 2048 1.98826 0.6656 3.8663 40.9553 47.6021 47.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1600 0.000128 512 500 360 122880 7.49827 3.41571 25.4231 104.711 141.233 141.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 0.000128 1024 140 1488 106496 14.801 6.83213 170.102 209.217 401.113 401.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 0.000128 512 430 1296 65536 11.5628 4.64362 47.343 99.2279 162.995 163.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1810 6.4e-05 2048 360 1248 278528 43.4472 28.2509 734.046 835.64 1641.52 1641.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 3.2e-05 512 160 216 581632 24.7966 13.3304 69.074 417.739 525.126 525.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 3.2e-05 4096 260 1632 462848 318.65 140.872 3360.31 4210.1 8030.27 8030.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1490 0.000128 2048 180 1350 145024 11.5466 14.5206 410.733 419.051 855.934 856.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 0.000512 2048 230 1375 34848 3.47965 90.0164 104.796 198.336 198.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 0.000128 2048 440 1550 112896 24.2517 14.3481 480.511 419.169 938.415 938.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 0.001024 1024 330 1525 3072 2.01818 0.693152 5.92896 42.6235 51.3939 51.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1600 0.000128 512 500 350 123904 7.412 3.4096 29.301 104.555 144.865 145.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 0.000128 1024 140 1475 110592 14.527 6.83098 209.658 209.595 440.772 440.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 0.000128 512 430 1300 73728 11.8483 3.41181 62.8892 104.565 182.935 183.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1810 6.4e-05 2048 360 1250 280832 43.3698 28.3049 900.642 837.75 1810.21 1810.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1750 3.2e-05 512 160 200 588800 24.7483 13.3571 152.05 418.962 609.301 609.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 3.2e-05 4096 260 1650 464896 319.795 141.135 7973.6 4209.75 12644.6 12644.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.000128 2048 180 1350 145040 11.6071 14.3831 368.394 419.139 813.604 813.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 0.000512 2048 230 1375 34840 3.48339 80.8937 104.811 189.232 189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 0.000128 2048 440 1550 112960 24.3701 14.363 384.126 419.1 842.096 842.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 0.001024 1024 330 1525 2880 2.01142 0.6896 5.09264 43.3129 51.2436 51.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1600 0.000128 512 500 350 124160 7.47149 3.42016 26.2206 104.914 142.213 142.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 0.000128 1024 140 1475 110720 14.5969 6.84566 189.318 209.646 420.561 420.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 0.000128 512 430 1300 74240 11.8982 3.4208 56.66 104.932 177.127 177.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1810 6.4e-05 2048 360 1250 280960 43.6328 28.3525 804.489 837.915 1714.53 1714.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1750 3.2e-05 512 160 200 588800 24.8805 13.3895 132.296 419.042 589.797 589.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 3.2e-05 4096 260 1650 465280 321.347 141.476 6971.35 4225.6 11660.1 11660.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1490 0.000128 2048 180 1350 144960 11.577 14.3859 239.205 419.185 684.436 684.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 0.000512 2048 230 1375 34800 3.4833 52.603 104.803 160.932 160.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 0.000128 2048 440 1550 112640 24.3615 14.3606 310.902 419.136 768.895 769.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 0.001024 1024 330 1525 2560 2.02746 0.688128 3.14006 43.72 49.7046 49.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1600 0.000128 512 500 350 122880 7.53101 3.42205 17.2027 104.928 133.266 133.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 0.000128 1024 140 1475 110080 14.5902 6.8496 122.098 209.723 353.419 353.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 0.000128 512 430 1300 71680 11.7788 3.39901 35.8724 103.225 154.493 154.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1810 6.4e-05 2048 360 1250 280960 43.4504 28.308 519.736 837.954 1429.58 1429.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1750 3.2e-05 512 160 200 588800 24.8357 13.3672 131.182 418.997 588.567 588.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 3.2e-05 4096 260 1650 464640 321.055 141.314 6917.43 4229.92 11610.1 11610.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.000128 2048 180 1350 145056 11.5794 14.38 392.539 419.084 837.662 837.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 0.000512 2048 230 1375 34848 3.48928 86.5362 104.809 194.878 194.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 0.000128 2048 440 1550 112512 24.29 14.3752 406.416 418.273 863.486 863.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.001024 1024 330 1525 2688 2.0184 0.68496 5.07843 43.034 50.9468 51.0606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1600 0.000128 512 500 350 122880 7.4328 3.40787 27.8553 104.202 143.084 143.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 0.000128 1024 140 1475 110592 14.5305 6.84205 201.18 209.226 431.935 432.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 0.000128 512 430 1300 70656 11.8473 3.3944 57.6878 103.183 176.324 176.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1810 6.4e-05 2048 360 1250 280704 43.4398 28.3546 853.552 837.256 1762.73 1762.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 3.2e-05 512 160 200 588288 24.748 13.3575 124.083 418.196 580.572 580.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 3.2e-05 4096 260 1650 464640 319.776 141.258 6496.9 4205.59 11163.9 11164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.000128 2048 180 1350 144960 11.5367 14.4381 252.64 419.01 697.706 697.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 0.000512 2048 230 1375 34752 3.47955 55.5622 104.702 163.787 163.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 0.000128 2048 440 1550 112128 24.2657 14.3812 261.378 418.447 718.604 718.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 0.001024 1024 330 1525 2304 2.03894 0.685728 3.09594 41.8705 47.8192 47.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1600 0.000128 512 500 350 119808 7.46122 3.39968 17.9453 103.213 132.209 132.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 0.000128 1024 140 1475 109056 14.5114 6.83834 128.649 208.289 358.443 358.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 0.000128 512 430 1300 67584 12.0634 3.39485 35.9026 103.228 154.8 154.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1810 6.4e-05 2048 360 1250 280320 43.3832 28.3095 550.61 836.461 1458.9 1459.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1750 3.2e-05 512 160 200 586752 24.8727 13.3463 138.508 418.272 595.188 595.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 3.2e-05 4096 260 1650 463872 319.614 141.031 7393.8 4202.58 12057.4 12057.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.000128 2048 180 1350 145040 11.5913 14.428 420.786 419.387 866.274 866.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 0.000512 2048 230 1375 34832 3.47955 92.4301 104.905 200.86 200.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 0.000128 2048 440 1550 112448 24.3596 14.3702 435.136 418.738 892.735 892.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.001024 1024 330 1525 2688 2.03206 0.689312 5.35622 41.8544 50.0595 50.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1600 0.000128 512 500 350 123648 7.49526 3.41878 30.6264 104.831 146.554 146.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 0.000128 1024 140 1475 110208 14.586 6.89696 214.271 209.466 445.383 445.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 0.000128 512 430 1300 71680 11.8483 3.40173 62.8823 103.643 181.989 182.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1810 6.4e-05 2048 360 1250 280896 43.5689 28.3935 915.541 838.357 1826 1826.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 3.2e-05 512 160 200 587776 24.6794 13.3788 82.1107 418.64 539.002 539.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 3.2e-05 4096 260 1650 465024 320.005 141.49 4221.37 4209.38 8892.59 8892.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.000128 2048 180 1350 144928 11.5669 14.4463 266.501 419.591 712.188 712.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 0.000512 2048 230 1375 34720 3.47942 58.8345 104.769 167.125 167.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 0.000128 2048 440 1550 112000 24.273 14.353 275.166 418.944 732.868 732.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 0.001024 1024 330 1525 1792 2.02563 0.673792 2.54461 40.2834 45.6525 45.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1600 0.000128 512 500 350 121856 7.4008 3.39776 19.2972 103.677 133.956 134.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 0.000128 1024 140 1475 109312 14.6016 6.83533 135.15 209.568 366.314 366.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 0.000128 512 430 1300 64512 11.9749 3.36688 36.1556 101.289 152.998 153.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1810 6.4e-05 2048 360 1250 280448 43.4371 28.3254 583.514 837.437 1492.84 1492.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 3.2e-05 512 160 200 587776 24.6852 13.3654 131.422 418.746 588.408 588.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 3.2e-05 4096 260 1650 464128 319.233 141.204 6994.39 4236.66 11691.8 11692.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.000128 2048 180 1350 145024 11.5507 14.3524 439.55 419.132 884.666 884.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 0.000512 2048 230 1375 34816 3.47955 96.2648 104.792 204.58 204.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 0.000128 2048 440 1550 112640 24.2838 14.3478 454.307 419.097 912.169 912.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.001024 1024 330 1525 3072 2.024 0.695904 6.2864 42.2671 51.4023 51.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1600 0.000128 512 500 350 122880 7.4793 3.40992 31.4817 104.573 147.127 147.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 0.000128 1024 140 1475 109568 14.5167 6.82931 221.251 208.954 451.707 451.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 0.000128 512 430 1300 73728 11.8478 3.4111 64.7996 104.585 184.861 185.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1810 6.4e-05 2048 360 1250 280576 43.4441 28.3105 953.845 837.828 1863.56 1863.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 3.2e-05 512 160 200 587776 24.6176 13.3563 84.906 418.99 542.057 542.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 3.2e-05 4096 260 1650 464896 319.326 141.184 4359.62 4221.16 9041.61 9041.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.000128 2048 180 1350 144640 11.5373 14.4016 290.224 418.623 734.867 734.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 0.000512 2048 230 1375 34688 3.47683 63.2075 104.623 171.35 171.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 0.000128 2048 440 1550 111616 24.2712 14.3623 297.707 417.892 754.36 754.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.001024 1024 330 1525 2048 1.97155 0.661504 3.08205 41.8361 47.675 47.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1600 0.000128 512 500 350 122880 7.49232 3.4087 21.2314 104.621 136.939 137.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 0.000128 1024 140 1475 108544 14.6266 6.83251 143.953 209.036 374.606 374.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 0.000128 512 430 1300 73728 11.8519 3.40992 42.243 104.632 162.346 162.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1810 6.4e-05 2048 360 1250 280576 43.4439 28.3075 635.153 838.026 1545.06 1545.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 3.2e-05 512 160 200 585728 24.7099 13.3313 57.4788 417.654 513.359 513.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 3.2e-05 4096 260 1650 464896 319.3 141.189 2920.64 4224.83 7606.28 7606.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.000128 2048 180 1350 145008 11.561 14.4211 462.8 419.306 908.168 908.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 0.000512 2048 230 1375 34776 3.48102 102.562 104.782 210.87 210.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 0.000128 2048 440 1550 112896 24.3246 14.3565 482.261 419.255 940.334 940.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.001024 1024 330 1525 2304 2.02378 0.679744 5.26934 41.7217 49.823 49.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1600 0.000128 512 500 350 122112 7.4223 3.40992 33.1006 103.796 147.91 148.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 0.000128 1024 140 1475 109440 14.5853 6.84269 236.688 208.94 467.214 467.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 0.000128 512 430 1300 69120 11.8084 3.38893 67.111 102.263 184.78 184.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1810 6.4e-05 2048 360 1250 280512 43.5636 28.3645 1008.8 838.126 1919 1919.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 3.2e-05 512 160 200 587520 24.7559 13.38 89.3134 419.115 546.748 546.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 3.2e-05 4096 260 1650 464256 320.27 141.482 4619.7 4217.81 9299.59 9299.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.000128 2048 180 1350 144864 11.5814 14.3913 331.555 419.457 777.063 777.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 0.000512 2048 230 1375 34704 3.48365 74.0075 104.778 182.312 182.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 0.000128 2048 440 1550 111744 24.2475 14.4235 342.695 417.858 799.352 799.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.001024 1024 330 1525 1152 2.01706 0.663104 2.26605 41.8703 46.9396 47.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1600 0.000128 512 500 350 119808 7.35875 3.38685 23.6548 102.292 136.874 137.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 0.000128 1024 140 1475 108288 14.4609 6.82611 168.677 207.482 397.599 397.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 0.000128 512 430 1300 64512 11.6386 3.348 45.5037 99.2153 159.917 160.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1810 6.4e-05 2048 360 1250 279936 43.5062 28.3427 719.977 838.283 1630.24 1630.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 3.2e-05 512 160 200 585216 24.5544 13.3348 64.2747 417.9 520.247 520.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 3.2e-05 4096 260 1650 463104 320.375 141.508 3293.12 4232.59 7987.91 7988.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.000128 2048 180 1350 144960 11.5686 14.391 451.456 419.532 897.028 897.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 0.000512 2048 230 1375 34800 3.47702 99.9608 104.886 208.366 208.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 0.000128 2048 440 1550 112640 24.3116 14.3635 467.808 419.491 926.106 926.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.001024 1024 330 1525 2560 2.02842 0.687584 5.66182 42.9242 51.4304 51.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1600 0.000128 512 500 350 122880 7.53075 3.41578 32.4482 105.014 148.598 148.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 0.000128 1024 140 1475 110080 14.5824 6.84493 230.689 209.841 462.115 462.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 0.000128 512 430 1300 71680 11.7536 3.39933 67.635 103.31 186.312 186.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1810 6.4e-05 2048 360 1250 280960 43.4064 28.3574 983.473 838.614 1893.98 1894.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 3.2e-05 512 160 200 588800 24.6183 13.379 86.8398 419.347 544.367 544.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 3.2e-05 4096 260 1650 464640 319.527 141.322 4474.1 4232.39 9167.67 9167.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.000128 2048 180 1350 144640 11.5454 14.3459 317.368 418.487 761.827 761.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 0.000512 2048 230 1375 34720 3.47136 70.4225 104.786 178.722 178.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 0.000128 2048 440 1550 111360 24.155 14.3176 326.492 415.865 780.961 781.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.001024 1024 330 1525 2560 2.03155 0.687936 4.25658 42.7053 49.8075 49.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1600 0.000128 512 500 350 117760 7.57734 3.3992 22.1998 103.257 136.619 136.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 0.000128 1024 140 1475 107520 14.3997 6.8033 159.311 206.316 386.987 387.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 0.000128 512 430 1300 71680 11.7446 3.39968 48.0777 103.271 166.703 166.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1810 6.4e-05 2048 360 1250 280320 43.3768 28.342 689.413 838.025 1599.29 1599.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 3.2e-05 512 160 200 588800 24.5749 13.3511 61.638 418.998 518.753 518.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 3.2e-05 4096 260 1650 463360 319.854 141.308 3124.62 4216.74 7802.86 7803.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.000128 2048 180 1350 144960 11.532 14.378 551.629 419.406 997.028 997.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 0.000512 2048 230 1375 34752 3.47994 121.599 104.792 229.914 229.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 0.000128 2048 440 1550 112128 24.2483 14.403 567.717 418.845 1025.34 1025.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.001024 1024 330 1525 2304 2.03754 0.68608 6.3023 42.8688 52.0197 52.1369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1600 0.000128 512 500 350 119808 7.45011 3.39626 39.2091 103.313 153.55 153.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 0.000128 1024 140 1475 109056 14.4948 6.82394 278.932 208.481 508.886 509.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 0.000128 512 430 1300 67584 12.058 3.3993 78.1589 103.379 197.205 197.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1810 6.4e-05 2048 360 1250 280320 43.3588 28.3156 1191.91 837.253 2100.97 2101.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 3.2e-05 512 160 200 586752 24.691 13.3425 106.738 418.66 563.611 563.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 3.2e-05 4096 260 1650 463872 318.609 141 5440.52 4223.77 10124.2 10124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.000128 2048 180 1350 144768 11.534 14.3892 368.487 419.15 813.643 813.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 0.000512 2048 230 1375 34560 3.4655 81.2992 104.537 189.348 189.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 0.000128 2048 440 1550 110592 24.2924 14.3244 376.414 417.041 832.204 832.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.001024 1024 330 1525 1536 2.00384 0.665248 3.14339 41.8227 47.7593 47.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1600 0.000128 512 500 350 116736 7.6585 3.39728 25.5799 103.373 140.192 140.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 0.000128 1024 140 1475 107520 14.415 6.79686 184.769 206.549 412.683 412.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 0.000128 512 430 1300 61440 11.8732 3.35088 47.6783 99.2653 162.376 162.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1810 6.4e-05 2048 360 1250 279552 43.5004 28.3011 798.927 837.587 1708.45 1708.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 3.2e-05 512 160 200 583680 24.4417 13.2807 71.3526 416.666 525.93 526.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 3.2e-05 4096 260 1650 463872 319.055 141.049 3658.21 4241.2 8359.85 8360.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.000128 2048 180 1350 144800 11.609 14.4242 550.208 419.102 995.426 995.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 0.000512 2048 230 1375 34800 3.49594 121.6 104.924 230.062 230.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 0.000128 2048 440 1550 112800 24.378 14.3811 570.49 419.061 1028.43 1028.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.001024 1024 330 1525 2400 2.0425 0.688352 6.5088 42.8746 52.245 52.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1600 0.000128 512 500 350 121600 7.39258 3.39997 39.6802 103.302 153.958 154.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 0.000128 1024 140 1475 108800 14.6021 6.85056 277.21 208.544 507.368 507.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 0.000128 512 430 1300 70400 11.8931 3.40938 81.4668 103.326 200.302 200.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1810 6.4e-05 2048 360 1250 280000 43.6483 28.5489 1189.42 837.667 2099.42 2099.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 3.2e-05 512 160 200 588800 24.6075 13.3918 107.103 418.876 564.165 564.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 3.2e-05 4096 260 1650 464000 320.178 141.494 5474.88 4209.15 10146.1 10146.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.000128 2048 180 1350 144800 11.5937 14.3843 372.125 419.082 817.267 817.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 0.000512 2048 230 1375 34600 3.47414 81.6346 104.581 189.732 189.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 0.000128 2048 440 1550 112000 24.2691 14.4181 382.209 416.887 837.913 838.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.001024 1024 330 1525 1600 2.0863 0.689344 3.3897 42.8676 49.1617 49.2778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1600 0.000128 512 500 350 121600 7.3937 3.40557 26.7445 103.295 141.019 141.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 0.000128 1024 140 1475 105600 14.6211 6.81034 181.406 206.393 409.387 409.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 0.000128 512 430 1300 64000 12.3834 3.40202 49.874 103.309 169.18 169.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1810 6.4e-05 2048 360 1250 280000 43.5964 28.3432 802.052 837.354 1711.48 1711.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 3.2e-05 512 160 200 582400 24.5932 13.3168 71.1723 416.497 525.764 525.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 3.2e-05 4096 260 1650 464000 320.292 141.431 3672.23 4207.34 8341.63 8341.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.000128 2048 180 1350 144928 11.5569 14.3601 535.398 419.541 980.941 981.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 0.000512 2048 230 1375 34720 3.47917 117.75 104.755 226.027 226.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 0.000128 2048 440 1550 112000 24.3014 14.4596 550.411 418.902 1008.2 1008.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.001024 1024 330 1525 1792 2.02349 0.672576 4.74845 42.3834 49.9562 50.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1600 0.000128 512 500 350 121856 7.39386 3.40288 38.4125 103.668 153.059 153.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 0.000128 1024 140 1475 109312 14.6108 6.83418 270.966 209.535 502.099 502.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 0.000128 512 430 1300 64512 11.9711 3.36522 72.0992 101.274 188.919 189.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1810 6.4e-05 2048 360 1250 280448 43.4114 28.2973 1158.31 837.329 2067.48 2067.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 3.2e-05 512 160 200 587776 24.6263 13.3612 104.043 418.692 560.906 561.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 3.2e-05 4096 260 1650 464128 318.916 141.203 5276.35 4205.07 9941.87 9942.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.000128 2048 180 1350 144704 11.5192 14.4486 352.024 418.938 797.011 797.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 0.000512 2048 230 1375 34496 3.46925 77.1602 104.383 185.054 185.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 0.000128 2048 440 1550 111104 24.3801 14.3786 360.353 418.967 818.208 818.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 630 0.001024 1024 330 1525 0 0.650976 0.004096 41.2851 42.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1600 0.000128 512 500 350 114688 7.48442 4.01984 24.0645 142.553 178.39 136.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 0.000128 1024 140 1475 107520 14.4708 6.81165 176.033 207.141 404.62 404.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 0.000128 512 430 1300 57344 11.7117 3.25962 42.622 96.4743 154.279 154.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1810 6.4e-05 2048 360 1250 279552 43.4561 28.2832 759.315 837.017 1668.2 1668.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 3.2e-05 512 160 200 587776 24.6178 13.3474 68.3205 418.914 525.383 525.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 3.2e-05 4096 260 1650 462336 319.953 141.286 3439.98 4213.3 8114.86 8115.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.000128 2048 180 1350 144720 11.578 14.4196 518.304 418.925 963.307 963.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 0.000512 2048 230 1375 34680 3.46931 114.066 104.596 222.174 222.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 0.000128 2048 440 1550 112320 24.239 14.3663 534.938 417.589 991.262 991.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.001024 1024 330 1525 2880 2.01901 0.686112 7.46557 42.7708 53.0676 53.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1600 0.000128 512 500 350 119040 7.5359 3.3985 36.4385 103.255 150.813 150.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 0.000128 1024 140 1475 109440 14.5709 6.84237 263.104 208.884 493.561 493.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 0.000128 512 430 1300 69120 11.9802 3.40288 75.3599 103.269 194.225 194.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1810 6.4e-05 2048 360 1250 280320 43.5505 28.3607 1122.14 837.248 2031.43 2031.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 3.2e-05 512 160 200 583680 24.6795 13.355 99.8605 417.362 555.443 555.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 3.2e-05 4096 260 1650 464640 319.756 141.392 5106.17 4203.65 9771.3 9771.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.000128 2048 180 1350 144480 11.5677 14.3795 340.967 419.529 786.525 786.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 0.000512 2048 230 1375 34560 3.46672 75.5242 104.663 183.698 183.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 0.000128 2048 440 1550 111360 24.306 14.3841 351.811 418.271 808.9 809.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.001024 1024 330 1525 1920 2.07069 0.688928 3.79776 43.0224 49.7087 49.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1600 0.000128 512 500 350 115200 7.74912 3.40134 23.8652 103.412 138.608 138.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 0.000128 1024 140 1475 107520 14.4368 6.81165 172.027 206.609 400.041 400.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 0.000128 512 430 1300 61440 12.537 3.40125 44.8691 103.418 164.435 164.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1810 6.4e-05 2048 360 1250 278400 43.5143 28.3344 738.619 835.557 1646.16 1646.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 3.2e-05 512 160 200 583680 24.6516 13.3426 66.6389 417.723 522.541 522.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 3.2e-05 4096 260 1650 460800 320.431 141.235 3369.17 4207.89 8039.04 8039.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.000128 2048 180 1350 144640 11.538 14.3953 495.719 419.021 940.751 940.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 0.000512 2048 230 1375 34688 3.47498 109.136 104.724 217.375 217.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 0.000128 2048 440 1550 111616 24.2788 14.3383 508.469 418.293 965.515 965.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.001024 1024 330 1525 2048 1.96992 0.659456 5.23456 40.8056 48.799 48.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1600 0.000128 512 500 350 122880 7.48502 3.41366 36.0597 104.716 151.857 152.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 0.000128 1024 140 1475 108544 14.6236 6.83171 249.511 209.233 480.359 480.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 0.000128 512 430 1300 73728 11.8559 3.40992 76.8587 104.728 197.067 197.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1810 6.4e-05 2048 360 1250 280576 43.4186 28.4139 1072.93 838.809 1983.7 1983.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 3.2e-05 512 160 200 585728 24.6919 13.3283 95.8746 418.046 552.124 552.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 3.2e-05 4096 260 1650 464896 319.236 141.224 4892.29 4212.59 9565.68 9565.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.000128 2048 180 1350 144384 11.5466 14.3502 347.114 418.672 791.763 791.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 0.000512 2048 230 1375 34560 3.47136 76.6524 104.722 184.89 184.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 0.000128 2048 440 1550 110592 24.4433 14.3258 356.388 418.626 813.916 814.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.001024 1024 330 1525 2048 1.98544 0.66688 4.04797 40.9744 47.8002 47.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1600 0.000128 512 500 350 122880 7.49133 3.41197 25.7731 104.803 141.669 141.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 0.000128 1024 140 1475 106496 14.7938 6.8327 172.484 209.41 403.68 403.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 0.000128 512 430 1300 65536 11.5691 3.35021 48.4434 99.3213 162.899 163.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1810 6.4e-05 2048 360 1250 278528 43.4289 28.2711 753.158 836.507 1661.5 1661.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 3.2e-05 512 160 200 581632 24.8042 13.3303 67.536 418.131 523.987 524.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 3.2e-05 4096 260 1650 462848 318.597 140.898 3474.5 4222.28 8156.62 8156.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 0.000128 2048 180 1344 145216 11.5528 14.3771 357.157 419.454 802.623 802.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 0.000512 2048 230 1376 34848 3.48269 78.8726 104.903 187.299 187.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 0.000128 2048 440 1536 112128 24.3364 14.3425 415.593 419.412 873.816 873.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 0.001024 1024 330 1536 2560 2.04877 0.696224 4.43104 42.8933 50.1967 50.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1600 0.000128 512 500 352 123904 7.41853 3.40992 26.4367 104.656 142.107 142.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 0.000128 1024 140 1472 109056 14.6612 6.83418 180.909 209.805 412.367 412.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 0.000128 512 430 1312 75776 11.6661 3.40851 56.7062 104.669 176.666 176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1810 6.4e-05 2048 360 1248 279808 43.5045 28.3402 786.386 838.572 1696.94 1697.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1750 3.2e-05 512 160 224 592896 24.5163 13.3555 144.911 419.368 602.34 602.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 3.2e-05 4096 260 1632 461824 323.176 141.592 6728.84 4247.38 11441.3 11441.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1490 0.000128 2048 180 1344 145152 11.5651 14.3591 231.154 419.521 676.681 676.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 0.000512 2048 230 1376 34816 3.4816 51.0576 105.021 159.603 159.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1220 0.000128 2048 440 1536 112128 24.3641 14.424 335.098 419.48 793.497 793.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 0.001024 1024 330 1536 2560 2.05277 0.697696 3.14125 44.7436 50.7632 50.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1600 0.000128 512 500 352 122880 7.50624 3.41197 36.5034 104.672 152.272 152.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 650 0.000128 1024 140 1472 108544 14.6201 6.83005 116.201 209.144 346.948 347.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 900 0.000128 512 430 1312 73728 11.8504 3.40992 35.846 104.685 155.998 156.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1810 6.4e-05 2048 360 1248 279552 43.6701 28.3183 1177.48 838.621 2088.23 2088.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1750 3.2e-05 512 160 224 591872 24.5817 13.3573 145.214 419.385 602.727 602.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 950 3.2e-05 4096 260 1632 461824 323.839 141.592 6749.47 4233.24 11448.5 11448.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.000128 2048 180 1344 145200 11.6138 14.3835 366.582 419.467 812.127 812.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 0.000512 2048 230 1376 34840 3.4857 81.1479 104.904 189.58 189.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 0.000128 2048 440 1536 112320 24.4235 14.3729 379.307 419.425 837.664 837.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 0.001024 1024 330 1536 2240 2.04365 0.686272 4.04826 42.0733 48.9813 49.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1600 0.000128 512 500 352 124160 7.48243 3.42285 27.2572 105.005 143.351 143.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 0.000128 1024 140 1472 109440 14.6864 6.84851 185.629 209.81 417.134 417.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 0.000128 512 430 1312 74240 11.8884 3.42144 57.2871 105.017 177.826 177.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1810 6.4e-05 2048 360 1248 280000 43.6663 28.3834 794.704 838.583 1705.48 1705.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1750 3.2e-05 512 160 224 592640 24.5762 13.388 149.594 419.365 607.113 607.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 3.2e-05 4096 260 1632 461440 324.305 142.033 6258.15 4249.67 10974.5 10974.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 0.000128 2048 180 1344 145120 11.5712 14.3818 234.527 419.242 679.804 679.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 0.000512 2048 230 1376 34800 3.48365 52.0652 104.823 160.419 160.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 0.000128 2048 440 1536 112000 24.3642 14.3522 243.624 419.194 701.667 701.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 0.001024 1024 330 1536 1920 2.05386 0.68704 2.57827 42.0259 47.4742 47.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1600 0.000128 512 500 352 122880 7.52688 3.4152 17.5876 104.948 133.663 133.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 0.000128 1024 140 1472 108800 14.6796 6.84592 119.003 209.688 350.386 350.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 0.000128 512 430 1312 71680 11.7566 3.39917 35.738 103.24 154.345 154.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1810 6.4e-05 2048 360 1248 279680 43.5673 28.3689 510.757 838.023 1420.85 1420.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1750 3.2e-05 512 160 224 591360 24.6088 13.3788 148.119 419.06 605.355 605.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 3.2e-05 4096 260 1632 460800 324.818 142.012 6914.88 4250.12 11632.2 11632.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.000128 2048 180 1344 145248 11.5657 14.47 396.608 419.486 842.213 842.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 0.000512 2048 230 1376 34848 3.49184 87.9449 104.923 196.403 196.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 0.000128 2048 440 1536 111744 24.3052 14.3524 409.528 418.67 866.985 867.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.001024 1024 330 1536 2304 2.03344 0.688096 4.47088 42.9947 50.3211 50.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1600 0.000128 512 500 352 122880 7.43667 3.40992 29.358 104.308 144.699 144.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 0.000128 1024 140 1472 109056 14.6158 6.97018 199.99 209.433 431.164 431.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 0.000128 512 430 1312 73728 11.5859 3.40173 61.5409 103.285 180.026 180.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1810 6.4e-05 2048 360 1248 279552 43.5133 28.3173 862.411 838.688 1773.06 1773.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 3.2e-05 512 160 224 591360 24.4025 13.3632 146.68 418.752 603.38 603.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 3.2e-05 4096 260 1632 461568 322.188 141.713 3964.27 4231.67 8660.18 8660.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.000128 2048 180 1344 145152 11.5304 14.3524 254.3 419.341 699.606 699.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 0.000512 2048 230 1376 34752 3.47667 56.6092 104.797 164.926 164.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 0.000128 2048 440 1536 111360 24.3384 14.3421 262.406 418.777 720 720.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 0.001024 1024 330 1536 2304 2.0385 0.68672 3.18368 41.814 47.8497 47.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1600 0.000128 512 500 352 119808 7.46416 3.3983 18.8133 103.299 133.152 133.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 0.000128 1024 140 1472 107520 14.6201 6.82461 127.96 208.452 358.021 358.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 0.000128 512 430 1312 73728 11.5822 3.40582 40.2487 103.311 158.756 158.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1810 6.4e-05 2048 360 1248 278784 43.5056 28.3499 550.995 837.221 1460.21 1460.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1750 3.2e-05 512 160 224 589824 24.4828 13.3493 162.457 418.61 619.088 619.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 3.2e-05 4096 260 1632 460800 321.732 141.456 6425.16 4223.94 11112.6 11112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.000128 2048 180 1344 145152 11.5975 14.3781 391.339 419.024 836.422 836.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 0.000512 2048 230 1376 34832 3.48365 86.9579 104.825 195.312 195.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 0.000128 2048 440 1536 112000 24.3982 14.3697 404.6 418.391 861.891 862.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.001024 1024 330 1536 2240 2.05072 0.690752 4.33958 43.0234 50.234 50.3529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1600 0.000128 512 500 352 123648 7.48349 3.41402 29.0422 104.743 144.871 145.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 0.000128 1024 140 1472 108416 14.7134 6.84595 197.221 209.355 428.299 428.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 0.000128 512 430 1312 71680 11.8374 3.40173 58.9756 103.552 177.984 178.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1810 6.4e-05 2048 360 1248 279552 43.7175 28.3422 849.956 837.642 1759.8 1759.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 3.2e-05 512 160 224 591360 24.376 13.3828 85.6615 418.297 541.903 542.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 3.2e-05 4096 260 1632 461440 323.588 141.949 3877.49 4241.98 8585.34 8585.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.000128 2048 180 1344 145152 11.566 14.3954 249.278 419.499 694.818 694.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 0.000512 2048 230 1376 34720 3.47738 55.5233 104.755 163.799 163.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 0.000128 2048 440 1536 112000 24.2805 14.3565 258.97 418.855 716.593 716.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.001024 1024 330 1536 1792 2.02528 0.673792 2.67024 40.3504 45.8479 45.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1600 0.000128 512 500 352 121856 7.40042 3.39773 18.6823 103.652 133.314 133.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 0.000128 1024 140 1472 107520 14.7483 6.83312 124.845 209.52 356.106 356.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 0.000128 512 430 1312 64512 11.9692 3.36723 34.2749 101.259 151.08 151.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1810 6.4e-05 2048 360 1248 278656 43.5868 28.3357 545.28 837.23 1454.56 1454.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 3.2e-05 512 160 224 591360 24.4662 13.3632 128.65 418.647 585.315 585.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 3.2e-05 4096 260 1632 460544 322.213 141.648 2523.05 4239.67 7229.37 7229.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.000128 2048 180 1344 144816 11.5872 14.3845 204.52 419.133 649.704 649.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 0.000512 2048 230 1376 34608 3.47133 45.7086 104.739 153.964 154.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 0.000128 2048 440 1536 111552 24.4363 14.3694 212.201 419.076 670.213 670.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 0.001024 1024 330 1536 1344 2.06032 0.677696 1.95091 41.4022 46.2204 46.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1600 0.000128 512 500 352 123648 7.50582 3.4185 16.0736 104.915 132.099 132.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 0.000128 1024 140 1472 107520 14.8026 6.84598 102.927 209.634 334.366 334.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 0.000128 512 430 1312 64512 12.0016 4.03546 28.5552 101.325 146.13 146.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1810 6.4e-05 2048 360 1248 278208 43.7597 28.3677 449.001 837.547 1358.81 1358.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1750 3.2e-05 512 160 224 591360 24.5148 13.3755 155.452 418.77 612.298 612.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 3.2e-05 4096 260 1632 459648 325.307 142.056 5923.98 4230.35 10622 10622.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.000128 2048 180 1344 145152 11.5558 14.3991 395.208 419.486 840.731 840.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 0.000512 2048 230 1376 34816 3.48378 87.1365 104.89 195.553 195.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 0.000128 2048 440 1536 112128 24.3264 14.3688 409.245 419.444 867.512 867.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.001024 1024 330 1536 2560 2.05123 0.693088 5.07504 42.4043 50.3488 50.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1600 0.000128 512 500 352 122880 7.48739 3.40602 29.4603 104.663 145.199 145.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 0.000128 1024 140 1472 108544 14.6235 6.82915 197.926 209.131 428.665 428.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 0.000128 512 430 1312 73728 11.8441 3.41197 59.3593 104.674 179.503 179.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1810 6.4e-05 2048 360 1248 279552 43.5512 28.287 864.831 838.53 1775.33 1775.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 3.2e-05 512 160 224 591872 24.3689 13.3571 87.4107 419.334 544.654 544.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 3.2e-05 4096 260 1632 461824 322.314 141.634 3964.41 4228.03 8656.72 8656.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.000128 2048 180 1344 144896 11.537 14.3564 265.728 418.975 710.681 710.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 0.000512 2048 230 1376 34688 3.47222 58.0137 104.719 166.25 166.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 0.000128 2048 440 1536 111616 24.2637 14.338 273.778 418.228 730.741 730.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.001024 1024 330 1536 1024 2.01718 0.663552 1.7983 41.8545 46.4594 46.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1600 0.000128 512 500 352 122880 7.49226 3.41123 20.2531 104.707 136.047 136.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 0.000128 1024 140 1472 108544 14.6357 6.82784 131.643 209.212 362.475 362.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 0.000128 512 430 1312 73728 11.8579 3.41325 38.5803 104.721 158.789 158.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1810 6.4e-05 2048 360 1248 279552 43.5392 28.3496 582.812 838.729 1493.57 1493.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 3.2e-05 512 160 224 589824 24.3116 13.3285 59.7889 417.994 515.613 515.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 3.2e-05 4096 260 1632 460800 323.323 141.863 2702.87 4234.61 7403.02 7403.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.000128 2048 180 1344 144768 11.5353 14.3542 220.827 418.788 665.582 665.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 0.000512 2048 230 1376 34560 3.45978 48.3882 104.56 156.453 156.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 0.000128 2048 440 1536 110592 24.2762 14.3269 226.107 416.678 681.522 681.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 0.001024 1024 330 1536 1536 2.00413 0.663712 2.22106 40.7514 45.7692 45.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1600 0.000128 512 500 352 116736 7.65626 3.39693 16.1954 103.29 130.725 130.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 0.000128 1024 140 1472 104448 14.6576 6.80346 105.847 206.379 333.844 333.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 0.000128 512 430 1312 61440 11.877 3.35117 27.2505 99.1848 141.88 142.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1810 6.4e-05 2048 360 1248 278016 43.6006 28.375 482.243 836.814 1391.16 1391.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 3.2e-05 512 160 224 583680 24.65 13.2811 115.95 416.313 570.389 570.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 3.2e-05 4096 260 1632 460800 322.625 141.492 5395.43 4240.33 10100.2 10100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.000128 2048 180 1344 145152 11.5712 14.4482 566.571 419.386 1012.06 1012.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 0.000512 2048 230 1376 34776 3.4775 125.739 104.813 234.072 234.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 0.000128 2048 440 1536 111744 24.4549 14.3688 583.448 419.344 1041.74 1041.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.001024 1024 330 1536 2304 2.02141 0.679936 6.41245 41.6082 50.8517 50.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1600 0.000128 512 500 352 122112 7.42429 3.40992 41.6649 103.819 156.5 156.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 0.000128 1024 140 1472 108288 14.6757 6.84864 284.744 208.987 515.411 515.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 0.000128 512 430 1312 69120 11.8111 3.38688 82.1895 102.287 199.886 200.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1810 6.4e-05 2048 360 1248 279360 43.68 28.3956 1224.06 838.328 2134.6 2134.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 3.2e-05 512 160 224 592128 24.3804 13.3869 122.223 419.215 579.383 579.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 3.2e-05 4096 260 1632 460800 323.906 142.093 5537.22 4233.74 10237.3 10237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.000128 2048 180 1344 145152 11.5576 14.3853 354.413 419.5 799.936 800.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 0.000512 2048 230 1376 34704 3.47805 79.1541 104.795 187.472 187.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 0.000128 2048 440 1536 110592 24.3589 14.4324 363.42 417.907 820.249 820.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.001024 1024 330 1536 1152 2.01504 0.664768 2.54352 40.8189 46.1696 46.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1600 0.000128 512 500 352 119808 7.35258 3.38128 26.8234 102.306 140.048 140.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 0.000128 1024 140 1472 105984 14.6495 6.816 177.042 207.502 406.168 406.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 0.000128 512 430 1312 64512 11.6396 3.34845 50.1886 99.2235 164.615 164.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1810 6.4e-05 2048 360 1248 278784 43.5583 28.332 768.065 838.343 1678.43 1678.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 3.2e-05 512 160 224 589824 24.2589 13.3395 79.3994 417.63 534.81 534.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 3.2e-05 4096 260 1632 460800 323.134 141.979 3553.92 4231.19 8250.56 8250.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.000128 2048 180 1344 144720 11.5855 14.3684 288.964 418.997 733.996 734.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 0.000512 2048 230 1376 34560 3.46726 65.366 104.524 173.399 173.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 0.000128 2048 440 1536 110592 24.4821 14.4004 300.567 417.79 757.369 757.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.001024 1024 330 1536 1728 2.06362 0.682688 3.17786 41.6597 47.7111 47.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1600 0.000128 512 500 352 117504 7.51482 3.39274 21.7758 102.274 135.136 135.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 0.000128 1024 140 1472 107136 14.7681 6.84432 148.739 208.992 379.502 379.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 0.000128 512 430 1312 69120 11.8353 3.39098 44.6103 102.287 162.339 162.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1810 6.4e-05 2048 360 1248 278208 43.6623 28.4124 634.185 834.84 1541.23 1541.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 3.2e-05 512 160 224 587520 24.4655 13.3507 65.5708 417.374 520.938 521.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 3.2e-05 4096 260 1632 456192 325.93 142.108 2866.37 4248.36 7583.09 7583.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.000128 2048 180 1344 145120 11.5628 14.3725 526.289 419.531 971.843 971.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 0.000512 2048 230 1376 34800 3.47808 116.988 104.889 225.398 225.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 0.000128 2048 440 1536 112000 24.3424 14.3815 544.382 419.548 1002.78 1002.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.001024 1024 330 1536 1920 2.05472 0.686976 5.18883 41.8678 49.9252 50.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1600 0.000128 512 500 352 122880 7.53043 3.41811 39.544 105.019 155.696 155.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 0.000128 1024 140 1472 108800 14.6671 6.84442 266.131 209.833 497.633 497.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 0.000128 512 430 1312 71680 11.7472 3.39821 80.4745 103.312 199.146 199.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1810 6.4e-05 2048 360 1248 279680 43.5406 28.3525 1140.39 838.588 2051.01 2051.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 3.2e-05 512 160 224 591360 24.4059 13.3734 114.957 419.338 572.257 572.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 3.2e-05 4096 260 1632 460800 323.469 142.002 5205.8 4252.47 9924.08 9924.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.000128 2048 180 1344 144640 11.5376 14.3554 354.973 418.516 799.468 799.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 0.000512 2048 230 1376 34720 3.48365 78.6217 104.797 186.945 187.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 0.000128 2048 440 1536 110080 24.2704 14.4157 360.664 415.896 815.377 815.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.001024 1024 330 1536 1280 2.09059 0.687392 2.75242 41.6487 47.309 47.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1600 0.000128 512 500 352 117760 7.58288 3.39558 25.7433 103.265 140.17 140.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 0.000128 1024 140 1472 104960 14.581 6.80061 172.276 206.324 400.137 400.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 0.000128 512 430 1312 71680 11.7437 3.3937 53.9962 103.277 172.63 172.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1810 6.4e-05 2048 360 1248 279040 43.4795 28.335 765.578 838.07 1675.6 1675.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 3.2e-05 512 160 224 588800 24.5732 13.3473 76.7037 419.02 533.827 533.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 3.2e-05 4096 260 1632 460800 323.041 141.864 3496.71 4230.93 8192.89 8193.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.000128 2048 180 1344 144960 11.5735 14.3708 295.869 419.155 741.052 741.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 0.000512 2048 230 1376 34560 3.46771 65.6487 104.581 173.742 173.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 0.000128 2048 440 1536 111360 24.3117 14.3606 306.072 417.815 762.696 762.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.001024 1024 330 1536 1920 2.07258 0.692224 3.43827 41.9466 48.2772 48.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1600 0.000128 512 500 352 115200 7.74326 3.40294 21.2553 103.314 135.895 136.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 0.000128 1024 140 1472 103680 14.7275 6.8057 143.482 206.425 371.597 371.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 0.000128 512 430 1312 61440 12.5388 3.39974 39.331 103.327 158.813 158.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1810 6.4e-05 2048 360 1248 278400 43.5093 28.4706 641.949 834.831 1548.9 1549.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 3.2e-05 512 160 224 583680 24.648 13.3366 64.2492 417.358 519.787 519.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 3.2e-05 4096 260 1632 456960 324.692 141.904 2911.02 4243.89 7621.84 7622.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.000128 2048 180 1344 145152 11.5266 14.3928 500.253 419.397 945.653 945.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 0.000512 2048 230 1376 34752 3.47341 110.936 104.8 219.251 219.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 0.000128 2048 440 1536 111360 24.3311 14.3547 514.001 418.837 971.658 971.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.001024 1024 330 1536 2304 2.03734 0.68832 5.97347 41.8135 50.6384 50.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1600 0.000128 512 500 352 119808 7.45811 3.39558 36.519 103.319 150.871 151.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 0.000128 1024 140 1472 107520 14.6246 6.82234 250.929 208.484 481.014 481.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 0.000128 512 430 1312 73728 11.5802 3.39763 78.7399 103.321 197.251 197.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1810 6.4e-05 2048 360 1248 278784 43.4903 28.2925 1079.91 837.221 1989.05 1989.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 3.2e-05 512 160 224 589824 24.398 13.3456 108.765 418.652 565.342 565.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 3.2e-05 4096 260 1632 460800 321.509 141.464 4910.69 4222.61 9596.61 9596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.000128 2048 180 1344 144768 11.5454 14.3483 321.44 419.145 766.559 766.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 0.000512 2048 230 1376 34560 3.46589 71.7302 104.543 179.782 179.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 0.000128 2048 440 1536 110592 24.2954 14.3157 331.578 417.033 787.351 787.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.001024 1024 330 1536 1536 2.00106 0.664064 3.11728 41.8229 47.7309 47.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1600 0.000128 512 500 352 116736 7.65306 3.39805 23.5969 103.373 138.2 138.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 0.000128 1024 140 1472 104448 14.6549 6.80138 158.74 206.55 386.903 387.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 0.000128 512 430 1312 61440 11.8745 3.35002 43.1164 99.263 157.823 157.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1810 6.4e-05 2048 360 1248 278016 43.6019 28.285 698.597 837.519 1608.13 1608.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 3.2e-05 512 160 224 583680 24.4454 13.2794 70.7432 416.669 525.317 525.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 3.2e-05 4096 260 1632 460800 322.009 141.472 3194.98 4223.84 7882.63 7882.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.000128 2048 180 1344 144576 11.5213 14.3633 282.742 417.923 726.628 726.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 0.000512 2048 230 1376 34560 3.47613 62.5889 104.691 170.799 170.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 0.000128 2048 440 1536 108288 24.4098 14.3197 284.079 414.791 737.729 737.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 630 0.001024 1024 330 1536 0 0.668896 0.004672 40.7165 41.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1600 0.000128 512 500 352 110592 7.46691 4.01738 19.6995 139.927 171.375 130.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 0.000128 1024 140 1472 101376 14.6893 6.84912 133.874 204.4 359.978 360.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 0.000128 512 430 1312 55296 12.3371 3.34899 33.7373 99.2232 148.856 149.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1810 6.4e-05 2048 360 1248 276480 43.5149 28.2665 606.466 834.826 1513.2 1513.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 3.2e-05 512 160 224 580608 24.3245 13.1938 60.9548 414.215 512.871 513.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 3.2e-05 4096 260 1632 456192 324.677 141.84 2742.58 4247.86 7457.27 7457.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.000128 2048 180 1344 145000 11.6195 14.3913 493.214 418.862 938.165 938.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 0.000512 2048 230 1376 34800 3.49024 109.557 104.872 217.963 218.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 0.000128 2048 440 1536 112000 24.3981 14.4015 509.441 418.839 967.213 967.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.001024 1024 330 1536 2400 2.0464 0.685312 6.19965 41.8067 50.8624 50.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1600 0.000128 512 500 352 121600 7.39229 3.40349 36.6069 103.243 150.828 150.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 0.000128 1024 140 1472 107200 14.7439 6.85034 245.571 208.435 475.76 475.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 0.000128 512 430 1312 70400 11.8972 3.40582 73.852 103.254 192.624 192.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1810 6.4e-05 2048 360 1248 279200 43.7369 28.3685 1065.07 837.223 1974.54 1974.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 3.2e-05 512 160 224 592000 24.3957 13.392 107.7 418.644 564.319 564.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 3.2e-05 4096 260 1632 460800 323.631 142.072 4839.03 4243.51 9548.57 9548.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.000128 2048 180 1344 144800 11.6205 14.4181 339.051 419.424 784.601 784.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 0.000512 2048 230 1376 34600 3.47104 75.5964 104.673 183.783 183.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 0.000128 2048 440 1536 110400 24.4129 14.4062 348.796 417.229 804.973 805.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.001024 1024 330 1536 1600 2.08691 0.689824 3.36346 42.8914 49.1603 49.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1600 0.000128 512 500 352 121600 7.39421 3.40787 25.8293 103.379 140.193 140.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 0.000128 1024 140 1472 105600 14.6018 6.81818 167.972 206.552 396.1 396.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 0.000128 512 430 1312 64000 12.3798 3.40582 47.0667 103.394 166.458 166.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1810 6.4e-05 2048 360 1248 278400 43.7105 28.3492 736.555 838.044 1646.79 1646.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 3.2e-05 512 160 224 588800 24.2391 13.3161 75.1062 416.845 529.687 529.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 3.2e-05 4096 260 1632 460800 323.819 141.998 3392.86 4247.36 8106.36 8106.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.000128 2048 180 1344 144000 11.5797 14.4174 280.809 418.128 725.016 725.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 0.000512 2048 230 1376 34500 3.46976 63.0414 104.688 171.243 171.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 0.000128 2048 440 1536 108000 24.3646 14.379 284.707 413.256 736.839 736.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.001024 1024 330 1536 2400 2.06035 0.694272 4.22851 42.6831 49.7967 49.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1600 0.000128 512 500 352 115200 7.78058 3.40531 20.8334 103.46 135.664 135.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 0.000128 1024 140 1472 105600 14.6312 6.82112 140.467 206.723 368.802 368.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 0.000128 512 430 1312 57600 12.8876 3.40224 35.5956 103.475 155.581 155.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1810 6.4e-05 2048 360 1248 278400 43.7895 28.4137 613.879 838.613 1524.83 1524.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 3.2e-05 512 160 224 585600 24.7788 13.3934 62.2174 419.122 519.695 519.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 3.2e-05 4096 260 1632 460800 324.654 142.098 2804.54 4248.94 7520.57 7520.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.000128 2048 180 1344 145152 11.5626 14.4597 475.572 419.218 920.895 920.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 0.000512 2048 230 1376 34720 3.4816 105.749 104.682 213.954 214.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 0.000128 2048 440 1536 112000 24.284 14.4036 493.791 418.578 951.189 951.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.001024 1024 330 1536 1792 2.02352 0.674528 4.74182 42.3576 49.9266 50.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1600 0.000128 512 500 352 121856 7.3968 3.40509 35.4789 103.59 150.054 150.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 0.000128 1024 140 1472 107520 14.7597 6.83814 238.561 209.378 469.702 469.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 0.000128 512 430 1312 64512 11.97 3.37037 65.759 101.2 182.525 182.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1810 6.4e-05 2048 360 1248 278656 43.5992 28.3054 1030.77 836.676 1939.48 1939.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 3.2e-05 512 160 224 591360 24.3283 13.3621 104.379 418.365 560.617 560.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 3.2e-05 4096 260 1632 460544 322.16 141.616 4730.79 4221.32 9416.22 9416.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.000128 2048 180 1344 144704 11.5302 14.386 329.096 419.277 774.37 774.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 0.000512 2048 230 1376 34496 3.46186 73.496 104.472 181.471 181.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 0.000128 2048 440 1536 111104 24.3972 14.4058 343.096 419.225 801.256 801.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 630 0.001024 1024 330 1536 0 0.650528 0.004096 41.3027 42.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1600 0.000128 512 500 352 114688 7.48608 4.01763 23.5669 142.651 177.983 136.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 0.000128 1024 140 1472 103936 14.7741 6.81261 161.534 207.301 390.592 390.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 0.000128 512 430 1312 57344 11.7107 3.25882 41.0174 96.5512 152.753 152.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1810 6.4e-05 2048 360 1248 277760 43.5616 28.2818 718.725 837.7 1628.4 1628.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 3.2e-05 512 160 224 587776 24.616 13.3448 72.6989 418.797 529.639 529.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 3.2e-05 4096 260 1632 458752 323.888 141.888 3291.05 4235.93 7993.08 7993.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.000128 2048 180 1344 144480 11.567 14.4687 272.779 419.581 718.487 718.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 0.000512 2048 230 1376 34272 3.45482 60.5432 104.171 168.212 168.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 0.000128 2048 440 1536 110208 24.5623 14.3688 281.103 419.532 739.695 739.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 630 0.001024 1024 330 1536 0 0.6816 0.004416 42.7169 43.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1600 0.000128 512 500 352 118272 7.32592 4.05181 20.1094 144.139 175.884 132.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 0.000128 1024 140 1472 107520 14.7901 6.84454 138.627 209.859 370.278 370.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 0.000128 512 430 1312 64512 12.018 3.37219 38.5126 101.438 155.545 155.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1810 6.4e-05 2048 360 1248 276864 43.6609 28.3464 589.911 837.998 1500.05 1500.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 3.2e-05 512 160 224 591360 24.3332 13.3642 60.4764 418.865 517.22 517.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 3.2e-05 4096 260 1632 456960 326.02 142.513 2678.55 4246.34 7393.76 7394.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.000128 2048 180 1344 144960 11.5773 14.4595 466.852 419.204 912.174 912.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 0.000512 2048 230 1376 34680 3.4775 103.509 104.673 211.702 211.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 0.000128 2048 440 1536 111360 24.3419 14.4348 481.528 417.878 938.319 938.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.001024 1024 330 1536 1920 2.06509 0.68656 5.04832 42.7848 50.7147 50.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1600 0.000128 512 500 352 119040 7.53789 3.40576 33.9525 103.326 148.403 148.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 0.000128 1024 140 1472 107520 14.7212 6.84259 231.411 209.028 462.163 462.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 0.000128 512 430 1312 69120 11.977 3.40134 68.4303 103.341 187.365 187.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1810 6.4e-05 2048 360 1248 279360 43.6472 28.4418 1012.79 837.847 1922.86 1922.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 3.2e-05 512 160 224 587520 24.4279 13.3522 100.835 417.646 556.443 556.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 3.2e-05 4096 260 1632 460800 323.132 141.818 4672.41 4246.77 9384.46 9384.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.000128 2048 180 1344 144960 11.5727 14.3748 335.405 419.235 780.669 780.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 0.000512 2048 230 1376 34560 3.47392 74.8041 104.609 182.931 182.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 0.000128 2048 440 1536 111360 24.2849 14.3575 347.086 417.912 803.772 803.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.001024 1024 330 1536 1920 2.07133 0.690176 3.91347 41.9511 48.7579 48.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1600 0.000128 512 500 352 115200 7.75427 3.39914 23.9375 103.342 138.617 138.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 0.000128 1024 140 1472 103680 14.7197 6.80611 162.502 206.478 390.665 390.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 0.000128 512 430 1312 61440 12.5444 3.3983 44.2407 103.352 163.752 163.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1810 6.4e-05 2048 360 1248 278400 43.5038 28.4406 725.891 835.018 1632.99 1633.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 3.2e-05 512 160 224 583680 24.6358 13.3382 72.5273 417.443 528.132 528.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 3.2e-05 4096 260 1632 456960 324.713 141.894 3274.63 4244.95 7986.51 7986.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.000128 2048 180 1344 144000 11.6158 14.4264 273.812 418.615 718.551 718.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 0.000512 2048 230 1376 34200 3.43875 61.1717 104.042 168.694 168.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 0.000128 2048 440 1536 109440 24.6777 14.3892 281.739 418.559 739.493 739.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 630 0.001024 1024 330 1536 0 0.631456 0.004864 39.5409 40.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1600 0.000128 512 500 352 115200 7.43574 4.00042 20.1229 140.463 172.287 132.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 0.000128 1024 140 1472 103680 15.0688 6.84253 134.785 209.373 366.235 366.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 0.000128 512 430 1312 46080 12.0156 3.11782 27.9156 93.2176 136.483 136.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1810 6.4e-05 2048 360 1248 276480 43.7365 28.4233 595.258 836.013 1503.55 1503.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 3.2e-05 512 160 224 587520 24.4775 13.3549 60.6357 417.855 516.505 516.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 3.2e-05 4096 260 1632 455040 327.293 142.551 2706.61 4259.7 7436.47 7436.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.000128 2048 180 1344 144896 11.5367 14.3565 471.487 418.683 916.146 916.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 0.000512 2048 230 1376 34688 3.47347 104.56 104.646 212.722 212.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 0.000128 2048 440 1536 111616 24.2654 14.3684 487.001 417.949 943.722 943.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.001024 1024 330 1536 1024 2.01754 0.66256 2.96422 40.7799 46.5511 46.6707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1600 0.000128 512 500 352 122880 7.48371 3.40582 35.509 104.629 151.214 151.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 0.000128 1024 140 1472 108544 14.6297 6.82621 238.37 209.069 469.054 469.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 0.000128 512 430 1312 73728 11.8514 3.40992 73.9325 104.642 194.05 194.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1810 6.4e-05 2048 360 1248 279552 43.5211 28.3704 1022.45 838.128 1932.6 1932.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 3.2e-05 512 160 224 589824 24.3212 13.3284 102.513 417.702 558.051 558.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 3.2e-05 4096 260 1632 460800 323.372 141.884 4643.18 4250.44 9359.23 9359.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.000128 2048 180 1344 144384 11.5569 14.3803 318.785 418.342 763.151 763.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 0.000512 2048 230 1376 34560 3.4743 70.8936 104.647 179.059 179.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 0.000128 2048 440 1536 110592 24.4492 14.4216 327.655 418.296 784.955 785.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 630 0.001024 1024 330 1536 0 0.668992 0.004928 40.9188 41.6759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1600 0.000128 512 500 352 122880 7.49891 4.08294 24.3372 145.642 181.825 140.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 0.000128 1024 140 1472 106496 14.8141 6.83213 159.256 209.245 390.312 390.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 0.000128 512 430 1312 65536 11.5668 3.34506 45.1052 99.2391 159.471 159.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1810 6.4e-05 2048 360 1248 278528 43.4604 28.2987 689.286 835.741 1596.93 1597.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 3.2e-05 512 160 224 589824 24.3154 13.3302 70.143 417.804 525.779 525.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 3.2e-05 4096 260 1632 458752 322.319 141.43 3132.05 4223.61 7819.74 7820.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.000128 2048 180 1344 143616 11.5255 14.3552 284.445 417.759 728.164 728.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 0.000512 2048 230 1376 34176 3.44067 63.5494 104.034 171.066 171.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 0.000128 2048 440 1536 107520 24.3285 14.3424 288.09 413.43 740.325 740.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 630 0.001024 1024 330 1536 0 0.673152 0.005504 40.6851 41.4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1600 0.000128 512 500 352 110592 7.48758 4.02621 20.1519 140.066 171.998 130.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 0.000128 1024 140 1472 104448 14.6731 6.80272 139.97 206.808 368.413 368.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 0.000128 512 430 1312 49152 12.8168 3.34819 30.6711 99.398 146.446 146.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1810 6.4e-05 2048 360 1248 276480 43.5192 28.244 620.593 833.895 1526.38 1526.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 3.2e-05 512 160 224 577536 24.322 13.1297 62.0654 412.727 512.429 512.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 3.2e-05 4096 260 1632 454656 324.59 141.624 2838.82 4225.82 7531.19 7531.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 0.000128 2048 180 1360 144768 11.544 14.3585 370.951 419.053 815.986 816.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 0.000512 2048 230 1400 34784 3.48774 82.1289 104.82 190.479 190.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 0.000128 2048 440 1560 112640 24.291 14.342 426.506 419.01 884.275 884.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 0.001024 1024 330 1520 3328 2.01053 0.69632 5.81114 43.8222 52.469 52.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1600 0.000128 512 500 360 121856 7.5289 3.41331 27.2231 104.559 142.912 143.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 0.000128 1024 140 1480 108544 14.6707 6.82979 185.748 209.59 416.995 417.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 0.000128 512 430 1320 75776 11.6605 3.40675 58.5937 104.567 178.442 178.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1810 6.4e-05 2048 360 1280 280576 43.3917 28.3203 816.082 837.737 1725.66 1725.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1750 3.2e-05 512 160 200 586752 24.8039 13.3591 134.002 418.964 591.314 591.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 3.2e-05 4096 260 1640 462848 321.436 141.374 7019.35 4237.84 11720.3 11720.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1490 0.000128 2048 180 1360 144768 11.5569 14.39 237.479 419.147 682.652 682.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 0.000512 2048 230 1400 34752 3.49203 52.6458 104.961 161.143 161.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 0.000128 2048 440 1560 112640 24.3432 14.3694 308.596 419.096 766.537 766.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 0.001024 1024 330 1520 3072 2.02618 0.694272 3.7007 44.0057 50.5559 50.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1600 0.000128 512 500 360 120832 7.60723 3.41072 17.6992 104.584 133.489 133.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 0.000128 1024 140 1480 107520 14.685 6.82496 118.331 208.957 348.957 349.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 900 0.000128 512 430 1320 73728 11.8577 3.40752 36.8541 104.592 156.93 157.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1810 6.4e-05 2048 360 1280 280576 43.5663 28.332 1231.35 837.855 2141.24 2141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1750 3.2e-05 512 160 200 585728 24.9399 13.359 136.055 419 593.543 593.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 950 3.2e-05 4096 260 1640 462848 322.067 141.372 7047.46 4237.67 11748.9 11749.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.000128 2048 180 1360 144720 11.5936 14.3866 418.656 419.002 863.715 863.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 0.000512 2048 230 1400 34760 3.47955 93.5608 104.76 201.843 201.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 0.000128 2048 440 1560 112640 24.3551 14.3696 436.452 418.965 894.267 894.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 0.001024 1024 330 1520 2880 2.01402 0.686272 5.6943 41.7961 50.3194 50.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1600 0.000128 512 500 360 122880 7.53891 3.42016 31.3421 104.885 147.365 147.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 0.000128 1024 140 1480 108160 14.747 6.84442 209.093 209.577 440.419 440.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 0.000128 512 430 1320 74240 11.8759 3.41798 65.0052 104.895 185.399 185.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1810 6.4e-05 2048 360 1280 280320 43.6333 28.3559 919.781 837.642 1829.54 1829.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1750 3.2e-05 512 160 200 586240 24.8474 13.3857 150.304 418.9 607.621 607.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 3.2e-05 4096 260 1640 462720 321.941 141.724 6971.29 4221.81 11657.1 11657.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.000128 2048 180 1360 144640 11.5619 14.3847 267.296 419.162 712.483 712.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 0.000512 2048 230 1400 34720 3.47882 59.5559 104.78 167.858 167.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 0.000128 2048 440 1560 112640 24.2936 14.3594 276.844 419.111 734.736 734.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 0.001024 1024 330 1520 2560 2.02496 0.686336 3.648 41.853 48.3382 48.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1600 0.000128 512 500 360 122880 7.53568 3.41667 20.5226 104.923 136.577 136.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 0.000128 1024 140 1480 107520 14.7953 6.83827 133.96 209.646 365.402 365.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 0.000128 512 430 1320 71680 11.751 3.39981 40.8628 103.224 159.453 159.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1810 6.4e-05 2048 360 1280 280320 43.4688 28.421 583.19 837.861 1493.07 1493.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1750 3.2e-05 512 160 200 586240 24.8137 13.3734 150.329 418.972 607.675 607.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 3.2e-05 4096 260 1640 462080 322.76 141.748 7898.55 4225 12588.4 12588.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 0.000128 2048 180 1360 144480 11.5757 14.4097 219.086 418.919 664.072 664.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 0.000512 2048 230 1400 34680 3.47955 48.9016 104.903 157.327 157.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 0.000128 2048 440 1560 111360 24.3767 14.3792 297.485 417.586 753.961 754.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 0.001024 1024 330 1520 2880 2.02234 0.687744 3.53533 42.2395 48.6103 48.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1600 0.000128 512 500 360 119040 7.54384 3.39763 16.6312 103.26 131.012 131.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 0.000128 1024 140 1480 107520 14.7208 6.83866 110.183 208.883 340.786 340.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 0.000128 512 430 1320 69120 11.9792 3.40336 32.7107 103.265 151.57 151.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1810 6.4e-05 2048 360 1280 279360 43.6733 28.3514 476.899 837.422 1386.48 1386.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1750 3.2e-05 512 160 200 583680 24.8112 13.3474 147.239 417.37 602.957 603.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 3.2e-05 4096 260 1640 460800 323.929 141.819 7922.29 4225.73 12614.1 12614.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.000128 2048 180 1360 144768 11.5649 14.3944 387.094 419.536 832.67 832.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 0.000512 2048 230 1400 34752 3.48362 85.9871 104.864 194.382 194.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 0.000128 2048 440 1560 112128 24.2972 14.3708 398.509 418.72 856.029 856.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.001024 1024 330 1520 3072 2.0032 0.684768 5.69773 41.959 50.4704 50.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1600 0.000128 512 500 360 121344 7.51901 3.41363 28.3988 104.31 143.831 143.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 0.000128 1024 140 1480 108288 14.6807 6.83965 193.774 209.449 424.9 425.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 0.000128 512 430 1320 73728 11.5857 3.39718 59.6707 103.292 178.154 178.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1810 6.4e-05 2048 360 1280 280320 43.4361 28.3116 846.002 838.152 1756.03 1756.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 3.2e-05 512 160 200 585216 24.7236 13.3659 77.3453 418.645 534.264 534.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 3.2e-05 4096 260 1640 462336 321.093 141.506 3832.13 4222.34 8517.42 8517.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.000128 2048 180 1360 144576 11.5304 14.3996 254.105 419.004 699.129 699.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 0.000512 2048 230 1400 34656 3.47562 56.5229 104.645 164.685 164.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 0.000128 2048 440 1560 112128 24.2713 14.4049 261.601 418.792 719.198 719.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 0.001024 1024 330 1520 3072 2.00102 0.685504 4.05226 41.7911 48.6579 48.7768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1600 0.000128 512 500 360 119808 7.45661 3.39344 18.6948 103.214 132.941 133.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 0.000128 1024 140 1480 107520 14.6165 6.81984 126.424 208.284 356.3 356.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 0.000128 512 430 1320 73728 11.5758 3.39155 39.4841 103.223 157.89 158.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1810 6.4e-05 2048 360 1280 279552 43.4338 28.2798 552.723 836.46 1461.03 1461.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 3.2e-05 512 160 200 583680 24.9105 13.3435 108.636 418.269 565.341 565.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 3.2e-05 4096 260 1640 460800 322.059 141.454 5657.37 4221.15 10342.4 10342.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.000128 2048 180 1360 144576 11.5671 14.4233 207.463 419.535 653.065 653.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 0.000512 2048 230 1400 34560 3.46931 46.4333 104.734 154.678 154.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 0.000128 2048 440 1560 111744 24.2564 14.454 213.97 417.935 670.741 670.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 0.001024 1024 330 1520 2304 1.96378 0.664832 2.75523 40.8277 46.3372 46.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1600 0.000128 512 500 360 115200 7.62154 3.38317 15.1014 102.311 128.597 128.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 0.000128 1024 140 1480 105984 14.6546 6.82035 103.142 207.509 332.287 332.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 0.000128 512 430 1320 64512 11.6375 3.34982 28.909 99.2329 143.34 143.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1810 6.4e-05 2048 360 1280 279936 43.4832 28.3546 453.78 838.419 1364.17 1364.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1750 3.2e-05 512 160 200 580608 24.9803 13.3387 133.285 417.663 589.452 589.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 3.2e-05 4096 260 1640 460800 324.344 141.948 6804.33 4235.88 11506.8 11507.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.000128 2048 180 1360 144704 11.5877 14.4243 558.289 419.032 1003.42 1003.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 0.000512 2048 230 1400 34776 3.4863 123.367 104.864 231.761 231.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 0.000128 2048 440 1560 112000 24.392 14.3665 570.84 418.391 1028.12 1028.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.001024 1024 330 1520 3136 2.01056 0.687488 8.21754 41.8252 52.87 52.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1600 0.000128 512 500 360 121856 7.58003 3.41606 40.8789 104.746 156.81 156.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 0.000128 1024 140 1480 107520 14.7922 6.84301 279.295 209.289 510.374 510.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 0.000128 512 430 1320 71680 11.8224 3.40378 82.7481 103.555 201.743 201.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1810 6.4e-05 2048 360 1280 280448 43.5823 28.3435 1216.12 837.729 2125.9 2126.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 3.2e-05 512 160 200 585984 24.7613 13.3713 109.759 418.298 566.379 566.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 3.2e-05 4096 260 1640 462336 322.049 141.744 5461.53 4220.15 10145.8 10146.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.000128 2048 180 1360 144704 11.5685 14.3667 351.497 419.098 796.61 796.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 0.000512 2048 230 1400 34720 3.49306 77.879 104.849 186.264 186.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 0.000128 2048 440 1560 112000 24.2902 14.3918 359.793 418.454 817.067 817.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.001024 1024 330 1520 2688 1.9841 0.674784 4.88374 42.3606 50.0309 50.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1600 0.000128 512 500 360 118272 7.60758 3.40173 25.7406 103.558 140.489 140.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 0.000128 1024 140 1480 107520 14.7605 6.84461 175.166 209.317 406.245 406.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 0.000128 512 430 1320 64512 11.9676 3.37226 48.2754 101.168 164.999 165.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1810 6.4e-05 2048 360 1280 279552 43.544 28.3075 764.116 836.449 1672.55 1672.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 3.2e-05 512 160 200 584192 24.7139 13.3615 70.244 418.239 526.748 526.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 3.2e-05 4096 260 1640 460544 322.039 141.658 3405.73 4236.27 8106.04 8106.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.000128 2048 180 1360 144480 11.5655 14.3913 284.941 419.033 730.011 730.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 0.000512 2048 230 1400 34608 3.47958 63.3856 104.792 171.703 171.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 0.000128 2048 440 1560 111552 24.4331 14.3663 292.157 418.982 750.071 750.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 0.001024 1024 330 1520 2688 1.99869 0.676256 4.16477 42.4551 49.4228 49.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1600 0.000128 512 500 360 118272 7.79613 3.41562 21.2736 104.889 137.561 137.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 0.000128 1024 140 1480 107520 14.8043 6.84819 142.826 209.584 374.218 374.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 0.000128 512 430 1320 64512 12.0027 3.36842 39.6452 101.298 156.53 156.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1810 6.4e-05 2048 360 1280 279552 43.6705 28.3755 623.77 837.455 1533.41 1533.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 3.2e-05 512 160 200 585984 24.7632 13.3753 160.575 418.764 617.663 617.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 3.2e-05 4096 260 1640 459648 324.73 142.098 8310.54 4230.53 13008.2 13008.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.000128 2048 180 1360 144768 11.5528 14.3534 521.15 419.447 966.586 966.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 0.000512 2048 230 1400 34752 3.48835 114.867 104.895 223.294 223.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 0.000128 2048 440 1560 112640 24.2828 14.3391 534.674 419.398 992.825 992.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.001024 1024 330 1520 3072 2.02752 0.692096 7.54163 42.1882 52.574 52.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1600 0.000128 512 500 360 120832 7.60336 3.41008 38.238 104.654 154.088 154.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 0.000128 1024 140 1480 107520 14.6825 6.86272 257.91 209.1 488.711 488.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 0.000128 512 430 1320 73728 11.849 3.40989 79.9315 104.657 200.057 200.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1810 6.4e-05 2048 360 1280 280576 43.4505 28.4088 1132.26 838.435 2042.68 2042.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 3.2e-05 512 160 200 585728 24.6777 13.3588 102.509 419.285 560.016 560.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 3.2e-05 4096 260 1640 462848 320.72 141.4 5044.78 4222.17 9729.4 9729.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.000128 2048 180 1360 144384 11.5486 14.4015 328.961 419.019 774.01 774.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 0.000512 2048 230 1400 34688 3.49443 72.5471 104.923 181.01 181.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 0.000128 2048 440 1560 111616 24.2755 14.4044 337.28 418.286 794.379 794.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.001024 1024 330 1520 2048 1.97222 0.659456 3.63651 41.8594 48.2561 48.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1600 0.000128 512 500 360 118784 7.72784 3.41216 24.6888 104.717 140.73 140.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 0.000128 1024 140 1480 106496 14.789 6.83418 161.551 209.237 392.574 392.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 0.000128 512 430 1320 73728 11.8647 3.41514 50.0629 104.733 170.288 170.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1810 6.4e-05 2048 360 1280 280576 43.4324 28.3748 723.992 838.829 1634.76 1634.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 3.2e-05 512 160 200 581632 24.7852 13.3326 66.6175 418.046 522.964 523.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 3.2e-05 4096 260 1640 462848 320.698 141.402 3262.22 4223.72 7948.39 7948.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.000128 2048 180 1360 144384 11.5339 14.3455 267.152 419.188 712.299 712.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 0.000512 2048 230 1400 34560 3.47802 59.1512 104.751 167.424 167.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 0.000128 2048 440 1560 110592 24.2862 14.3321 272.569 417.097 728.414 728.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.001024 1024 330 1520 1536 2.00582 0.663776 2.53581 41.8278 47.1602 47.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1600 0.000128 512 500 360 116736 7.65875 3.39763 19.7134 103.39 134.345 134.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 0.000128 1024 140 1480 104448 14.659 6.80323 129.353 206.577 357.55 357.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 0.000128 512 430 1320 61440 11.8769 3.34643 34.1405 99.282 148.851 149.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1810 6.4e-05 2048 360 1280 279552 43.5125 28.4692 585.877 837.613 1495.6 1495.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 3.2e-05 512 160 200 577536 24.75 13.2812 53.9539 416.722 508.893 509.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 3.2e-05 4096 260 1640 460800 322.076 141.497 2618.88 4225.43 7308.23 7308.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.000128 2048 180 1360 144720 11.5835 14.3751 531.38 419.385 976.813 976.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 0.000512 2048 230 1400 34704 3.47299 117.75 104.817 226.083 226.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 0.000128 2048 440 1560 112320 24.3835 14.4489 545.679 419.339 1003.98 1004.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.001024 1024 330 1520 2880 1.99725 0.6784 7.47114 41.6094 51.8847 52.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1600 0.000128 512 500 360 119808 7.5537 3.40736 39.2297 103.822 154.196 154.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 0.000128 1024 140 1480 107136 14.7511 6.84854 264.712 208.986 495.457 495.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 0.000128 512 430 1320 69120 11.814 3.38922 77.9056 102.288 195.61 195.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1810 6.4e-05 2048 360 1280 279936 43.6024 28.3771 1153.38 838.31 2063.81 2063.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 3.2e-05 512 160 200 585216 24.7653 13.3775 104.778 419.212 562.319 562.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 3.2e-05 4096 260 1640 461952 322.416 141.771 5159.83 4241.13 9865.49 9865.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.000128 2048 180 1360 144576 11.5634 14.3711 347.613 419.579 793.206 793.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 0.000512 2048 230 1400 34560 3.47136 76.6343 104.622 184.771 184.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 0.000128 2048 440 1560 111744 24.2463 14.3898 354.62 417.985 811.368 811.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.001024 1024 330 1520 2304 1.96307 0.664864 4.28819 41.8798 48.9226 49.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1600 0.000128 512 500 360 115200 7.62112 3.38554 24.6276 102.324 138.145 138.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 0.000128 1024 140 1480 105984 14.6474 6.81984 170.29 207.538 399.448 399.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 0.000128 512 430 1320 64512 11.6399 3.34912 47.4366 99.2452 161.885 162.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1810 6.4e-05 2048 360 1280 279936 43.4975 28.4113 752.14 838.528 1662.71 1662.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 3.2e-05 512 160 200 580608 24.7792 13.3345 68.1782 417.929 524.403 524.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 3.2e-05 4096 260 1640 460800 323.168 141.986 3342.98 4250.38 8058.84 8059.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.000128 2048 180 1360 144288 11.5811 14.519 304.761 418.987 749.929 750.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 0.000512 2048 230 1400 34560 3.47635 67.953 104.717 176.19 176.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 0.000128 2048 440 1560 110592 24.4838 14.4077 309.683 417.944 766.651 766.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.001024 1024 330 1520 1728 2.06554 0.68448 3.2209 41.663 47.7642 47.8841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1600 0.000128 512 500 360 117504 7.51766 3.38534 22.0412 102.27 135.397 135.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 0.000128 1024 140 1480 107136 14.7688 6.84326 152.215 208.983 383.006 383.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 0.000128 512 430 1320 69120 11.8423 3.38534 44.8826 102.284 162.609 162.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1810 6.4e-05 2048 360 1280 278208 43.6657 28.3662 659.434 834.818 1566.42 1566.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 3.2e-05 512 160 200 580608 24.8388 13.3531 60.1412 417.364 515.879 516.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 950 3.2e-05 4096 260 1640 459648 322.266 141.462 2946.28 4210.07 7620.4 7620.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.000128 2048 180 1360 144000 11.5302 14.4204 268.277 418.374 712.678 712.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 0.000512 2048 230 1400 34272 3.46099 60.0783 104.223 167.81 167.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 0.000128 2048 440 1560 110592 24.1282 14.3114 275.123 415.233 728.927 729.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 0.001024 1024 330 1520 2304 1.97699 0.670528 3.82896 41.8368 48.4414 48.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1600 0.000128 512 500 360 110592 7.46877 3.34938 19.0691 99.3147 129.385 129.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 0.000128 1024 140 1480 101376 14.7007 6.78048 128.623 204.616 354.876 355.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 0.000128 512 430 1320 55296 12.332 3.35053 32.7445 99.3312 147.971 148.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1810 6.4e-05 2048 360 1280 278784 43.3418 28.3165 586.616 835.705 1494.11 1494.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 3.2e-05 512 160 200 571392 24.8233 13.1906 52.9751 414.67 505.837 505.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 3.2e-05 4096 260 1640 456192 324.569 141.827 2604.85 4248.14 7319.71 7320
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.000128 2048 180 1360 144640 11.5551 14.3669 500.17 419.574 945.747 945.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 0.000512 2048 230 1400 34720 3.47952 110.796 104.879 219.198 219.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 0.000128 2048 440 1560 112640 24.3004 14.4794 515.007 419.535 973.449 973.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.001024 1024 330 1520 2560 2.02483 0.684768 6.42173 41.8748 51.1382 51.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1600 0.000128 512 500 360 122880 7.52771 3.41446 37.7652 105.027 153.916 154.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 0.000128 1024 140 1480 107520 14.7849 6.84208 248.426 209.859 480.07 480.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 0.000128 512 430 1320 71680 11.7523 3.4009 75.4653 103.323 194.156 194.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1810 6.4e-05 2048 360 1280 280320 43.4706 28.339 1084.86 838.668 1995.46 1995.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 3.2e-05 512 160 200 586240 24.6653 13.3727 98.9172 419.39 556.527 556.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 3.2e-05 4096 260 1640 462080 322.053 141.768 4848.28 4227.18 9539.62 9539.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.000128 2048 180 1360 144320 11.5405 14.5619 336.783 418.918 781.884 781.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 0.000512 2048 230 1400 34560 3.47184 74.7958 104.667 182.979 183.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 0.000128 2048 440 1560 111360 24.1464 14.314 344.701 416.3 799.594 799.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.001024 1024 330 1520 2560 2.03267 0.691552 4.68467 41.6686 49.2015 49.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1600 0.000128 512 500 360 117760 7.58432 3.39571 24.94 103.365 139.468 139.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 0.000128 1024 140 1480 104960 14.5888 6.79936 165.361 206.532 393.44 393.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 0.000128 512 430 1320 71680 11.7428 3.39958 52.1214 103.371 170.851 171.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1810 6.4e-05 2048 360 1280 280320 43.4002 28.3875 736.12 838.891 1646.93 1647.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 3.2e-05 512 160 200 583680 24.7865 13.355 67.6757 419.436 525.44 525.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 3.2e-05 4096 260 1640 460800 323.044 141.841 3288.01 4254.11 8007.33 8007.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.000128 2048 180 1360 144480 11.5684 14.3728 282.869 419.567 728.458 728.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 0.000512 2048 230 1400 34560 3.4816 63.2361 104.882 171.642 171.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 0.000128 2048 440 1560 111360 24.3127 14.3453 290.45 418.244 747.48 747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.001024 1024 330 1520 1920 2.07136 0.690176 3.39664 43.0296 49.3178 49.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1600 0.000128 512 500 360 115200 7.7568 3.40038 20.7679 103.419 135.53 135.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 0.000128 1024 140 1480 103680 14.727 6.80742 137.544 206.638 365.87 365.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 0.000128 512 430 1320 61440 12.5381 3.40243 37.8558 103.432 157.441 157.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1810 6.4e-05 2048 360 1280 278400 43.4972 28.3306 615.38 835.688 1523.03 1523.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 3.2e-05 512 160 200 583680 24.647 13.3371 56.7849 417.777 512.732 512.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 3.2e-05 4096 260 1640 456960 324.738 141.89 2726.99 4229.11 7423.04 7423.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.000128 2048 180 1360 144000 11.5498 14.4886 276.512 418.462 721.089 721.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 0.000512 2048 230 1400 34240 3.45622 61.9745 104.226 169.701 169.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 0.000128 2048 440 1560 110080 24.0604 14.4323 284.439 413.26 736.322 736.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 630 0.001024 1024 330 1520 0 0.64992 0.004512 39.9155 40.6511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1600 0.000128 512 500 360 112640 7.88429 4.04602 19.9381 143.374 175.511 135.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 0.000128 1024 140 1480 102400 14.8471 6.80144 133.066 206.726 361.602 361.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 0.000128 512 430 1320 61440 11.4102 3.2671 36.6682 96.603 148.16 148.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1810 6.4e-05 2048 360 1280 276480 43.3457 28.1313 604.011 832.372 1507.99 1508.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 3.2e-05 512 160 200 583680 24.8283 13.3571 54.9032 419.509 512.783 512.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 3.2e-05 4096 260 1640 460800 323.956 141.973 2755.33 4236.14 7457.73 7458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.000128 2048 180 1360 144576 11.5226 14.4001 469.479 419.116 914.598 914.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 0.000512 2048 230 1400 34656 3.47344 103.676 104.667 211.861 211.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 0.000128 2048 440 1560 112128 24.2495 14.334 481.109 418.558 938.38 938.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.001024 1024 330 1520 3072 2.00102 0.685696 7.26986 41.8012 51.8831 52.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1600 0.000128 512 500 360 119808 7.45616 3.39501 34.5409 103.243 148.818 148.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 0.000128 1024 140 1480 107520 14.5972 6.82963 231.905 208.35 461.842 461.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 0.000128 512 430 1320 73728 11.5716 3.39782 72.8447 103.25 191.281 191.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1810 6.4e-05 2048 360 1280 279552 43.4335 28.2875 1017.64 836.682 1926.17 1926.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 3.2e-05 512 160 200 583680 24.707 13.3444 92.6042 418.373 549.211 549.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 3.2e-05 4096 260 1640 460800 321.475 141.452 4601.38 4220.17 9284.8 9285.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.000128 2048 180 1360 144384 11.5529 14.3544 333.513 418.785 778.286 778.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 0.000512 2048 230 1400 34560 3.4713 73.9 104.652 182.067 182.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 0.000128 2048 440 1560 110592 24.282 14.3668 339.661 416.682 795.119 795.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.001024 1024 330 1520 1536 2.00291 0.6656 3.10077 40.7501 46.6452 46.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1600 0.000128 512 500 360 116736 7.65565 3.39763 24.2122 103.289 138.739 138.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 0.000128 1024 140 1480 104448 14.6596 6.81654 162.016 206.375 390.024 390.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 0.000128 512 430 1320 61440 11.878 3.34912 43.6364 99.1834 158.258 158.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1810 6.4e-05 2048 360 1280 279552 43.4903 28.3249 726.896 836.818 1635.66 1635.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 3.2e-05 512 160 200 577536 24.761 13.2833 65.7505 416.321 520.299 520.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 3.2e-05 4096 260 1640 460800 322.059 141.482 3252.12 4223.76 7939.75 7940.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.000128 2048 180 1360 144000 11.5282 14.514 274.357 418.421 718.902 718.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 0.000512 2048 230 1400 34272 3.46227 60.8302 104.233 168.567 168.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 0.000128 2048 440 1560 110592 24.1439 14.2962 280.22 415.273 734.063 734.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 0.001024 1024 330 1520 2304 1.97923 0.66544 3.84374 40.7902 47.408 47.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1600 0.000128 512 500 360 110592 7.4632 3.34925 19.3636 99.3261 129.685 129.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 0.000128 1024 140 1480 101376 14.6833 6.77648 130.714 204.642 356.968 357.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 0.000128 512 430 1320 55296 12.3348 3.35053 33.2077 99.3416 148.444 148.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1810 6.4e-05 2048 360 1280 278784 43.3484 28.2726 597.604 835.807 1505.16 1505.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 3.2e-05 512 160 200 571392 24.8182 13.1858 53.8436 414.75 506.778 506.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 3.2e-05 4096 260 1640 456192 324.667 141.852 2649.56 4233.54 7349.94 7350.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.000128 2048 180 1360 143616 11.522 14.3577 258.261 417.647 701.872 701.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 0.000512 2048 230 1400 34176 3.46029 56.9511 104.237 164.693 164.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 0.000128 2048 440 1560 107520 24.3316 14.292 257.114 413.479 709.346 709.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 630 0.001024 1024 330 1520 0 0.673664 0.004736 40.6856 41.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1600 0.000128 512 500 360 110592 7.48675 4.02118 18.601 140.077 170.449 129.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 0.000128 1024 140 1480 104448 14.6777 6.8072 126.286 206.825 354.76 354.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 0.000128 512 430 1320 49152 12.8229 3.34822 28.0617 99.4064 143.847 144.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1810 6.4e-05 2048 360 1280 276480 43.5057 28.2545 557.394 853.284 1482.57 1482.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 3.2e-05 512 160 200 565248 24.9578 13.1271 50.4877 412.728 501.484 501.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 3.2e-05 4096 260 1640 454656 324.565 141.633 2478.78 4226.31 7171.61 7171.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.000128 2048 180 1360 144600 11.616 14.4819 487.163 419.156 932.495 932.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 0.000512 2048 230 1400 34700 3.47978 107.809 104.868 216.2 216.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 0.000128 2048 440 1560 112000 24.3896 14.3858 499.28 419.118 957.305 957.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.001024 1024 330 1520 2400 2.04205 0.687872 6.02218 41.8225 50.7004 50.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1600 0.000128 512 500 360 118400 7.58845 3.40582 35.4376 103.312 149.927 150.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 0.000128 1024 140 1480 107200 14.7315 6.86256 241.894 208.572 472.218 472.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 0.000128 512 430 1320 70400 11.8952 3.40198 72.7383 103.324 191.571 191.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1810 6.4e-05 2048 360 1280 280000 43.6235 28.4819 1058.39 837.78 1968.4 1968.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 3.2e-05 512 160 200 585600 24.7396 13.3838 96.8862 418.93 554.126 554.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 3.2e-05 4096 260 1640 460800 323.691 142.08 4730.39 4227.08 9423.57 9423.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.000128 2048 180 1360 144400 11.596 14.3896 333.169 419.004 778.244 778.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 0.000512 2048 230 1400 34600 3.47994 73.9818 104.762 182.268 182.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 0.000128 2048 440 1560 110400 24.4266 14.4364 337.019 416.815 792.825 792.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.001024 1024 330 1520 1600 2.0897 0.688128 3.2735 41.8226 48.0016 48.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1600 0.000128 512 500 360 115200 7.76586 3.40787 23.8278 103.282 138.466 138.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 0.000128 1024 140 1480 105600 14.6095 6.81469 163.376 206.359 391.32 391.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 0.000128 512 430 1320 64000 12.3754 3.40378 45.3448 103.294 164.627 164.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1810 6.4e-05 2048 360 1280 280000 43.5953 28.3875 722.562 837.224 1631.91 1632.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 3.2e-05 512 160 200 582400 24.611 13.3151 65.9709 416.436 520.514 520.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 3.2e-05 4096 260 1640 460800 323.71 142.004 3215.68 4234.57 7916.29 7916.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.000128 2048 180 1360 144000 11.5978 14.4298 285.461 418.03 729.6 729.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 0.000512 2048 230 1400 34500 3.48138 63.8805 104.854 172.257 172.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 0.000128 2048 440 1560 108000 24.388 14.3064 285.243 413.148 737.221 737.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.001024 1024 330 1520 2400 2.06528 0.69696 4.19715 42.6807 49.7648 49.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1600 0.000128 512 500 360 115200 7.78442 3.40582 21.028 103.431 135.827 135.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 0.000128 1024 140 1480 105600 14.6341 6.82803 141.27 206.666 369.552 369.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 0.000128 512 430 1320 57600 12.8767 3.40528 36.0851 103.442 156.018 156.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1810 6.4e-05 2048 360 1280 278400 43.8028 28.3914 622.46 838.215 1533 1533.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 3.2e-05 512 160 200 585600 24.7806 13.3919 57.5213 419.009 514.88 515.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 3.2e-05 4096 260 1640 460800 324.771 142.086 2859.16 4231.93 7558.28 7558.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.000128 2048 180 1360 143200 11.5372 14.3995 262.137 417.453 705.609 705.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 0.000512 2048 230 1400 34400 3.48118 59.0085 104.78 167.313 167.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 0.000128 2048 440 1560 108800 24.2057 14.3439 265.267 413.123 717.07 717.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 0.000128 2048 180 1344 145216 11.5345 14.3709 394.841 419.402 840.23 840.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 0.000512 2048 230 1392 34816 3.49395 88.0566 104.934 196.527 196.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 0.000128 2048 440 1536 111872 24.3241 14.3723 459.45 419.363 917.644 917.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 0.001024 1024 330 1536 2560 2.04534 0.694272 4.92979 42.3524 50.1456 50.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1600 0.000128 512 500 384 121856 7.52752 3.40582 30.2338 104.648 145.996 146.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 0.000128 1024 140 1488 110080 14.55 6.83037 205.004 209.771 436.315 436.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 0.000128 512 430 1296 71680 11.9885 3.4079 59.4729 104.658 179.743 179.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1810 6.4e-05 2048 360 1248 279296 43.4826 28.2974 863.605 838.47 1773.99 1774.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1750 3.2e-05 512 160 240 589824 24.6227 13.3547 167.04 419.324 624.53 624.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 3.2e-05 4096 260 1632 462336 321.47 141.466 7994.75 4242.15 12700.2 12700.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1490 0.000128 2048 180 1344 145152 11.5548 14.3829 252.844 419.512 698.377 698.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 0.000512 2048 230 1392 34752 3.47581 57.1069 104.854 165.481 165.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 0.000128 2048 440 1536 111616 24.4505 14.3626 331.11 419.47 789.523 789.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 0.001024 1024 330 1536 2560 2.05309 0.694272 3.45955 41.4825 47.8178 47.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1600 0.000128 512 500 384 120832 7.60922 3.41197 19.6816 104.675 135.564 135.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 0.000128 1024 140 1488 109568 14.5376 6.82787 131.469 209.138 362.131 362.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 900 0.000128 512 430 1296 69632 12.1482 3.41293 37.5061 104.685 157.971 158.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1810 6.4e-05 2048 360 1248 279040 43.6072 28.3259 1295.24 838.587 2205.9 2206.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1750 3.2e-05 512 160 240 589824 24.6482 13.3536 165.014 419.372 622.572 622.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 950 3.2e-05 4096 260 1632 461824 322.786 141.601 7962.71 4236.84 12664.3 12664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1490 0.000128 2048 180 1344 145152 11.5364 14.4571 209.517 419.408 655.002 655.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 0.000512 2048 230 1392 34752 3.48826 47.358 105.049 155.938 155.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1220 0.000128 2048 440 1536 111360 24.3584 14.3544 337.97 418.845 795.658 795.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 0.001024 1024 330 1536 2304 2.04179 0.68832 2.90266 42.6685 48.4293 48.5437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1600 0.000128 512 500 384 119808 7.48486 3.39395 42.1444 103.31 156.522 156.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 650 0.000128 1024 140 1488 109056 14.4939 6.82397 108.534 208.483 338.494 338.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 900 0.000128 512 430 1296 67584 12.0667 3.39763 30.2697 103.326 149.273 149.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1810 6.4e-05 2048 360 1248 278784 43.6075 28.2767 1268.7 837.27 2177.99 2178.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1750 3.2e-05 512 160 240 586752 24.8158 13.343 167.183 418.759 624.292 624.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 950 3.2e-05 4096 260 1632 460800 322.101 141.464 8000.96 4228.35 12693.2 12693.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.000128 2048 180 1344 145200 11.6003 14.4015 380.142 419.045 825.27 825.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 0.000512 2048 230 1392 34800 3.49642 85.4847 104.814 193.839 193.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 0.000128 2048 440 1536 111680 24.4879 14.4664 393.088 419.01 851.182 851.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 0.001024 1024 330 1536 2240 2.04544 0.684704 4.31712 41.9775 49.1542 49.2729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1600 0.000128 512 500 384 122880 7.54298 3.41885 29.3403 104.902 145.386 145.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 0.000128 1024 140 1488 110080 14.6252 6.84291 197.439 209.595 428.658 428.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 0.000128 512 430 1296 71680 12.0739 3.4137 57.39 104.908 177.999 178.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1810 6.4e-05 2048 360 1248 279360 43.7212 28.4058 830.966 837.739 1740.97 1741.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 3.2e-05 512 160 240 590080 24.742 13.3755 139.926 418.941 597.167 597.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 3.2e-05 4096 260 1632 462080 323.398 141.847 6185.05 4222.53 10873.2 10873.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.000128 2048 180 1344 145120 11.5569 14.5101 249.607 419.484 695.239 695.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 0.000512 2048 230 1392 34720 3.48051 56.3691 104.795 164.689 164.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 0.000128 2048 440 1536 111360 24.4429 14.3544 258.003 419.435 716.364 716.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 0.001024 1024 330 1536 1920 2.05366 0.684512 2.84112 41.8688 47.5755 47.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1600 0.000128 512 500 384 122880 7.53715 3.41789 19.5628 105.004 135.703 135.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 0.000128 1024 140 1488 110080 14.5852 6.9383 129.846 209.808 361.333 361.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 0.000128 512 430 1296 66560 12.1474 3.39488 35.3185 103.3 154.374 154.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1810 6.4e-05 2048 360 1248 279040 43.544 28.3221 543.868 838.493 1454.36 1454.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1750 3.2e-05 512 160 240 588800 24.8252 13.3758 154.06 419.296 611.749 611.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 3.2e-05 4096 260 1632 462080 323.346 141.746 6901.4 4228.39 11595.2 11595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 0.000128 2048 180 1344 144960 11.5814 14.4592 202.347 418.873 647.34 647.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 0.000512 2048 230 1392 34680 3.47546 46.121 104.84 154.48 154.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 0.000128 2048 440 1536 110400 24.4481 14.3606 209.125 417.529 665.593 665.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 0.001024 1024 330 1536 1920 2.0633 0.689824 2.42483 41.7124 47.0171 47.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1600 0.000128 512 500 384 119040 7.54947 3.40502 15.9033 103.245 130.284 130.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 0.000128 1024 140 1488 109440 14.5945 7.14522 106.133 208.856 336.884 337.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 0.000128 512 430 1296 69120 11.9772 3.4015 30.6056 103.256 149.457 149.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1810 6.4e-05 2048 360 1248 278400 43.7204 28.3537 443.539 837.152 1352.9 1353.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1750 3.2e-05 512 160 240 587520 24.6365 13.3526 152.722 417.31 608.213 608.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 3.2e-05 4096 260 1632 460800 324.491 141.853 6972.38 4223.84 11662.9 11663.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.000128 2048 180 1344 145248 11.5621 14.3833 532.402 419.245 977.675 977.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 0.000512 2048 230 1392 34800 3.49005 119.314 104.864 227.71 227.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 0.000128 2048 440 1536 111360 24.3679 14.3589 547.002 418.423 1004.29 1004.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.001024 1024 330 1536 2304 2.03517 0.685984 6.06512 40.6781 49.5923 49.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1600 0.000128 512 500 384 121344 7.52563 3.41357 40.4007 104.24 155.765 155.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 0.000128 1024 140 1488 109824 14.5521 6.84237 278.764 209.295 509.613 509.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 0.000128 512 430 1296 70656 11.834 3.39558 78.2145 103.22 196.88 197.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1810 6.4e-05 2048 360 1248 279168 43.5317 28.3636 1158.3 837.542 2067.87 2068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 3.2e-05 512 160 240 588288 24.5514 13.3696 119.873 418.343 576.322 576.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 3.2e-05 4096 260 1632 461568 322.076 141.681 5251.55 4223.26 9938.9 9939.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.000128 2048 180 1344 145152 11.5352 14.3647 334.584 419.407 779.973 780.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 0.000512 2048 230 1392 34752 3.49184 75.2765 104.935 183.747 183.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 0.000128 2048 440 1536 111360 24.3267 14.3812 345.041 418.851 802.73 802.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 0.001024 1024 330 1536 2304 2.03504 0.687456 4.38822 42.8666 50.0999 50.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1600 0.000128 512 500 384 119808 7.46826 3.39306 25.9733 103.313 140.341 140.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 0.000128 1024 140 1488 109056 14.4957 6.82416 173.634 208.483 403.596 403.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 0.000128 512 430 1296 67584 12.0509 3.39613 48.7362 103.322 167.718 167.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1810 6.4e-05 2048 360 1248 278784 43.5034 28.2911 728.75 837.277 1637.96 1638.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 3.2e-05 512 160 240 586752 24.7214 13.3435 175.844 418.664 632.76 632.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 3.2e-05 4096 260 1632 460800 321.413 141.459 8206.52 4222.99 12892.7 12893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.000128 2048 180 1344 145152 11.57 14.3715 268.63 419.578 714.231 714.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 0.000512 2048 230 1392 34704 3.49005 60.5492 104.948 169.031 169.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 0.000128 2048 440 1536 110592 24.3551 14.3435 277.275 417.989 734.093 734.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 0.001024 1024 330 1536 1152 2.01498 0.661504 2.07696 40.8285 45.7101 45.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1600 0.000128 512 500 384 115200 7.63098 3.38739 20.409 102.32 133.928 134.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 0.000128 1024 140 1488 108288 14.4723 6.84918 139.422 207.541 368.445 368.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 0.000128 512 430 1296 64512 11.6306 3.35053 38.0941 99.2436 152.532 152.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1810 6.4e-05 2048 360 1248 278784 43.5663 28.3176 588.6 838.516 1499.14 1499.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1750 3.2e-05 512 160 240 585216 24.5758 13.3314 221.631 417.716 677.443 677.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 3.2e-05 4096 260 1632 460800 323.211 141.98 7963.89 4250.08 12679.5 12679.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.000128 2048 180 1344 144768 11.5343 14.4507 227.323 419.198 672.589 672.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 0.000512 2048 230 1392 34560 3.47546 51.2492 104.793 159.562 159.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 0.000128 2048 440 1536 110592 24.2874 14.34 234.875 417.083 690.714 690.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 0.001024 1024 330 1536 1536 2.00432 0.664736 2.38006 40.7759 45.9521 46.0738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1600 0.000128 512 500 384 116736 7.66115 3.40006 17.7057 103.391 132.341 132.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 0.000128 1024 140 1488 107520 14.4189 6.80269 117.438 206.572 345.386 345.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 0.000128 512 430 1296 61440 11.8735 3.3528 30.9141 99.279 145.64 145.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1810 6.4e-05 2048 360 1248 278016 43.6087 28.337 496.766 837.618 1406.47 1406.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1750 3.2e-05 512 160 240 583680 24.4786 13.2915 209.659 416.798 664.413 664.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 3.2e-05 4096 260 1632 460800 322.083 141.516 10074.1 4239.56 14777.6 14777.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.000128 2048 180 1344 145152 11.582 14.3813 492.563 419.385 937.991 938.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 0.000512 2048 230 1392 34776 3.48016 110.29 104.89 218.703 218.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 0.000128 2048 440 1536 111552 24.4149 14.4606 507.317 418.744 965.069 965.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.001024 1024 330 1536 2240 2.04966 0.688704 5.62624 42.905 51.3954 51.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1600 0.000128 512 500 384 121856 7.58877 3.41606 37.8145 104.829 153.83 153.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 0.000128 1024 140 1488 109312 14.6353 6.84032 256.87 209.457 487.96 488.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 0.000128 512 430 1296 68096 12.0938 3.39978 70.5425 103.643 189.889 190.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1810 6.4e-05 2048 360 1248 279104 43.6979 28.3505 1073.53 838.357 1984.07 1984.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 3.2e-05 512 160 240 587776 24.6827 13.3815 111.972 418.636 568.853 568.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 3.2e-05 4096 260 1632 462336 322.036 141.762 4860.76 4224.72 9549.6 9549.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.000128 2048 180 1344 145152 11.5635 14.3706 310.651 419.187 755.855 755.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 0.000512 2048 230 1392 34720 3.4817 69.8716 104.802 178.199 178.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 0.000128 2048 440 1536 111104 24.4023 14.3544 320.403 418.528 777.818 777.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.001024 1024 330 1536 1792 2.02739 0.677184 3.23014 41.3023 47.3632 47.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1600 0.000128 512 500 384 118272 7.60086 3.39965 24.3657 103.574 139.13 139.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 0.000128 1024 140 1488 109312 14.606 6.83658 162.237 209.359 393.196 393.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 0.000128 512 430 1296 64512 11.9743 3.37101 44.0241 101.186 160.766 160.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1810 6.4e-05 2048 360 1248 278656 43.5967 28.3665 680.724 836.6 1589.42 1589.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 3.2e-05 512 160 240 587776 24.6367 13.36 74.3478 418.326 530.85 530.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 3.2e-05 4096 260 1632 460544 322.174 141.648 3090.96 4220.79 7775.91 7776.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.000128 2048 180 1344 144816 11.5786 14.3889 254.854 419.127 700.031 700.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 0.000512 2048 230 1392 34608 3.4775 57.3133 104.755 165.588 165.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 0.000128 2048 440 1536 111552 24.4195 14.4077 264.947 419.081 722.988 723.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.001024 1024 330 1536 1344 2.0607 0.67584 2.31366 42.4556 47.6331 47.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1600 0.000128 512 500 384 118272 7.79757 3.41606 20.0562 104.916 136.372 136.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 0.000128 1024 140 1488 107520 14.7954 6.84061 131.298 209.638 362.735 362.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 0.000128 512 430 1296 64512 12.0028 3.36864 36.1159 101.321 153.021 153.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1810 6.4e-05 2048 360 1248 278208 43.7529 28.3442 558.937 837.562 1468.72 1468.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 3.2e-05 512 160 240 585984 24.7658 13.3756 165.932 418.768 623.023 623.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 3.2e-05 4096 260 1632 459648 324.679 142.08 2536.02 4249.65 7252.74 7253.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.000128 2048 180 1344 144704 11.5243 14.3708 229.629 418.887 674.492 674.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 0.000512 2048 230 1392 34496 3.47136 51.5363 104.609 159.661 159.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 0.000128 2048 440 1536 111104 24.3995 14.3237 238.436 418.829 696.116 696.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 630 0.001024 1024 330 1536 0 0.648032 0.004384 41.2836 42.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1600 0.000128 512 500 384 114688 7.4936 4.01597 17.7082 142.541 172.031 130.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 0.000128 1024 140 1488 107520 14.4902 6.81382 118.436 207.105 347.014 347.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 0.000128 512 430 1296 57344 11.7145 3.26246 29.1858 96.4606 140.835 140.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1810 6.4e-05 2048 360 1248 277760 43.568 28.3396 506.327 836.928 1415.29 1415.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 3.2e-05 512 160 240 587776 24.6872 13.3507 157.154 418.421 613.797 613.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 3.2e-05 4096 260 1632 458752 323.985 141.904 7055.32 4251.07 11772.6 11772.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.000128 2048 180 1344 145152 11.5487 14.3573 477.457 419.497 922.942 923.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 0.000512 2048 230 1392 34752 3.48058 106.052 104.849 214.425 214.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 0.000128 2048 440 1536 111616 24.3989 14.3361 491.055 419.452 949.372 949.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.001024 1024 330 1536 2560 2.05443 0.694272 6.14138 42.1891 51.21 51.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1600 0.000128 512 500 384 120832 7.59699 3.41005 37.1106 104.666 152.963 153.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 0.000128 1024 140 1488 109568 14.5301 6.83008 247.481 209.125 478.122 478.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 0.000128 512 430 1296 69632 12.1444 3.41402 69.6372 104.676 190.083 190.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1810 6.4e-05 2048 360 1248 279040 43.5226 28.3484 1041.62 838.546 1952.17 1952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 3.2e-05 512 160 240 589824 24.5176 13.3591 111.192 419.34 568.591 568.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 3.2e-05 4096 260 1632 461824 322.126 141.595 4716.18 4227.93 9408.16 9408.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.000128 2048 180 1344 144896 11.5391 14.4118 309.656 419.019 754.706 754.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 0.000512 2048 230 1392 34688 3.47328 68.6125 104.864 176.993 177.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 0.000128 2048 440 1536 110592 24.4081 14.3748 316.202 418.298 773.415 773.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.001024 1024 330 1536 1024 2.01965 0.661216 2.06346 39.7524 44.6224 44.7471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1600 0.000128 512 500 384 118784 7.72669 3.41197 23.7999 104.722 139.841 139.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 0.000128 1024 140 1488 108544 14.6266 6.82842 158.294 209.24 389.148 389.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 0.000128 512 430 1296 65536 12.4647 3.40928 42.7849 104.734 163.607 163.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1810 6.4e-05 2048 360 1248 278528 43.5856 28.3405 677.145 838.821 1588.02 1588.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 3.2e-05 512 160 240 585728 24.6975 13.327 71.411 418.056 527.675 527.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 3.2e-05 4096 260 1632 460800 323.33 141.878 3057.66 4253.92 7777.13 7777.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.000128 2048 180 1344 144768 11.5343 14.3592 258.415 418.789 703.178 703.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 0.000512 2048 230 1392 34560 3.4735 57.203 104.585 165.306 165.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 0.000128 2048 440 1536 110592 24.293 14.3685 265.409 416.677 720.881 720.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.001024 1024 330 1536 1536 2.00739 0.663264 2.53837 41.8053 47.1417 47.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1600 0.000128 512 500 384 116736 7.66614 3.39648 19.8429 103.293 134.379 134.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 0.000128 1024 140 1488 107520 14.4141 6.79843 130.882 206.374 358.626 358.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 0.000128 512 430 1296 61440 11.875 3.35178 32.644 99.1849 147.268 147.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1810 6.4e-05 2048 360 1248 278016 43.59 28.3012 567.038 836.815 1475.87 1475.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 3.2e-05 512 160 240 583680 24.4598 13.2853 60.1483 416.315 514.392 514.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 3.2e-05 4096 260 1632 460800 321.939 141.498 2573.28 4225.23 7262.27 7262.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.000128 2048 180 1344 144384 11.5411 14.3567 226.722 418.677 671.379 671.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 0.000512 2048 230 1392 34560 3.4792 50.6816 104.96 159.163 159.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 0.000128 2048 440 1536 110592 24.4538 14.4 233.997 418.79 691.777 691.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 630 0.001024 1024 330 1536 0 0.668864 0.005248 40.9375 41.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1600 0.000128 512 500 384 114688 7.9664 4.07898 17.2032 145.74 175.248 133.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 0.000128 1024 140 1488 106496 14.8084 6.82941 113.577 209.405 344.782 344.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 0.000128 512 430 1296 49152 12.8007 3.34806 23.1504 99.3183 138.831 138.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1810 6.4e-05 2048 360 1248 276480 43.5889 28.2534 495.608 836.401 1403.98 1404.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 3.2e-05 512 160 240 581632 24.808 13.3301 53.2264 418.135 509.683 509.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 3.2e-05 4096 260 1632 458752 322.139 141.431 2254.48 4226.99 6945.37 6945.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.000128 2048 180 1344 145152 11.5767 14.3751 464.933 418.992 909.957 910.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 0.000512 2048 230 1392 34776 3.48544 104.726 104.843 213.099 213.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 0.000128 2048 440 1536 111744 24.433 14.3604 481.688 418.951 939.56 939.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.001024 1024 330 1536 1728 2.04899 0.677376 4.59011 42.6368 50.0818 50.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1600 0.000128 512 500 384 119808 7.5504 3.41312 36.0267 103.719 150.888 151.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 0.000128 1024 140 1488 109440 14.5796 6.84979 240.343 208.792 470.719 470.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 0.000128 512 430 1296 69120 11.8102 3.38765 69.0377 102.192 186.642 186.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1810 6.4e-05 2048 360 1248 278784 43.701 28.3516 1012.4 837.53 1922.11 1922.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 3.2e-05 512 160 240 589824 24.5854 13.3861 107.063 418.824 564.039 564.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 3.2e-05 4096 260 1632 461952 322.372 141.753 4640.11 4226.84 9331.39 9331.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.000128 2048 180 1344 145152 11.5627 14.3785 325.976 419.132 771.133 771.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 0.000512 2048 230 1392 34704 3.48477 72.9756 104.832 181.336 181.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 0.000128 2048 440 1536 110592 24.3739 14.369 333.067 417.536 789.48 789.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.001024 1024 330 1536 1152 2.01635 0.661504 2.44221 40.7969 46.0406 46.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1600 0.000128 512 500 384 115200 7.62173 3.38902 24.0784 102.211 137.484 137.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 0.000128 1024 140 1488 108288 14.4854 6.82147 166.698 207.312 395.481 395.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 0.000128 512 430 1296 64512 11.6375 3.34848 45.2336 99.1343 159.572 159.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1810 6.4e-05 2048 360 1248 278784 43.5577 28.3237 706.652 837.603 1616.27 1616.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 3.2e-05 512 160 240 585216 24.5573 13.3372 73.9835 417.647 529.709 529.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 3.2e-05 4096 260 1632 460800 323.165 141.985 3193.05 4229.11 7887.66 7887.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.000128 2048 180 1344 144720 11.5753 14.3783 273.519 418.897 718.45 718.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 0.000512 2048 230 1392 34560 3.4753 62.0851 104.629 170.232 170.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 0.000128 2048 440 1536 110592 24.4772 14.4179 282.421 417.691 739.135 739.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.001024 1024 330 1536 1728 2.06634 0.685056 3.07635 42.7077 48.6652 48.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1600 0.000128 512 500 384 117504 7.50982 3.38944 20.846 102.253 134.179 134.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 0.000128 1024 140 1488 107136 14.7655 6.84442 140.439 208.935 371.138 371.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 0.000128 512 430 1296 69120 11.8443 3.38944 41.3661 102.269 159.081 159.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1810 6.4e-05 2048 360 1248 276480 43.7696 28.3795 593.786 834.633 1500.7 1500.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 3.2e-05 512 160 240 587520 24.4392 13.3489 63.0484 417.279 518.305 518.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 3.2e-05 4096 260 1632 459648 322.296 141.463 2700.52 4209.3 7373.92 7374.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.000128 2048 180 1344 144576 11.5278 14.3462 273.579 418.024 717.557 717.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 0.000512 2048 230 1392 34560 3.4863 62.9212 104.846 171.299 171.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 0.000128 2048 440 1536 108288 24.3933 14.7156 278.777 414.882 732.9 733.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 630 0.001024 1024 330 1536 0 0.666336 0.0056 41.7772 42.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1600 0.000128 512 500 384 110592 7.46883 4.01482 20.0907 141.011 172.848 130.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 0.000128 1024 140 1488 105984 14.3196 6.7743 139.637 204.456 365.346 365.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 0.000128 512 430 1296 55296 12.3356 3.34848 33.0236 99.2492 148.163 148.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1810 6.4e-05 2048 360 1248 276480 43.5098 28.3402 595.674 835.024 1502.68 1502.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 3.2e-05 512 160 240 580608 24.3399 13.1908 62.2152 414.336 514.263 514.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 3.2e-05 4096 260 1632 456192 324.584 141.812 2687.63 4235.89 7390.22 7390.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.000128 2048 180 1344 145120 11.5671 14.3703 461.088 419.185 906.294 906.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 0.000512 2048 230 1392 34720 3.47712 103.232 104.726 211.477 211.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 0.000128 2048 440 1536 111360 24.4353 14.3769 475.066 419.216 933.225 933.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.001024 1024 330 1536 1920 2.05389 0.686336 5.0272 41.85 49.7461 49.8688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1600 0.000128 512 500 384 122880 7.52832 3.41581 36.2056 104.932 152.263 152.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 0.000128 1024 140 1488 110080 14.5891 6.84493 238.126 209.666 469.383 469.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 0.000128 512 430 1296 66560 12.1456 3.40419 65.3271 103.224 184.312 184.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1810 6.4e-05 2048 360 1248 279040 43.5542 28.3116 1004.12 837.889 1914.01 1914.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 3.2e-05 512 160 240 588800 24.6208 13.3745 105.003 419.001 562.184 562.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 3.2e-05 4096 260 1632 462080 322.026 141.758 4597.5 4223.31 9284.93 9285.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.000128 2048 180 1344 144640 11.5357 14.5244 328.974 418.885 773.997 774.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 0.000512 2048 230 1392 34560 3.46867 74.197 104.588 182.299 182.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 0.000128 2048 440 1536 110080 24.257 14.3106 338.084 416.259 793.041 793.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.001024 1024 330 1536 1280 2.09299 0.688352 2.69683 42.7257 48.3309 48.4516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1600 0.000128 512 500 384 117760 7.58102 3.39974 25.2305 103.354 139.741 139.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 0.000128 1024 140 1488 107520 14.3885 6.79731 169.359 206.506 397.209 397.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 0.000128 512 430 1296 61440 12.5187 3.39558 43.6367 103.366 163.138 163.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1810 6.4e-05 2048 360 1248 279040 43.4766 28.2925 722.128 838.812 1632.84 1632.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 3.2e-05 512 160 240 588800 24.5695 13.3548 75.5004 419.396 532.999 533.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 3.2e-05 4096 260 1632 460800 323.039 141.844 3258.53 4234.53 7958.27 7958.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.000128 2048 180 1344 144960 11.5765 14.3854 272.815 419.134 717.994 718.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 0.000512 2048 230 1392 34560 3.47286 61.5325 104.705 169.756 169.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 0.000128 2048 440 1536 109440 24.5413 14.4505 278.702 417.802 735.63 735.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.001024 1024 330 1536 1920 2.07459 0.690304 3.38086 43.0001 49.2714 49.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1600 0.000128 512 500 384 115200 7.75763 3.39968 20.713 103.312 135.368 135.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 0.000128 1024 140 1488 107520 14.4274 6.80938 140.066 206.422 367.885 368.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 0.000128 512 430 1296 61440 12.5466 3.40106 36.6382 103.327 156.132 156.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1810 6.4e-05 2048 360 1248 276480 43.6273 28.3238 590.606 834.871 1497.56 1497.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 3.2e-05 512 160 240 583680 24.6621 13.3386 62.2915 417.337 517.818 517.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 3.2e-05 4096 260 1632 456960 324.713 141.896 2653.2 4225.17 7345.32 7345.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.000128 2048 180 1344 144000 11.5448 14.3392 254.46 418.392 698.814 698.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 0.000512 2048 230 1392 34240 3.44883 56.8975 104.147 164.535 164.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 0.000128 2048 440 1536 107520 24.2869 14.3012 255.792 413.201 707.71 707.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 630 0.001024 1024 330 1536 0 0.655136 0.005536 40.9633 41.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1600 0.000128 512 500 384 112640 7.8889 4.05101 19.2521 144.408 175.863 134.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 0.000128 1024 140 1488 107520 14.4271 6.80102 131.609 206.691 359.69 359.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 0.000128 512 430 1296 40960 12.9462 3.26451 23.303 96.5965 136.319 136.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1810 6.4e-05 2048 360 1248 276480 43.3297 28.1948 552.563 832.228 1456.44 1456.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 3.2e-05 512 160 240 583680 24.8269 13.3684 58.3467 419.436 516.161 516.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 3.2e-05 4096 260 1632 460800 323.975 141.993 2506.2 4235.49 7207.98 7208.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 0.000128 2048 180 1350 145024 11.5444 14.3606 413.934 418.948 858.871 858.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 0.000512 2048 230 1400 34784 3.49229 93.4113 104.801 201.749 201.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 0.000128 2048 440 1550 111104 24.4323 14.4114 474.174 418.905 932.06 932.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 0.001024 1024 330 1550 2816 2.03472 0.694816 5.68202 43.3604 51.9 52.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1600 0.000128 512 500 350 120832 7.59318 3.41402 29.8354 104.529 145.555 145.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 0.000128 1024 140 1500 108544 14.6666 6.85078 211.07 209.54 442.289 442.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 0.000128 512 430 1300 71680 11.9801 3.40928 61.7714 104.719 182.094 182.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1810 6.4e-05 2048 360 1250 279552 43.481 28.3075 907.912 837.54 1817.38 1817.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1750 3.2e-05 512 160 200 588800 24.7452 13.36 149.911 418.86 607.065 607.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 3.2e-05 4096 260 1650 462336 321.792 141.492 7968.82 4220.27 12652.7 12653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1490 0.000128 2048 180 1350 145024 11.558 14.4153 262.903 419.14 708.095 708.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 0.000512 2048 230 1400 34752 3.48941 59.2614 104.823 167.617 167.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 0.000128 2048 440 1550 111104 24.4961 14.3465 337.148 419.09 795.21 795.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 0.001024 1024 330 1550 2560 2.05277 0.69824 3.78157 43.706 50.3667 50.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1600 0.000128 512 500 350 120832 7.60781 3.41018 19.4403 104.577 135.214 135.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 0.000128 1024 140 1500 107520 14.6817 6.82829 134.232 208.958 364.856 364.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 900 0.000128 512 430 1300 69632 12.1545 3.40787 38.8113 104.586 159.179 159.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1810 6.4e-05 2048 360 1250 279552 43.5259 28.3818 581.467 837.866 1491.37 1491.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1750 3.2e-05 512 160 200 587776 24.7843 13.3563 147.983 419.038 605.344 605.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 950 3.2e-05 4096 260 1650 461824 323.008 141.614 7967.99 4226.28 12659.2 12659.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1490 0.000128 2048 180 1350 144960 11.5331 14.4902 215.759 419.013 660.877 660.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 0.000512 2048 230 1400 34656 3.4775 48.6664 104.757 156.943 157.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1220 0.000128 2048 440 1550 110592 24.4877 14.3872 340.523 418.449 797.974 798.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 0.001024 1024 330 1550 2304 2.04317 0.687648 3.02966 42.804 48.6928 48.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1600 0.000128 512 500 350 116736 7.66576 3.39574 38.075 103.219 152.538 152.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 650 0.000128 1024 140 1500 107520 14.6267 6.82765 110.497 208.285 340.393 340.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 900 0.000128 512 430 1300 67584 12.0542 3.39472 31.4161 103.228 150.304 150.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1810 6.4e-05 2048 360 1250 278784 43.5738 28.3239 1289.49 836.499 2198.02 2198.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1750 3.2e-05 512 160 200 586752 24.8342 13.357 149.422 418.967 606.993 607.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 950 3.2e-05 4096 260 1650 460800 322.359 141.443 7930.25 4222.12 12616.5 12616.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.000128 2048 180 1350 145040 11.5993 14.4343 384.851 419.135 830.099 830.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 0.000512 2048 230 1400 34760 3.47987 86.4993 104.796 194.821 194.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 0.000128 2048 440 1550 111040 24.5652 14.3688 395.573 419.086 853.727 853.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 0.001024 1024 330 1550 2560 2.03018 0.686976 5.02912 43.0624 50.939 51.0603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1600 0.000128 512 500 350 121600 7.62483 3.41606 27.9359 104.916 144.079 144.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 0.000128 1024 140 1500 108160 14.7733 6.84339 196.668 209.638 428.079 428.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 0.000128 512 430 1300 71680 12.0745 3.41997 57.8058 104.928 178.443 178.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1810 6.4e-05 2048 360 1250 279360 43.7187 28.3551 839.953 837.897 1750.06 1750.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 3.2e-05 512 160 200 588800 24.8835 13.385 119.407 419.028 576.895 577.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 3.2e-05 4096 260 1650 462080 323.359 141.836 6121.06 4225.53 10812.1 10812.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.000128 2048 180 1350 144960 11.5605 14.4026 247.063 419.17 692.275 692.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 0.000512 2048 230 1400 34720 3.47955 55.7163 104.783 164.024 164.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 0.000128 2048 440 1550 110720 24.5303 14.3873 253.829 419.123 712.002 712.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 0.001024 1024 330 1550 2560 2.0272 0.686656 3.43654 42.9003 49.1788 49.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1600 0.000128 512 500 350 120320 7.6872 3.41981 18.1704 104.93 134.388 134.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 0.000128 1024 140 1500 107520 14.789 6.87766 126.04 209.655 357.52 357.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 0.000128 512 430 1300 66560 12.1505 3.39763 34.828 103.226 153.816 153.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1810 6.4e-05 2048 360 1250 279040 43.553 28.3611 539.732 837.891 1449.67 1449.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1750 3.2e-05 512 160 200 588800 24.8447 13.375 134.401 419.002 591.816 591.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 3.2e-05 4096 260 1650 462080 323.311 141.762 6850.8 4227.81 11544 11544.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 0.000128 2048 180 1350 144720 11.5729 14.3767 205.278 419.252 650.559 650.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 0.000512 2048 230 1400 34680 3.48157 46.8562 104.983 155.362 155.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 0.000128 2048 440 1550 110400 24.4559 14.3657 211.751 417.916 668.622 668.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 0.001024 1024 330 1550 1920 2.06557 0.686144 2.52435 42.7852 48.1894 48.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1600 0.000128 512 500 350 119040 7.5465 3.39968 15.2217 103.335 129.682 129.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 0.000128 1024 140 1500 107520 14.7226 6.84246 105.604 209.049 336.378 336.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 0.000128 512 430 1300 69120 11.9873 3.39856 30.6919 103.349 149.646 149.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1810 6.4e-05 2048 360 1250 278400 43.6903 28.7215 449.49 837.986 1360.03 1360.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1750 3.2e-05 512 160 200 583680 24.923 13.3459 132.695 417.693 588.845 588.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 3.2e-05 4096 260 1650 460800 324.49 141.818 6870.83 4245.05 11582.5 11582.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1490 0.000128 2048 180 1350 144640 11.5302 14.3529 176.745 418.851 621.562 621.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 0.000512 2048 230 1400 34560 3.47878 40.0159 104.743 148.278 148.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 0.000128 2048 440 1550 108800 24.4862 14.3114 246.435 416.209 701.576 701.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 0.001024 1024 330 1550 2560 2.03757 0.693728 2.97344 43.2761 49.1072 49.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1600 0.000128 512 500 350 117760 7.5847 3.39558 13.1029 103.345 127.614 127.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 0.000128 1024 140 1500 104960 14.5994 6.79603 89.0364 206.49 317.082 317.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 0.000128 512 430 1300 61440 12.5214 3.39866 23.6166 103.354 143.106 143.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1810 6.4e-05 2048 360 1250 279040 43.4899 28.4174 387.392 838.717 1298.15 1298.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1750 3.2e-05 512 160 200 588800 24.7983 13.3567 132.382 419.357 590.081 590.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 950 3.2e-05 4096 260 1650 460800 324.374 141.838 6806.46 4233.98 11507 11507.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.000128 2048 180 1350 145056 11.563 14.3846 527.906 419.183 973.117 973.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 0.000512 2048 230 1400 34752 3.48541 118.155 104.779 226.465 226.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 0.000128 2048 440 1550 110592 24.4852 14.4179 538.113 418.539 995.687 995.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.001024 1024 330 1550 2304 2.03542 0.684096 6.04064 41.7261 50.6143 50.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1600 0.000128 512 500 350 119808 7.61053 3.40947 37.2836 104.224 152.713 152.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 0.000128 1024 140 1500 108288 14.6621 6.83635 271.627 209.268 502.553 502.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 0.000128 512 430 1300 67584 12.0674 3.39558 73.1684 103.205 192.051 192.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1810 6.4e-05 2048 360 1250 279168 43.5251 28.3443 1146.38 837.457 2055.84 2055.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 3.2e-05 512 160 200 586752 24.7398 13.3673 104.575 418.283 561.15 561.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 3.2e-05 4096 260 1650 462336 320.943 141.548 5176.96 4237.55 9877.32 9877.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.000128 2048 180 1350 144960 11.5409 14.3841 328.501 418.957 773.463 773.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 0.000512 2048 230 1400 34656 3.47946 73.6127 104.631 181.768 181.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 0.000128 2048 440 1550 110592 24.4391 14.4082 335.957 418.395 793.326 793.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 0.001024 1024 330 1550 2304 2.03696 0.687712 4.21322 41.7866 48.8565 48.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1600 0.000128 512 500 350 116736 7.64678 3.39552 23.3222 103.203 137.75 137.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 0.000128 1024 140 1500 107520 14.618 6.82394 167.443 208.265 397.306 397.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 0.000128 512 430 1300 67584 12.0546 3.39686 47.234 103.218 166.117 166.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1810 6.4e-05 2048 360 1250 278784 43.5108 28.3357 713.13 836.354 1621.46 1621.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 3.2e-05 512 160 200 586752 24.7105 13.3448 144.374 418.222 600.841 600.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 3.2e-05 4096 260 1650 460800 321.567 141.459 7986.52 4218.2 12668.1 12668.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.000128 2048 180 1350 144864 11.5618 14.3729 266.993 419.169 712.18 712.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 0.000512 2048 230 1400 34560 3.46522 59.6746 104.526 167.71 167.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 0.000128 2048 440 1550 109440 24.5113 14.34 271.198 417.583 727.764 727.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 0.001024 1024 330 1550 1152 2.01459 0.662848 2.13859 40.7992 45.7373 45.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1600 0.000128 512 500 350 115200 7.62042 3.38365 18.9395 102.228 132.355 132.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 0.000128 1024 140 1500 105984 14.6416 6.82029 134.799 207.347 363.761 363.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 0.000128 512 430 1300 55296 12.3385 3.34605 31.7457 99.1538 146.803 146.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1810 6.4e-05 2048 360 1250 278784 43.5784 28.3339 581.894 837.722 1491.66 1491.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1750 3.2e-05 512 160 200 585216 24.5743 13.3448 189.474 417.328 644.908 645.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 3.2e-05 4096 260 1650 460800 323.22 141.959 7820.73 4227.96 12514.2 12514.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.000128 2048 180 1350 144768 11.5343 14.3579 226.761 418.781 671.517 671.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 0.000512 2048 230 1400 34560 3.47549 51.2437 104.763 159.525 159.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 0.000128 2048 440 1550 109056 24.4515 14.3558 230.106 416.677 685.719 685.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 0.001024 1024 330 1550 1536 2.00554 0.663712 2.43171 41.8003 47.0286 47.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1600 0.000128 512 500 350 116736 7.65699 3.40086 16.6426 103.289 131.173 131.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 0.000128 1024 140 1500 104448 14.6649 6.79974 113.097 206.373 341.095 341.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 0.000128 512 430 1300 61440 11.8742 3.34826 30.2762 99.1844 144.902 145.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1810 6.4e-05 2048 360 1250 278016 43.5925 28.292 494.086 836.806 1402.91 1403.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1750 3.2e-05 512 160 200 583680 24.4764 13.2834 178.214 416.321 632.483 632.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 3.2e-05 4096 260 1650 460800 322.204 141.486 9721.53 4231.11 14416.7 14417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.000128 2048 180 1350 145040 11.5958 14.4277 484.714 419.391 930.212 930.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 0.000512 2048 230 1400 34776 3.49184 107.982 104.952 216.467 216.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 0.000128 2048 440 1550 110656 24.5645 14.3696 492.975 418.762 950.807 950.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.001024 1024 330 1550 2240 2.0504 0.687264 5.71686 40.7965 49.3798 49.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1600 0.000128 512 500 350 121856 7.59162 3.41606 35.0388 104.832 151.062 151.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 0.000128 1024 140 1500 108416 14.7001 6.84237 250.64 209.463 481.804 481.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 0.000128 512 430 1300 68096 12.1053 3.40515 68.259 103.643 187.616 187.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1810 6.4e-05 2048 360 1250 279104 43.7033 28.5266 1055.12 838.371 1965.86 1965.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 3.2e-05 512 160 200 587776 24.6537 13.3734 97.1533 418.648 554.014 554.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 3.2e-05 4096 260 1650 462336 322.04 141.74 4777.29 4223.73 9465.15 9465.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.000128 2048 180 1350 144928 11.5692 14.3745 307.114 419.572 752.715 752.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 0.000512 2048 230 1400 34720 3.49216 68.845 104.965 177.343 177.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 0.000128 2048 440 1550 110208 24.5433 14.3634 312.834 418.927 770.796 770.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.001024 1024 330 1550 1792 2.02694 0.67584 3.30214 42.3781 48.5108 48.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1600 0.000128 512 500 350 118272 7.60179 3.40278 22.7168 103.673 137.576 137.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 0.000128 1024 140 1500 107520 14.7583 6.83456 157.396 209.554 388.704 388.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 0.000128 512 430 1300 64512 11.9691 3.36826 43.2075 101.287 160.043 160.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1810 6.4e-05 2048 360 1250 278656 43.5807 28.3623 671.017 837.381 1580.47 1580.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 3.2e-05 512 160 200 587776 24.6351 13.3689 65.3939 418.722 522.3 522.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 3.2e-05 4096 260 1650 460544 322.127 141.646 3031.29 4227.07 7722.46 7722.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.000128 2048 180 1350 144816 11.5766 14.3813 251.783 418.789 696.61 696.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 0.000512 2048 230 1400 34608 3.47718 56.5519 104.731 164.804 164.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 0.000128 2048 440 1550 110208 24.6034 14.5347 257.67 418.726 715.666 715.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.001024 1024 330 1550 1344 2.06221 0.675648 2.35389 41.3811 46.6044 46.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1600 0.000128 512 500 350 118272 7.79779 3.41248 18.7103 104.829 134.938 135.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 0.000128 1024 140 1500 107520 14.8019 6.84211 129.211 209.459 360.475 360.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 0.000128 512 430 1300 64512 11.9967 3.36742 35.15 101.238 151.972 152.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1810 6.4e-05 2048 360 1250 278208 43.751 28.3763 550.61 836.85 1459.72 1459.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 3.2e-05 512 160 200 585984 24.781 13.3764 137.214 418.423 593.985 594.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 3.2e-05 4096 260 1650 459648 324.636 142.085 2490.88 4229.72 7187.67 7187.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.000128 2048 180 1350 144704 11.5227 14.3427 227.002 418.838 671.787 671.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 0.000512 2048 230 1400 34496 3.47533 50.9727 104.667 159.16 159.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 0.000128 2048 440 1550 109312 24.5508 14.39 230.476 418.797 688.346 688.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 630 0.001024 1024 330 1550 0 0.649056 0.004096 40.227 40.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1600 0.000128 512 500 350 114688 7.48765 4.01392 16.3178 141.466 169.55 128.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 0.000128 1024 140 1500 103936 14.7789 6.8137 112.638 207.097 341.49 341.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 0.000128 512 430 1300 57344 11.712 3.26246 28.4203 96.4488 140.05 140.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1810 6.4e-05 2048 360 1250 277760 43.5696 28.3362 495.634 836.825 1404.49 1404.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 3.2e-05 512 160 200 587776 24.6895 13.3429 129.079 418.375 585.672 585.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 3.2e-05 4096 260 1650 458752 323.989 141.901 6878.53 4235.98 11580.7 11581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.000128 2048 180 1350 145024 11.5548 14.3774 479.885 419.54 925.438 925.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 0.000512 2048 230 1400 34752 3.48966 106.95 104.922 215.406 215.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 0.000128 2048 440 1550 111104 24.4365 14.3657 491.978 419.496 950.402 950.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.001024 1024 330 1550 2560 2.05184 0.694528 6.40112 43.2459 52.5205 52.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1600 0.000128 512 500 350 120832 7.59795 3.41053 35.0641 104.678 150.934 151.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 0.000128 1024 140 1500 107520 14.6808 6.82598 243.605 209.152 474.418 474.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 0.000128 512 430 1300 69632 12.1513 3.41606 69.3547 104.691 189.821 189.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1810 6.4e-05 2048 360 1250 279552 43.5305 28.3505 1045.15 838.639 1955.8 1955.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 3.2e-05 512 160 200 587776 24.6112 13.3571 98.0879 419.377 555.621 555.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 3.2e-05 4096 260 1650 461824 322.178 141.593 4705.68 4228.47 9398.25 9398.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.000128 2048 180 1350 144640 11.5431 14.3838 309.56 418.97 754.536 754.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 0.000512 2048 230 1400 34688 3.49005 69.4557 104.913 177.901 177.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 0.000128 2048 440 1550 110592 24.4201 14.334 316.966 418.238 774.093 774.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.001024 1024 330 1550 1024 2.0177 0.660832 2.184 41.8521 46.8393 46.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1600 0.000128 512 500 350 118784 7.71891 3.40787 22.6817 104.707 138.696 138.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 0.000128 1024 140 1500 106496 14.787 6.83405 156.51 209.208 387.493 387.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 0.000128 512 430 1300 65536 12.4612 3.40378 42.4204 104.718 163.222 163.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1810 6.4e-05 2048 360 1250 279552 43.5303 28.3575 679.127 838.708 1589.86 1589.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 3.2e-05 512 160 200 585728 24.6957 13.331 63.7174 417.996 519.924 520.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 950 3.2e-05 4096 260 1650 460800 323.31 141.874 3052.49 4253.44 7771.44 7771.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.000128 2048 180 1350 144768 11.5398 14.3983 264.524 418.773 709.317 709.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 0.000512 2048 230 1400 34560 3.47261 58.8511 104.648 167.014 167.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 0.000128 2048 440 1550 109056 24.4601 14.377 265.671 416.678 721.318 721.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.001024 1024 330 1550 1536 2.00835 0.665376 2.69034 40.7528 46.241 46.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1600 0.000128 512 500 350 116736 7.65958 3.40019 19.0896 103.284 133.616 133.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 0.000128 1024 140 1500 104448 14.6681 6.79885 128.922 206.371 356.924 357.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 0.000128 512 430 1300 61440 11.8817 3.35053 33.5798 99.1821 148.209 148.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1810 6.4e-05 2048 360 1250 278016 43.6024 28.3755 575.826 836.779 1484.72 1484.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 3.2e-05 512 160 200 583680 24.4423 13.2815 54.0003 416.308 508.212 508.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 3.2e-05 4096 260 1650 460800 321.988 141.513 2596.85 4237.36 7298.04 7298.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.000128 2048 180 1350 144384 11.5394 14.3528 232.595 418.181 676.748 676.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 0.000512 2048 230 1400 34560 3.49456 51.7377 104.804 160.078 160.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 0.000128 2048 440 1550 110592 24.457 14.3381 238.361 418.14 695.43 695.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 630 0.001024 1024 330 1550 0 0.667648 0.004096 40.9074 41.6644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1600 0.000128 512 500 350 114688 7.96298 4.07904 16.8153 145.59 174.715 133.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 0.000128 1024 140 1500 106496 14.8254 6.85306 115.963 209.163 346.975 347.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 0.000128 512 430 1300 49152 12.8187 3.34643 23.4936 99.2045 139.073 139.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1810 6.4e-05 2048 360 1250 278528 43.4567 28.2563 509.11 835.428 1416.38 1416.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 3.2e-05 512 160 200 581632 24.7902 13.3325 48.2542 417.651 504.215 504.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 3.2e-05 4096 260 1650 458752 322.187 141.448 2303.79 4220.11 6987.88 6988.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.000128 2048 180 1350 145008 11.5811 14.3688 491.694 418.99 936.714 936.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 0.000512 2048 230 1400 34704 3.47341 109.914 104.717 218.147 218.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 0.000128 2048 440 1550 110592 24.5556 14.3667 500.946 418.947 958.942 959.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.001024 1024 330 1550 2304 2.01885 0.677888 5.85962 41.5866 50.267 50.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1600 0.000128 512 500 350 119808 7.5521 3.41002 35.6061 103.721 150.473 150.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 0.000128 1024 140 1500 107136 14.746 6.84826 247.75 208.787 478.289 478.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 0.000128 512 430 1300 64512 12.1681 3.38387 66.8385 102.189 184.794 184.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1810 6.4e-05 2048 360 1250 279360 43.6803 28.3653 1067.78 837.505 1977.46 1977.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 3.2e-05 512 160 200 587520 24.7527 13.3853 98.8531 418.806 555.985 556.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 3.2e-05 4096 260 1650 461952 322.388 141.769 4826.93 4221.05 9512.46 9512.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.000128 2048 180 1350 144864 11.561 14.3837 348.249 419.578 793.856 793.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 0.000512 2048 230 1400 34560 3.47347 78.201 104.624 186.345 186.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 0.000128 2048 440 1550 109440 24.5151 14.3463 353.507 417.995 810.496 810.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.001024 1024 330 1550 1152 2.01494 0.662368 2.64621 41.8755 47.3287 47.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1600 0.000128 512 500 350 115200 7.62704 3.38125 24.4079 102.325 137.922 138.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 0.000128 1024 140 1500 105984 14.6424 6.82189 175.256 207.546 404.427 404.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 0.000128 512 430 1300 55296 12.3295 3.35126 41.0188 99.2456 156.161 156.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1810 6.4e-05 2048 360 1250 278784 43.5735 28.3368 759.101 838.506 1669.65 1669.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 3.2e-05 512 160 200 585216 24.5555 13.3326 70.2504 417.719 526.046 526.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 3.2e-05 4096 260 1650 460800 323.099 141.964 3420.2 4232.2 8117.8 8118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.000128 2048 180 1350 144720 11.5777 14.3688 285.314 419.294 730.633 730.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 0.000512 2048 230 1400 34560 3.47171 64.5281 104.794 172.838 172.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 0.000128 2048 440 1550 108864 24.6449 14.4455 289.404 418.079 746.708 746.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.001024 1024 330 1550 1728 2.06512 0.682752 3.33277 41.6771 47.8845 48.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1600 0.000128 512 500 350 117504 7.51901 3.38736 20.5693 102.354 134.013 134.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 0.000128 1024 140 1500 107136 14.7692 6.84618 146.723 209.133 377.627 377.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 0.000128 512 430 1300 55296 12.8858 3.38717 34.533 102.362 153.381 153.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1810 6.4e-05 2048 360 1250 278208 43.6625 28.4078 622.622 835.499 1530.32 1530.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 3.2e-05 512 160 200 580608 24.8536 13.3516 57.8968 417.667 513.954 514.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 3.2e-05 4096 260 1650 459648 322.318 141.468 2810.48 4213.35 7487.95 7488.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.000128 2048 180 1350 144000 11.5201 14.3688 273.669 418.372 718.012 718.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 0.000512 2048 230 1400 34272 3.46032 60.5418 104.225 168.269 168.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 0.000128 2048 440 1550 108288 24.4108 14.3126 276.235 415.233 730.319 730.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 630 0.001024 1024 330 1550 0 0.667488 0.005728 40.7432 41.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1600 0.000128 512 500 350 110592 7.46618 4.02115 18.8526 140.056 170.662 129.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 0.000128 1024 140 1500 101376 14.6865 6.7784 132.169 204.62 358.419 358.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 0.000128 512 430 1300 55296 12.338 3.35082 32.5176 99.3288 147.743 147.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1810 6.4e-05 2048 360 1250 276480 43.5212 28.2522 590.047 835.702 1497.65 1497.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 3.2e-05 512 160 200 580608 24.3365 13.1931 54.9085 414.668 507.292 507.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 3.2e-05 4096 260 1650 456192 324.59 141.829 2643.55 4234.52 7344.81 7345.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.000128 2048 180 1350 144000 11.5919 14.3828 248.06 418.619 692.733 692.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 0.000512 2048 230 1400 34200 3.46314 56.2954 104.242 164.044 164.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 0.000128 2048 440 1550 109440 24.6656 14.3912 255.198 418.574 712.956 713.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 630 0.001024 1024 330 1550 0 0.63088 0.00544 39.539 40.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1600 0.000128 512 500 350 115200 7.42771 3.99574 18.3432 140.462 170.49 130.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 0.000128 1024 140 1500 103680 15.0817 6.84688 123.879 209.377 355.344 355.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 0.000128 512 430 1300 46080 12.0129 3.12051 25.7401 93.2027 134.288 134.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1810 6.4e-05 2048 360 1250 276480 43.7428 28.3278 539.371 836.164 1447.74 1447.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 3.2e-05 512 160 200 576000 25.1605 13.355 50.0851 417.868 506.65 506.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 3.2e-05 4096 260 1650 455040 327.169 142.562 2411.6 4243.91 7125.56 7125.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.000128 2048 180 1350 144960 11.5671 14.4384 473.971 419.324 919.38 919.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 0.000512 2048 230 1400 34720 3.47955 106.25 104.756 214.527 214.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 0.000128 2048 440 1550 110720 24.5124 14.3621 485.937 419.045 943.99 944.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.001024 1024 330 1550 2560 2.02477 0.68608 6.2799 41.8435 50.9614 51.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1600 0.000128 512 500 350 120320 7.68541 3.41402 34.8561 104.909 151.047 151.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 0.000128 1024 140 1500 107520 14.7896 6.83939 242.363 209.612 473.757 473.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 0.000128 512 430 1300 66560 12.1467 3.39968 67.3144 103.2 186.274 186.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1810 6.4e-05 2048 360 1250 279040 43.5338 28.3361 1032.97 837.69 1942.66 1942.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 3.2e-05 512 160 200 588800 24.6076 13.3719 96.9597 418.894 554.017 554.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 3.2e-05 4096 260 1650 462080 322.039 141.767 4663.68 4239.56 9367.36 9367.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.000128 2048 180 1350 144640 11.5447 14.3706 328.25 418.893 773.145 773.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 0.000512 2048 230 1400 34560 3.47341 73.2832 104.654 181.454 181.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 0.000128 2048 440 1550 108800 24.4347 14.3114 330.049 416.266 785.191 785.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.001024 1024 330 1550 2560 2.03139 0.687104 4.77152 41.6686 49.2862 49.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1600 0.000128 512 500 350 117760 7.57869 3.39699 23.5361 103.353 138.043 138.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 0.000128 1024 140 1500 104960 14.5865 6.80147 163.481 206.511 391.538 391.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 0.000128 512 430 1300 61440 12.5262 3.3968 42.7618 103.37 162.265 162.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1810 6.4e-05 2048 360 1250 279040 43.5057 28.3227 713.58 838.826 1624.37 1624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 3.2e-05 512 160 200 588800 24.5791 13.3517 66.6019 419.4 524.118 524.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 3.2e-05 4096 260 1650 460800 323.008 141.846 3198.68 4234.72 7898.6 7898.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.000128 2048 180 1350 144480 11.5678 14.5183 276.058 419.106 721.33 721.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 0.000512 2048 230 1400 34560 3.47968 62.5132 104.761 170.798 170.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 0.000128 2048 440 1550 109440 24.5417 14.3564 282.127 417.765 738.919 739.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.001024 1024 330 1550 1920 2.06957 0.689472 3.47552 41.9373 48.2988 48.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1600 0.000128 512 500 350 115200 7.75018 3.40336 19.8948 103.304 134.532 134.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 0.000128 1024 140 1500 103680 14.7255 6.80848 137.033 206.402 365.126 365.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 0.000128 512 430 1300 61440 12.5419 3.39587 36.9786 103.311 156.441 156.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1810 6.4e-05 2048 360 1250 276480 43.6519 28.4078 599.292 834.737 1506.22 1506.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 3.2e-05 512 160 200 583680 24.6423 13.3325 56.0995 417.299 511.554 511.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 3.2e-05 4096 260 1650 456960 324.746 141.926 2706.69 4224.77 7398.45 7398.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.000128 2048 180 1350 144000 11.5456 14.3439 253.565 418.462 697.997 698.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 0.000512 2048 230 1400 34240 3.4591 57.6655 104.23 165.396 165.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 0.000128 2048 440 1550 107520 24.3003 14.42 256.614 413.269 708.738 708.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 630 0.001024 1024 330 1550 0 0.651456 0.005312 39.9128 40.6501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1600 0.000128 512 500 350 112640 7.8911 4.04893 18.3462 143.374 173.923 133.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 0.000128 1024 140 1500 102400 14.8361 6.80035 125.665 206.725 354.189 354.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 0.000128 512 430 1300 40960 12.9511 3.26893 23.3757 96.606 136.412 136.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1810 6.4e-05 2048 360 1250 276480 43.3488 28.1825 554.462 832.388 1458.51 1458.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 3.2e-05 512 160 200 583680 24.8392 13.3606 51.902 419.516 509.801 509.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 3.2e-05 4096 260 1650 460800 324.007 141.974 2497.94 4237.3 7201.55 7201.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.000128 2048 180 1350 144000 11.5354 14.3812 242.532 417.407 685.938 686.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 0.000512 2048 230 1400 34400 3.48515 55.4388 104.766 163.734 163.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 0.000128 2048 440 1550 105600 24.4676 14.3482 241.946 413.065 693.955 694.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 0.000128 2048 180 1380 144896 11.5382 14.4017 386.695 419.011 831.725 831.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 0.000512 2048 230 1380 34848 3.49184 84.389 104.824 192.746 192.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 0.000128 2048 440 1560 110336 24.5082 14.4031 395.009 418.967 853.013 853.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 0.001024 1024 330 1560 2304 2.05834 0.692576 4.48851 42.2723 49.6395 49.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1600 0.000128 512 500 360 121856 7.52544 3.40717 28.425 104.541 144.082 144.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 0.000128 1024 140 1500 107520 14.7491 6.83216 192.235 209.574 423.549 423.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 0.000128 512 430 1320 73728 11.8382 3.41315 59.6337 104.556 179.651 179.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1810 6.4e-05 2048 360 1260 278528 43.5448 28.3952 835.708 837.687 1745.46 1745.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1750 3.2e-05 512 160 240 581632 25.0866 13.3587 162.078 418.934 619.639 619.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 3.2e-05 4096 260 1680 459264 325.297 142.006 7064.61 4256.61 11788.9 11789.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1490 0.000128 2048 180 1380 144896 11.5556 14.355 254.751 419.534 700.277 700.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 0.000512 2048 230 1380 34816 3.48774 55.511 104.937 163.978 164.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 0.000128 2048 440 1560 110080 24.6044 14.3362 320.264 419.498 778.833 778.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 0.001024 1024 330 1560 2048 2.07664 0.694496 2.99779 42.8444 48.7406 48.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1600 0.000128 512 500 360 120832 7.60141 3.40467 18.9272 104.678 134.791 134.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 0.000128 1024 140 1500 106496 14.7747 6.89366 125.766 209.151 356.739 356.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 0.000128 512 430 1320 73728 11.8615 3.41123 39.6035 104.69 159.777 159.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1810 6.4e-05 2048 360 1260 278528 43.5765 28.2838 550.402 838.642 1461.03 1461.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1750 3.2e-05 512 160 240 581632 25.1216 13.3564 160.624 419.385 618.672 618.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 3.2e-05 4096 260 1680 458752 326.421 142.141 7040.57 4245.18 11754.7 11754.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1490 0.000128 2048 180 1380 144768 11.5264 14.3601 204.922 419.398 650.286 650.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 0.000512 2048 230 1380 34752 3.47546 45.1988 104.942 153.658 153.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 0.000128 2048 440 1560 109824 24.5703 14.5019 279.948 418.842 737.992 738.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 0.001024 1024 330 1560 1536 2.07181 0.691648 2.24253 43.3208 48.4532 48.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1600 0.000128 512 500 360 119808 7.46819 3.39549 15.6948 103.314 130.054 130.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 0.000128 1024 140 1500 105984 14.7354 6.82666 102.519 208.483 332.721 332.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 900 0.000128 512 430 1320 67584 12.0602 3.39558 30.1622 103.323 149.15 149.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1810 6.4e-05 2048 360 1260 278016 43.6765 28.2898 1179.57 837.248 2088.92 2089.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1750 3.2e-05 512 160 240 580608 25.0903 13.3467 161.72 418.665 619.007 619.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 950 3.2e-05 4096 260 1680 457728 325.94 142.002 7083 4239.19 11790.5 11790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1490 0.000128 2048 180 1380 144640 11.5266 14.3802 178.63 418.976 623.592 623.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 0.000512 2048 230 1380 34688 3.48205 39.106 104.848 147.478 147.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1220 0.000128 2048 440 1560 109568 24.5625 14.3212 293.43 418.233 750.675 750.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 0.001024 1024 330 1560 1024 2.02102 0.663552 1.80541 42.2635 46.8792 46.9908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1600 0.000128 512 500 360 118784 7.76381 3.41248 35.1328 104.704 151.198 151.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 650 0.000128 1024 140 1500 106496 14.8025 6.82752 89.0193 209.206 320.008 320.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 900 0.000128 512 430 1320 73728 11.8637 3.40986 28.6371 104.722 148.841 149.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1810 6.4e-05 2048 360 1260 278528 43.722 28.2884 1167.09 838.704 2077.94 2078.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1750 3.2e-05 512 160 240 577536 25.2444 13.3329 157.84 417.997 614.595 614.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 950 3.2e-05 4096 260 1680 458752 326.531 142.146 7085.33 4246.52 11800.9 11801.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.000128 2048 180 1380 144880 11.5902 14.4002 538.426 419.422 983.919 983.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 0.000512 2048 230 1380 34840 3.49232 116.757 104.924 225.216 225.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 0.000128 2048 440 1560 110400 24.6309 14.4331 546.013 419.382 1004.59 1004.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 0.001024 1024 330 1560 1920 2.05821 0.685056 5.18861 41.8145 49.8739 49.9917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1600 0.000128 512 500 360 122880 7.54138 3.42006 39.1691 104.989 155.297 155.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 0.000128 1024 140 1500 107520 14.8128 6.84643 270.038 209.787 501.638 501.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 0.000128 512 430 1320 74240 11.8865 3.41808 81.5845 105 202.1 202.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1810 6.4e-05 2048 360 1260 278400 43.765 28.3873 1148.02 838.473 2058.78 2058.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 3.2e-05 512 160 240 581120 25.0084 13.3813 199.122 419.307 657.002 657.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 3.2e-05 4096 260 1680 458880 325.969 142.403 8665.62 4243.42 13377.7 13378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.000128 2048 180 1380 144800 11.5695 14.4159 335.01 419.534 780.613 780.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 0.000512 2048 230 1380 34800 3.48717 73.1464 104.919 181.599 181.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 0.000128 2048 440 1560 110080 24.5568 14.3571 339.987 419.485 798.519 798.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 0.001024 1024 330 1560 1920 2.0561 0.68608 3.71155 42.9198 49.502 49.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1600 0.000128 512 500 360 122880 7.53632 3.42221 25.2978 105.019 141.46 141.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 0.000128 1024 140 1500 107520 14.7871 6.84646 167.57 209.835 399.199 399.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 0.000128 512 430 1320 71680 11.7518 3.40173 51.0148 103.313 169.7 169.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1810 6.4e-05 2048 360 1260 278400 43.6169 28.3238 714.841 838.584 1625.5 1625.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1750 3.2e-05 512 160 240 581120 24.9852 13.3693 226.338 419.343 684.225 684.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 3.2e-05 4096 260 1680 458240 325.546 142.406 9882.87 4249.46 14600.6 14600.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.000128 2048 180 1380 144720 11.58 14.3954 271.528 418.86 716.444 716.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 0.000512 2048 230 1380 34680 3.47546 59.1511 104.624 167.294 167.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 0.000128 2048 440 1560 109440 24.5396 14.3585 276.031 417.529 732.586 732.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 0.001024 1024 330 1560 1920 2.06675 0.688128 3.34109 41.7065 47.9284 48.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1600 0.000128 512 500 360 119040 7.53862 3.40006 20.1921 103.243 134.56 134.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 0.000128 1024 140 1500 105600 14.8823 6.84442 134.268 208.855 365.005 365.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 0.000128 512 430 1320 69120 11.9745 3.3992 40.7639 103.256 159.612 159.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1810 6.4e-05 2048 360 1260 277440 43.7737 28.4105 581.805 837.139 1491.26 1491.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1750 3.2e-05 512 160 240 576000 25.1603 13.3506 216.255 417.309 672.261 672.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 3.2e-05 4096 260 1680 456960 326.628 142.52 9827.23 4246.32 14543 14543.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 0.000128 2048 180 1380 144320 11.5323 14.3503 229.979 418.531 674.47 674.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 0.000512 2048 230 1380 34720 3.49405 50.3501 104.834 158.721 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 0.000128 2048 440 1560 108800 24.437 14.3184 334.196 415.908 788.991 789.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 0.001024 1024 330 1560 1280 2.09254 0.690432 2.43718 42.8211 48.17 48.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1600 0.000128 512 500 360 117760 7.58026 3.39392 17.5115 103.266 131.938 132.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 0.000128 1024 140 1500 104960 14.5772 6.80317 113.603 206.329 341.469 341.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 0.000128 512 430 1320 71680 11.7535 3.40074 35.8945 103.279 154.545 154.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1810 6.4e-05 2048 360 1260 277760 43.5944 28.374 493.637 838.093 1403.83 1403.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1750 3.2e-05 512 160 240 578560 25.1626 13.3548 215.836 419.035 673.575 673.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 3.2e-05 4096 260 1680 458240 325.084 142.245 9864.08 4244.66 14576.4 14576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.000128 2048 180 1380 144864 11.5659 14.381 492.841 419.185 938.056 938.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 0.000512 2048 230 1380 34848 3.49184 106.902 104.879 215.317 215.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 0.000128 2048 440 1560 110208 24.5326 14.3974 499.022 418.37 956.455 956.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.001024 1024 330 1560 1920 2.05712 0.684256 4.78688 41.7236 49.3801 49.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1600 0.000128 512 500 360 121344 7.52682 3.41267 35.5163 104.222 150.868 151.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 0.000128 1024 140 1500 107520 14.7375 6.83875 248.068 209.274 479.081 479.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 0.000128 512 430 1320 70656 11.8355 3.39574 71.4427 103.207 190.094 190.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1810 6.4e-05 2048 360 1260 278400 43.5805 28.3443 1053.82 837.448 1963.33 1963.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 3.2e-05 512 160 240 580608 24.9209 13.3608 113.55 418.285 570.304 570.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 3.2e-05 4096 260 1680 458496 324.987 142.212 4805.82 4244.78 9518.14 9518.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.000128 2048 180 1380 144768 11.5401 14.3606 309.335 419.06 754.38 754.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 0.000512 2048 230 1380 34752 3.4775 67.4252 104.751 175.698 175.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 0.000128 2048 440 1560 109824 24.4992 14.4778 313.551 418.501 771.16 771.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.001024 1024 330 1560 1536 2.07267 0.68592 3.0697 41.7948 47.7514 47.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1600 0.000128 512 500 360 119808 7.46237 3.39514 23.5193 103.224 137.779 137.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 0.000128 1024 140 1500 105984 14.7355 6.82803 153.966 208.31 384.001 384.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 0.000128 512 430 1320 67584 12.0527 3.39792 45.606 103.239 164.505 164.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1810 6.4e-05 2048 360 1260 278016 43.5558 28.2685 661.599 836.568 1570.13 1570.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 3.2e-05 512 160 240 580608 24.9628 13.3458 156.255 418.317 613.073 613.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 3.2e-05 4096 260 1680 457728 324.802 141.973 7058.1 4236.94 11762.2 11762.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.000128 2048 180 1380 144576 11.5725 14.3883 253.191 419.55 698.782 698.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 0.000512 2048 230 1380 34704 3.47802 55.3501 104.823 163.695 163.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 0.000128 2048 440 1560 109440 24.502 14.3565 256.776 417.888 713.649 713.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 0.001024 1024 330 1560 1152 2.01718 0.658336 2.38694 40.8177 46.0101 46.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1600 0.000128 512 500 360 115200 7.62118 3.38666 18.5357 102.302 132.028 132.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 0.000128 1024 140 1500 105984 14.6477 6.82205 125.816 207.491 354.933 355.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 0.000128 512 430 1320 64512 11.6392 3.34659 35.4485 99.2219 149.869 150.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1810 6.4e-05 2048 360 1260 277632 43.6369 28.3907 543.154 838.313 1453.62 1453.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 3.2e-05 512 160 240 576000 25.1229 13.3415 156.227 417.616 612.494 612.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 3.2e-05 4096 260 1680 458496 325.36 142.285 6915.76 4262.59 11646.3 11646.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.000128 2048 180 1380 144384 11.5298 14.3462 228.782 419.179 673.916 673.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 0.000512 2048 230 1380 34560 3.47232 49.6722 104.692 157.88 157.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 0.000128 2048 440 1560 109056 24.4542 14.3709 232.006 417.073 688.032 688.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 630 0.001024 1024 330 1560 0 0.664576 0.005824 41.7841 42.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1600 0.000128 512 500 360 116736 7.65834 4.05837 16.8964 145.173 174.05 131.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 0.000128 1024 140 1500 104448 14.6716 6.79936 111.153 206.568 339.352 339.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 0.000128 512 430 1320 61440 11.8729 3.35053 30.6262 99.2746 145.329 145.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1810 6.4e-05 2048 360 1260 278016 43.6031 28.2892 491.864 837.592 1401.48 1401.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1750 3.2e-05 512 160 240 577536 24.8161 13.281 191.051 416.717 646.048 646.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 3.2e-05 4096 260 1680 457728 325.482 142.002 8524.25 4242.75 13234.8 13235.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.000128 2048 180 1380 144480 11.5577 14.3698 198.273 419.241 643.52 643.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 0.000512 2048 230 1380 34560 3.46934 43.0984 104.747 151.357 151.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 0.000128 2048 440 1560 109440 24.5175 14.3999 202.066 417.907 659.02 659.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 0.001024 1024 330 1560 1920 2.07414 0.690176 3.10042 41.9467 47.9351 48.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1600 0.000128 512 500 360 115200 7.74998 3.40576 14.7765 103.331 129.452 129.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 0.000128 1024 140 1500 103680 14.7292 6.80592 96.4994 206.474 324.667 324.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 0.000128 512 430 1320 61440 12.5383 3.40195 26.6961 103.345 146.197 146.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1810 6.4e-05 2048 360 1260 276480 43.6419 28.2933 423.619 835.003 1330.69 1330.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1750 3.2e-05 512 160 240 576000 25.1259 13.3378 194.484 417.444 650.574 650.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 3.2e-05 4096 260 1680 453120 328.062 142.678 8418.48 4247 13136.5 13136.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.000128 2048 180 1380 144816 11.5965 14.4059 471.885 418.984 916.955 917.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 0.000512 2048 230 1380 34832 3.49306 102.424 104.84 210.8 210.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 0.000128 2048 440 1560 110208 24.6017 14.3772 478.122 418.603 935.839 935.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.001024 1024 330 1560 2240 2.05034 0.689472 5.38406 41.8241 50.0773 50.1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1600 0.000128 512 500 360 121856 7.59002 3.4192 34.9069 104.737 150.838 150.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 0.000128 1024 140 1500 107520 14.7663 6.84646 235.492 209.256 466.515 466.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 0.000128 512 430 1320 71680 11.833 3.4016 71.5832 103.545 190.574 190.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1810 6.4e-05 2048 360 1260 278208 43.7846 28.3476 1007.87 837.554 1917.69 1917.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 3.2e-05 512 160 240 580608 24.985 13.3741 111.643 418.244 568.432 568.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 3.2e-05 4096 260 1680 458752 325.943 142.401 4598.26 4255.47 9322.43 9322.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.000128 2048 180 1380 144704 11.5692 14.3964 300.209 419.575 745.831 745.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1380 0.000512 2048 230 1380 34720 3.4703 65.0426 104.807 173.363 173.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 0.000128 2048 440 1560 110208 24.5239 14.4245 305.573 418.93 763.577 763.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.001024 1024 330 1560 1792 2.02688 0.674144 3.46336 41.3263 47.6174 47.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1600 0.000128 512 500 360 118272 7.60608 3.40186 22.0992 103.678 136.966 137.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 0.000128 1024 140 1500 107520 14.7526 6.8368 150.05 209.56 381.356 381.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 0.000128 512 430 1320 64512 11.9814 3.37277 41.6843 101.286 158.544 158.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1810 6.4e-05 2048 360 1260 277760 43.6426 28.3052 641.681 837.423 1551.19 1551.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 3.2e-05 512 160 240 580608 24.9424 13.3647 72.5517 418.726 529.773 529.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 3.2e-05 4096 260 1680 456960 325.504 142.258 2925.7 4248.45 7642.25 7642.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.000128 2048 180 1380 144480 11.5846 14.3829 250.817 418.731 695.602 695.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 0.000512 2048 230 1380 34608 3.4769 54.3732 104.562 162.454 162.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 0.000128 2048 440 1560 110208 24.6144 14.3685 256.521 418.682 714.321 714.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.001024 1024 330 1560 1344 2.06029 0.675744 2.73661 42.432 48.0315 48.1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1600 0.000128 512 500 360 118272 7.79571 3.41955 18.8268 104.819 135.042 135.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 0.000128 1024 140 1500 107520 14.7934 6.84816 126.064 209.439 357.297 357.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 0.000128 512 430 1320 64512 11.9965 3.37418 35.4864 101.231 152.301 152.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1810 6.4e-05 2048 360 1260 276864 43.8416 28.4713 538.894 836.938 1448.28 1448.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 3.2e-05 512 160 240 580608 24.9825 13.3741 61.6381 418.371 518.548 518.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 3.2e-05 4096 260 1680 456960 326.786 142.565 2467.96 4242.89 7180.53 7180.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.000128 2048 180 1380 144256 11.5156 14.4036 219.519 419.226 664.744 664.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 0.000512 2048 230 1380 34496 3.46352 48.1075 104.6 156.214 156.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 0.000128 2048 440 1560 109312 24.5535 14.3198 223.529 419.183 681.718 681.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 630 0.001024 1024 330 1560 0 0.648544 0.00592 40.2452 40.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1600 0.000128 512 500 360 114688 7.4921 4.01312 16.2619 141.582 169.61 128.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 0.000128 1024 140 1500 103936 14.7799 6.81206 107.066 207.278 336.099 336.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 0.000128 512 430 1320 57344 11.7202 3.26397 27.5533 96.5378 139.287 139.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1810 6.4e-05 2048 360 1260 277760 43.5767 28.2764 475.397 837.611 1384.99 1385.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 3.2e-05 512 160 240 580608 25.0198 13.3521 140.145 418.758 597.465 597.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 3.2e-05 4096 260 1680 455168 327.151 142.544 6185.64 4286.77 10942.4 10942.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.000128 2048 180 1380 143920 11.597 14.3749 193.901 422.525 642.481 642.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 0.000512 2048 230 1380 34440 3.46726 42.3547 105.48 151.344 151.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 0.000128 2048 440 1560 107520 24.5751 14.3292 194.774 419.444 653.248 653.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 630 0.001024 1024 330 1560 0 0.651264 0.004384 41.3168 42.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1600 0.000128 512 500 360 116480 7.6 4.04278 14.9407 144.81 171.655 129.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 0.000128 1024 140 1500 103040 14.6577 6.79971 94.3864 206.786 322.795 322.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 0.000128 512 430 1320 53760 12.0181 3.26637 23.2978 97.4449 136.24 136.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1810 6.4e-05 2048 360 1260 275520 43.9297 28.4186 419.97 844.058 1336.51 1336.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 3.2e-05 512 160 240 573440 24.9352 13.2405 140.44 418.905 597.709 597.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 3.2e-05 4096 260 1680 456960 326.205 142.165 6286.94 4291.96 11047.6 11047.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.000128 2048 180 1380 144896 11.5606 14.3584 447.175 419.441 892.613 892.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 0.000512 2048 230 1380 34816 3.49005 96.7514 104.908 205.193 205.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 0.000128 2048 440 1560 110080 24.5372 14.463 453.584 419.405 912.119 912.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.001024 1024 330 1560 2048 2.07296 0.694272 4.97043 42.1839 50.0465 50.1637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1600 0.000128 512 500 360 120832 7.59728 3.40694 33.5611 104.652 149.401 149.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 0.000128 1024 140 1500 106496 14.7784 6.8287 221.502 209.098 452.365 452.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 0.000128 512 430 1320 73728 11.8606 3.40608 68.9147 104.665 189.061 189.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1810 6.4e-05 2048 360 1260 278528 43.5836 28.3427 960.736 838.438 1871.23 1871.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 3.2e-05 512 160 240 581632 24.9189 13.359 106.72 419.289 564.476 564.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 3.2e-05 4096 260 1680 458752 324.995 142.149 4378.6 4243.98 9090.06 9090.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.000128 2048 180 1380 144640 11.5425 14.4937 303.605 418.682 748.401 748.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 0.000512 2048 230 1380 34688 3.47792 65.3744 104.678 173.576 173.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 0.000128 2048 440 1560 109568 24.5158 14.333 306.712 417.954 763.644 763.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.001024 1024 330 1560 1024 2.01741 0.664992 2.4361 40.7803 46.0254 46.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1600 0.000128 512 500 360 118784 7.7273 3.40787 22.6718 104.633 138.619 138.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 0.000128 1024 140 1500 106496 14.7927 6.82829 148.899 209.071 379.747 379.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 0.000128 512 430 1320 73728 11.8682 3.40723 46.1476 104.65 166.295 166.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1810 6.4e-05 2048 360 1260 278528 43.5685 28.418 655.87 838.137 1566.13 1566.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 3.2e-05 512 160 240 577536 25.0165 13.3278 72.8471 417.714 529.09 529.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 3.2e-05 4096 260 1680 458752 325.157 142.151 2996.79 4242.44 7706.87 7707.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.000128 2048 180 1380 144384 11.5302 14.5083 252.444 419.152 697.713 697.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 0.000512 2048 230 1380 34560 3.46973 54.1009 104.583 162.195 162.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 0.000128 2048 440 1560 109056 24.4418 14.3215 254.705 417.05 710.646 710.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 630 0.001024 1024 330 1560 0 0.663392 0.004096 40.73 41.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1600 0.000128 512 500 360 116736 7.65731 4.06102 18.6451 144.111 174.738 133.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 0.000128 1024 140 1500 104448 14.6589 6.79699 120.967 206.556 349.14 349.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 0.000128 512 430 1320 61440 11.8757 3.35414 32.075 99.269 146.783 146.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1810 6.4e-05 2048 360 1260 278016 43.5901 28.3095 544.675 837.543 1454.25 1454.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 3.2e-05 512 160 240 577536 24.7587 13.286 60.9941 416.682 515.904 516.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 3.2e-05 4096 260 1680 457728 325.037 142.011 2483.92 4242.15 7193.44 7193.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.000128 2048 180 1380 144384 11.5384 14.3626 234.155 418.633 678.769 678.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 0.000512 2048 230 1380 34560 3.47341 49.9719 104.759 158.247 158.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 0.000128 2048 440 1560 108544 24.581 14.3345 235.328 418.584 692.957 693.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 630 0.001024 1024 330 1560 0 0.6656 0.0056 40.9274 41.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1600 0.000128 512 500 360 114688 7.96381 4.07702 17.0302 145.718 175.048 133.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 0.000128 1024 140 1500 106496 14.8102 6.83094 113.849 209.385 345.038 345.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 0.000128 512 430 1320 65536 11.5723 3.34477 30.5333 99.3072 144.969 145.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1810 6.4e-05 2048 360 1260 276480 43.5742 28.2747 502.916 836.319 1411.21 1411.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 3.2e-05 512 160 240 573440 25.2837 13.3318 56.0514 418.093 512.94 513.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 3.2e-05 4096 260 1680 454656 326.057 142.176 2296.51 4246.48 7011.55 7011.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.000128 2048 180 1380 144000 11.5402 14.3466 213.702 418.106 657.774 657.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 0.000512 2048 230 1380 34560 3.49798 46.018 104.952 154.508 154.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 0.000128 2048 440 1560 107520 24.3177 14.2838 213.368 412.913 665.009 665.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 630 0.001024 1024 330 1560 0 0.651296 0.005344 40.9449 41.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1600 0.000128 512 500 360 112640 7.89725 4.04835 15.3193 144.321 171.843 130.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 0.000128 1024 140 1500 102400 14.8464 6.80131 100.545 206.55 328.904 329.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 0.000128 512 430 1320 61440 11.4059 3.26883 26.8548 96.5186 138.262 138.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1810 6.4e-05 2048 360 1260 273920 43.5287 28.1039 455.206 831.76 1358.73 1358.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 3.2e-05 512 160 240 573440 25.5584 13.3639 128.882 419.165 587.157 587.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 3.2e-05 4096 260 1680 455680 328.553 143.038 2095.78 4260.1 6827.8 6828.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 0.000128 2048 180 1344 144832 11.5384 14.3759 376.068 423.072 825.138 825.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 0.000512 2048 230 1408 34752 3.476 84.8773 105.811 194.209 194.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 0.000128 2048 440 1536 110592 24.4823 14.335 383.082 423.037 845.076 845.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 0.001024 1024 330 1536 1792 2.0809 0.693824 3.48064 42.5309 48.9144 49.0309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1600 0.000128 512 500 384 119808 7.65123 3.41251 29.5733 105.562 146.381 146.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 0.000128 1024 140 1472 107008 14.7924 6.83414 188.001 211.607 421.392 421.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 0.000128 512 430 1344 71680 11.9866 3.40941 57.6627 105.568 178.844 179.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1810 6.4e-05 2048 360 1280 277504 43.6139 28.3164 831.17 845.823 1749.06 1749.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1750 3.2e-05 512 160 256 578560 25.3437 13.3539 164.981 423 626.872 627.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 3.2e-05 4096 260 1664 458752 325.811 142.08 6887.59 4299.6 11655.4 11655.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1490 0.000128 2048 180 1344 144768 11.5485 14.3544 241.236 419.482 686.706 686.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 0.000512 2048 230 1408 34688 3.48051 54.6152 104.804 162.942 162.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 0.000128 2048 440 1536 110592 24.567 14.3635 304.265 419.436 762.765 762.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 0.001024 1024 330 1536 1536 2.10166 0.694272 2.32342 42.9458 48.1916 48.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1600 0.000128 512 500 384 118784 7.72208 3.40445 19.2674 104.662 135.241 135.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 0.000128 1024 140 1472 106496 14.7723 6.83366 120.697 209.129 351.587 351.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 0.000128 512 430 1344 69632 12.1566 3.40992 36.2873 104.676 156.747 156.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1810 6.4e-05 2048 360 1280 277504 43.669 28.3054 536.758 838.608 1447.47 1447.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1750 3.2e-05 512 160 256 577536 25.4015 13.3621 163.572 419.326 621.856 622.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 3.2e-05 4096 260 1664 458752 326.335 142.141 6842.97 4258.68 11570.5 11570.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1490 0.000128 2048 180 1344 144768 11.519 14.4362 197.842 419.055 642.933 643.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 0.000512 2048 230 1408 34656 3.4816 45.2035 104.849 153.579 153.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 0.000128 2048 440 1536 109824 24.5807 14.3309 267.189 418.488 724.722 724.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 0.001024 1024 330 1536 1536 2.07622 0.69008 2.1321 42.5065 47.5311 47.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1600 0.000128 512 500 384 116736 7.64534 3.39462 16.0492 103.224 130.496 130.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 0.000128 1024 140 1472 105984 14.7479 6.82266 100.096 208.303 330.127 330.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 900 0.000128 512 430 1344 67584 12.0577 3.39568 29.8128 103.233 148.716 148.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1810 6.4e-05 2048 360 1280 276480 43.7646 28.2747 1151.63 836.567 2060.37 2060.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1750 3.2e-05 512 160 256 577536 25.3242 13.3468 165.376 418.376 622.617 622.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 950 3.2e-05 4096 260 1664 457728 325.888 141.975 6879.1 4235.85 11583.2 11583.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1490 0.000128 2048 180 1344 144384 11.5292 14.4245 171.534 418.692 616.259 616.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 0.000512 2048 230 1408 34560 3.4729 39.1475 104.666 147.331 147.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1220 0.000128 2048 440 1536 109568 24.589 14.5339 278.106 417.955 735.317 735.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 64 630 0.001024 1024 330 1536 0 0.664032 0.004736 43.0665 43.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1600 0.000128 512 500 384 118784 7.76246 4.07197 36.6028 147.701 196.41 152.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 650 0.000128 1024 140 1472 106496 14.7931 6.82931 86.7967 209.063 317.64 317.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 900 0.000128 512 430 1344 65536 12.472 3.40867 25.0546 104.65 145.794 145.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1810 6.4e-05 2048 360 1280 277504 43.8027 28.3031 1141.2 838.141 2051.58 2051.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1750 3.2e-05 512 160 256 573440 25.5143 13.3243 164.534 417.722 621.29 621.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 950 3.2e-05 4096 260 1664 458752 326.866 142.163 6899.88 4251.58 11620.8 11621.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.000128 2048 180 1344 144880 11.5937 14.4896 509.856 419.07 955.094 955.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 0.000512 2048 230 1408 34760 3.49885 114.702 104.844 223.09 223.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 0.000128 2048 440 1536 110720 24.5854 14.3963 517.182 419.031 975.329 975.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 0.001024 1024 330 1536 1600 2.07062 0.684224 4.17229 42.8491 49.9063 50.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1600 0.000128 512 500 384 120320 7.69917 3.4225 39.4161 104.908 155.632 155.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 0.000128 1024 140 1472 106880 14.8678 6.8408 255.181 209.601 486.649 486.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 0.000128 512 430 1344 71680 12.0762 3.41901 76.1475 104.919 196.774 196.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1810 6.4e-05 2048 360 1280 277440 43.7816 28.534 1112.75 837.784 2022.98 2023.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 3.2e-05 512 160 256 578560 25.2485 13.386 201.73 418.961 659.508 659.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 3.2e-05 4096 260 1664 458240 326.355 142.548 8046.81 4243.23 12759.3 12759.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.000128 2048 180 1344 144800 11.5693 14.3913 311.366 419.187 756.599 756.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 0.000512 2048 230 1408 34720 3.4895 70.2472 104.848 178.63 178.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 0.000128 2048 440 1536 110720 24.5104 14.4202 316.17 419.142 774.374 774.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 0.001024 1024 330 1536 1280 2.08365 0.688128 2.53322 41.851 47.2859 47.4055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1600 0.000128 512 500 384 120320 7.6895 3.41834 25.4689 104.931 141.697 141.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 0.000128 1024 140 1472 106240 14.8714 6.84307 155.884 209.661 387.418 387.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 0.000128 512 430 1344 66560 12.1447 3.39725 45.5733 103.232 164.561 164.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1810 6.4e-05 2048 360 1280 277120 43.7298 28.3182 678.798 837.901 1588.88 1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1750 3.2e-05 512 160 256 578560 25.1915 13.3743 229.764 419 687.517 687.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 3.2e-05 4096 260 1664 458240 325.753 142.42 9265.36 4245.19 13979.1 13979.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.000128 2048 180 1344 144720 11.5773 14.3914 256.729 419.204 701.984 702.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 0.000512 2048 230 1408 34680 3.49203 58.0231 104.937 166.495 166.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 0.000128 2048 440 1536 109440 24.5552 14.4671 258.398 417.87 715.424 715.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 0.001024 1024 330 1536 960 2.11123 0.68704 1.88054 41.7358 46.541 46.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1600 0.000128 512 500 384 115200 7.75754 3.40138 20.0146 103.329 134.686 134.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 0.000128 1024 140 1472 105600 14.9065 6.84429 127.588 209.03 358.526 358.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 0.000128 512 430 1344 69120 11.9787 3.40006 38.7615 103.342 157.695 157.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1810 6.4e-05 2048 360 1280 276480 43.8808 28.3345 560.497 837.845 1470.7 1470.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1750 3.2e-05 512 160 256 576000 25.1843 13.3516 218.908 417.653 675.287 675.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 3.2e-05 4096 260 1664 456960 326.707 142.563 9303.18 4247.79 14020.6 14020.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 0.000128 2048 180 1344 144320 11.518 14.3943 219.801 418.494 664.284 664.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 0.000512 2048 230 1408 34560 3.46954 49.5761 104.731 157.821 157.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 0.000128 2048 440 1536 108800 24.4481 14.3172 220.65 415.868 675.411 675.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 0.001024 1024 330 1536 1280 2.09021 0.689888 2.15597 42.6955 47.7583 47.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1600 0.000128 512 500 384 117760 7.59485 3.40323 18.1258 103.255 132.558 132.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 0.000128 1024 140 1472 102400 14.8188 6.80515 106.585 206.308 334.672 334.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 0.000128 512 430 1344 61440 12.5199 3.39776 30.251 103.27 149.653 149.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1810 6.4e-05 2048 360 1280 276480 43.6938 28.3424 481.63 838.016 1391.81 1391.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1750 3.2e-05 512 160 256 578560 25.1818 13.353 220.049 418.999 677.765 677.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 3.2e-05 4096 260 1664 458240 325.149 142.269 9322.18 4245.13 14035.1 14035.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1490 0.000128 2048 180 1344 144400 11.5871 14.506 199.844 419.087 645.104 645.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 0.000512 2048 230 1408 34600 3.48832 45.228 104.961 153.723 153.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 0.000128 2048 440 1536 108800 24.6119 14.3965 300.448 416.899 756.485 756.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 0.001024 1024 330 1536 1600 2.09075 0.690368 2.44227 41.8689 47.2156 47.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1600 0.000128 512 500 384 115200 7.77427 3.40518 16.0002 103.301 130.664 130.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 0.000128 1024 140 1472 102400 14.8918 6.81094 97.216 206.397 325.472 325.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 0.000128 512 430 1344 64000 12.3811 3.40528 28.6867 103.309 148.003 148.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1810 6.4e-05 2048 360 1280 276800 43.8178 28.3546 441.309 837.373 1350.99 1351.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1750 3.2e-05 512 160 256 569600 25.3841 13.3211 227.799 416.514 683.207 683.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 3.2e-05 4096 260 1664 457600 326.684 142.533 9119.89 4261.16 13850.6 13850.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.000128 2048 180 1344 144864 11.5685 14.4053 469.264 419.151 914.473 914.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 0.000512 2048 230 1408 34752 3.48954 105.409 104.834 213.776 213.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 0.000128 2048 440 1536 110208 24.5341 14.369 473.949 418.336 931.323 931.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.001024 1024 330 1536 1536 2.06662 0.685888 3.99584 41.7315 48.6111 48.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1600 0.000128 512 500 384 119808 7.612 3.40992 36.2214 104.214 151.638 151.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 0.000128 1024 140 1472 106752 14.7975 6.83891 236.208 209.279 467.278 467.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 0.000128 512 430 1344 70656 11.8382 3.39558 69.2652 103.193 187.906 188.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1810 6.4e-05 2048 360 1280 277248 43.6532 28.5053 1025.16 837.395 1934.85 1934.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 3.2e-05 512 160 256 577536 25.1329 13.3622 117.052 418.253 573.986 574.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 3.2e-05 4096 260 1664 458496 324.925 142.204 4657.09 4238.92 9363.46 9363.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.000128 2048 180 1344 144768 11.5302 14.4636 291.788 419.12 736.981 737.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 0.000512 2048 230 1408 34656 3.4687 65.7474 104.732 173.991 174.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 0.000128 2048 440 1536 109824 24.5197 14.3374 295.499 418.567 753.054 753.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.001024 1024 330 1536 1536 2.07437 0.68752 2.89142 41.7964 47.5776 47.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1600 0.000128 512 500 384 116736 7.64877 3.39213 23.6521 103.244 138.121 138.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 0.000128 1024 140 1472 105984 14.7324 6.93658 147.53 208.345 377.702 377.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 0.000128 512 430 1344 67584 12.0583 3.39555 44.4756 103.259 163.401 163.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1810 6.4e-05 2048 360 1280 276480 43.6263 28.289 640.026 836.716 1548.79 1548.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 3.2e-05 512 160 256 577536 25.1979 13.3449 159.823 418.39 616.946 617.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 3.2e-05 4096 260 1664 457728 324.687 142.004 2924.43 4256.48 7647.94 7648.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.000128 2048 180 1344 144576 11.559 14.3747 239.615 419.179 684.808 684.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 0.000512 2048 230 1408 34560 3.47414 54.1449 104.593 162.256 162.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 0.000128 2048 440 1536 109440 24.5307 14.347 242.632 417.591 699.235 699.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 630 0.001024 1024 330 1536 0 0.661504 0.004928 41.8128 42.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1600 0.000128 512 500 384 115200 7.62336 4.0441 19.0271 144.036 174.992 132.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 0.000128 1024 140 1472 103680 14.8427 6.82598 117.7 207.344 346.876 346.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 0.000128 512 430 1344 64512 11.6388 3.34598 34.5465 99.1494 148.894 149.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1810 6.4e-05 2048 360 1280 276480 43.7587 28.3218 526.134 837.717 1436.06 1436.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 3.2e-05 512 160 256 576000 25.1202 13.3325 160.268 417.482 616.388 616.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 3.2e-05 4096 260 1664 458496 325.322 142.314 6535.76 4240.42 11244.1 11244.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.000128 2048 180 1344 144384 11.5349 14.3886 214.928 419.099 660.03 660.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 0.000512 2048 230 1408 34560 3.47469 48.6258 104.894 157.035 157.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 0.000128 2048 440 1536 109056 24.4519 14.3565 215.856 416.983 671.771 671.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 630 0.001024 1024 330 1536 0 0.661664 0.004832 41.7793 42.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1600 0.000128 512 500 384 116736 7.65962 4.05994 17.0975 145.144 174.22 131.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 0.000128 1024 140 1472 104448 14.656 6.79712 104.62 206.527 332.76 332.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 0.000128 512 430 1344 61440 11.8733 3.35258 29.1679 99.2577 143.857 144.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1810 6.4e-05 2048 360 1280 276480 43.7129 28.3079 467.937 837.428 1377.51 1377.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1750 3.2e-05 512 160 256 571392 25.2361 13.2812 193.157 416.619 648.482 648.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 3.2e-05 4096 260 1664 457728 325.27 142.001 6463.15 4258.99 11189.7 11190
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.000128 2048 180 1344 144480 11.5589 14.3667 187.971 419.578 633.556 633.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 0.000512 2048 230 1408 34560 3.49107 42.5449 105.05 151.129 151.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 0.000128 2048 440 1536 109440 24.5514 14.3558 191.005 418.249 648.289 648.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.000128 2048 180 1344 144816 11.5896 14.3788 442.295 419.093 887.438 887.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 0.000512 2048 230 1408 34720 3.47616 99.3464 104.802 207.67 207.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 0.000128 2048 440 1536 110208 24.6182 14.3936 446.723 418.444 904.313 904.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.001024 1024 330 1536 1792 2.07107 0.686208 4.45846 42.8812 50.225 50.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1600 0.000128 512 500 384 120064 7.69306 3.42061 35.1523 104.755 151.204 151.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 0.000128 1024 140 1472 106624 14.8487 6.84646 219.744 209.32 450.919 451.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 0.000128 512 430 1344 68096 12.0882 3.40518 64.8165 103.564 184.087 184.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1810 6.4e-05 2048 360 1280 277312 43.815 28.3454 965.563 837.759 1875.62 1875.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 3.2e-05 512 160 256 577024 25.2158 13.3716 112.937 418.363 570.075 570.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 3.2e-05 4096 260 1664 457856 326.478 142.574 4358.21 4251 9078.6 9078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.000128 2048 180 1344 144704 11.5731 14.3709 278.979 419.529 724.538 724.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 0.000512 2048 230 1408 34608 3.46573 62.7918 104.725 171.028 171.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 0.000128 2048 440 1536 110208 24.5416 14.3728 283.955 418.877 741.881 742.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.001024 1024 330 1536 896 2.07005 0.6776 1.91942 41.3275 46.1255 46.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1600 0.000128 512 500 384 118272 7.60486 3.40704 22.6247 103.667 137.486 137.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 0.000128 1024 140 1472 105728 14.8886 6.84058 139.046 209.527 370.462 370.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 0.000128 512 430 1344 64512 11.9798 3.36896 39.7643 101.275 156.611 156.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1810 6.4e-05 2048 360 1280 276864 43.6943 28.3259 614.171 837.304 1523.63 1523.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 3.2e-05 512 160 256 577024 25.1842 13.3616 73.7214 418.671 531.121 531.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 3.2e-05 4096 260 1664 456960 325.563 142.283 2801.85 4244.72 7514.74 7515.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.000128 2048 180 1344 144480 11.5671 14.4077 235.559 418.723 680.339 680.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 0.000512 2048 230 1408 34608 3.47699 53.27 104.784 161.575 161.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 0.000128 2048 440 1536 110208 24.6114 14.379 241.195 418.689 699.008 699.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.001024 1024 330 1536 1344 2.06061 0.675296 2.42083 41.3881 46.6747 46.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1600 0.000128 512 500 384 118272 7.80304 3.41792 19.1318 104.82 135.362 135.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 0.000128 1024 140 1472 104832 15.0363 6.84336 117.237 209.431 348.709 348.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 0.000128 512 430 1344 64512 12.0038 3.36752 33.9043 101.23 150.719 150.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1810 6.4e-05 2048 360 1280 276864 43.8218 28.5177 520.544 836.753 1429.77 1429.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 3.2e-05 512 160 256 575232 25.3109 13.3775 61.9739 418.364 519.212 519.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 3.2e-05 4096 260 1664 456960 326.826 142.563 2364.57 4244.11 7078.41 7078.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.000128 2048 180 1344 144256 11.521 14.3667 207.464 418.816 652.25 652.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 0.000512 2048 230 1408 34496 3.47226 46.5265 104.735 154.778 154.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 0.000128 2048 440 1536 109312 24.5419 14.4098 210.4 418.776 668.257 668.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 630 0.001024 1024 330 1536 0 0.649088 0.004384 40.2248 40.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1600 0.000128 512 500 384 114688 7.49507 4.01411 16.6664 141.461 169.899 129.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 0.000128 1024 140 1472 103936 14.7816 6.83418 102.082 207.078 330.939 331.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 0.000128 512 430 1344 57344 11.7167 3.26218 26.7378 96.4462 138.372 138.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1810 6.4e-05 2048 360 1280 275968 43.7107 28.4432 457.293 836.783 1366.36 1366.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 3.2e-05 512 160 256 573440 25.4338 13.3453 141.802 418.349 599.117 599.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 3.2e-05 4096 260 1664 455168 326.711 142.547 2082.76 4250.19 6802.54 6802.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.000128 2048 180 1344 143920 11.5847 14.4453 182.84 418.838 627.787 627.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 0.000512 2048 230 1408 34440 3.47126 41.3799 104.832 149.727 149.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 0.000128 2048 440 1536 107520 24.5962 14.3326 184.17 415.772 638.999 639.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 630 0.001024 1024 330 1536 0 0.651264 0.00544 41.1112 41.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1600 0.000128 512 500 384 116480 7.59747 4.0393 15.2989 143.698 170.892 129.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 0.000128 1024 140 1472 103040 14.6526 6.79936 90.1805 204.978 316.777 316.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 0.000128 512 430 1344 53760 12.0131 3.26298 22.5326 96.5866 134.615 134.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1810 6.4e-05 2048 360 1280 275520 43.8952 28.3269 408.626 836.639 1317.62 1317.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 3.2e-05 512 160 256 564480 25.5362 13.2396 140.136 415.234 594.326 594.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 3.2e-05 4096 260 1664 452480 330.268 143.257 5947.99 4265.22 10687.1 10687.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.000128 2048 180 1344 144768 11.5661 14.3544 435.476 419.526 881.004 881.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 0.000512 2048 230 1408 34688 3.47546 97.3273 104.813 205.658 205.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 0.000128 2048 440 1536 110592 24.5209 14.3334 440.824 419.486 899.294 899.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.001024 1024 330 1536 1536 2.09587 0.69216 3.86566 43.245 50.0262 50.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1600 0.000128 512 500 384 118784 7.72515 3.41002 34.8432 104.674 150.836 150.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 0.000128 1024 140 1472 106496 14.7741 7.03219 216.761 209.146 447.868 447.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 0.000128 512 430 1344 69632 12.1418 3.41114 64.1864 104.684 184.631 184.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1810 6.4e-05 2048 360 1280 277504 43.6485 28.3237 954.904 838.624 1865.64 1865.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 3.2e-05 512 160 256 577536 25.1705 13.3582 113.178 419.455 571.342 571.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 3.2e-05 4096 260 1664 458752 325.026 142.138 4349.24 4250.72 9067.44 9067.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.000128 2048 180 1344 144384 11.5431 14.3749 293.02 418.513 737.538 737.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 0.000512 2048 230 1408 34560 3.47955 65.2047 104.517 173.243 173.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 0.000128 2048 440 1536 109568 24.5154 14.424 294.938 417.778 751.791 751.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 630 0.001024 1024 330 1536 0 0.6576 0.0056 40.7387 41.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1600 0.000128 512 500 384 118784 7.72758 4.06726 23.6221 145.333 181.009 139.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 0.000128 1024 140 1472 106496 14.7888 6.84237 144.938 208.986 375.719 375.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 0.000128 512 430 1344 65536 12.461 3.40794 40.1486 104.606 160.826 160.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1810 6.4e-05 2048 360 1280 277504 43.6597 28.4109 646.015 837.834 1556.05 1556.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 3.2e-05 512 160 256 573440 25.2633 13.3284 75.719 417.539 532.038 532.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 3.2e-05 4096 260 1664 458752 324.999 142.145 2942.9 4246.62 7657 7657.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.000128 2048 180 1344 144384 11.5195 14.4014 242.436 419.085 687.524 687.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 0.000512 2048 230 1408 34560 3.48019 54.2828 104.793 162.601 162.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 0.000128 2048 440 1536 109056 24.4529 14.3892 243.715 416.982 699.671 699.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 630 0.001024 1024 330 1536 0 0.665312 0.004096 40.7347 41.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1600 0.000128 512 500 384 116736 7.66461 4.06515 19.383 144.096 175.481 134.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 0.000128 1024 140 1472 104448 14.674 6.79731 116.869 206.525 345.032 345.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 0.000128 512 430 1344 61440 11.8737 3.35181 31.121 99.2533 145.81 145.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1810 6.4e-05 2048 360 1280 276480 43.7164 28.5102 534.472 837.413 1444.25 1444.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 3.2e-05 512 160 256 571392 25.1476 13.2875 62.4591 416.62 517.7 517.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 3.2e-05 4096 260 1664 457728 325.029 142.024 2438.06 4239.76 7145.22 7145.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.000128 2048 180 1344 143872 11.5425 14.3529 222.816 418.582 667.376 667.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 0.000512 2048 230 1408 34304 3.45219 49.5312 104.378 157.405 157.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 0.000128 2048 440 1536 108544 24.5905 14.3418 223.38 418.543 680.989 681.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 630 0.001024 1024 330 1536 0 0.665888 0.005728 41.9831 42.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1600 0.000128 512 500 384 114688 7.96102 4.08195 17.5771 146.768 176.663 134.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 0.000128 1024 140 1472 106496 14.8182 6.83213 109.792 209.365 340.977 341.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 0.000128 512 430 1344 49152 12.8108 3.34816 22.8995 99.2986 138.563 138.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1810 6.4e-05 2048 360 1280 276480 43.5837 28.258 493.379 836.216 1401.57 1401.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 3.2e-05 512 160 256 573440 25.2815 13.3247 57.9589 418.049 514.8 514.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 3.2e-05 4096 260 1664 454656 326.088 142.213 2238 4250.26 6956.89 6957.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.000128 2048 180 1344 144000 11.5405 14.3418 205.035 418.106 649.103 649.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 0.000512 2048 230 1408 34240 3.45379 45.4952 104.31 153.302 153.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 0.000128 2048 440 1536 107520 24.3164 14.2518 204.944 412.906 656.548 656.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 630 0.001024 1024 330 1536 0 0.650656 0.00432 39.8962 40.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1600 0.000128 512 500 384 112640 7.9007 4.04464 15.971 143.269 171.45 130.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 0.000128 1024 140 1472 102400 14.8512 6.80294 97.9521 206.546 326.316 326.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 0.000128 512 430 1344 40960 12.9646 3.26838 17.7559 96.5203 130.723 130.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1810 6.4e-05 2048 360 1280 273920 43.5196 28.0991 451.421 831.66 1354.83 1354.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 3.2e-05 512 160 256 573440 25.4151 13.3573 54.0195 419.154 512.125 512.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 3.2e-05 4096 260 1664 455680 328.532 143.032 2067.65 4277.75 6817.3 6817.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.000128 2048 180 1344 143616 11.5246 14.3995 194.217 417.613 637.837 637.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 0.000512 2048 230 1408 34176 3.45782 42.6653 104.405 150.571 150.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 0.000128 2048 440 1536 107520 24.3306 14.3404 193.968 413.429 646.2 646.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 630 0.001024 1024 330 1536 0 0.672032 0.00576 40.6817 41.4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1600 0.000128 512 500 384 110592 7.49142 4.02256 15.4632 140.06 167.302 126.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 0.000128 1024 140 1472 104448 14.6771 6.81062 93.0102 206.811 321.473 321.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 0.000128 512 430 1344 49152 12.817 3.34832 19.6287 99.3924 135.398 135.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1810 6.4e-05 2048 360 1280 273408 43.8076 28.2831 427.453 833.897 1333.57 1333.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 3.2e-05 512 160 256 565248 25.1088 13.1297 131.147 412.682 582.253 582.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 3.2e-05 4096 260 1664 454656 325.016 141.627 5470.49 4230.07 10167.5 10167.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1490 0.000128 2048 180 1408 143840 11.6005 14.3712 662.959 419.193 1108.21 1108.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1380 0.000512 2048 230 1408 34784 3.48774 84.4227 104.93 192.885 192.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 0.000128 2048 440 1536 106496 24.951 14.3667 624.641 419.07 1083.16 1083.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 630 0.001024 1024 330 1536 1664 2.08877 0.69632 3.35459 43.6165 49.8846 50.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1600 0.000128 512 500 384 104960 8.59146 3.416 45.891 104.897 162.988 163.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 650 0.000128 1024 140 1536 106752 14.8407 6.83827 193.761 209.58 425.175 425.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 900 0.000128 512 430 1408 71680 11.9994 3.41286 59.419 104.561 179.606 179.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1810 6.4e-05 2048 360 1280 277632 43.9399 28.332 1449.83 838.083 2360.32 2360.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1750 3.2e-05 512 160 256 567296 26.0287 13.3698 179.867 418.964 638.421 638.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 950 3.2e-05 4096 260 1664 446208 338.129 144.661 7656.69 4329.62 12469.4 12469.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 0.000128 2048 180 1408 143744 11.5364 14.3684 444.99 419.049 890.022 890.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 0.000512 2048 230 1408 34752 3.48365 94.9846 104.8 203.311 203.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 0.000128 2048 440 1536 106496 24.7583 14.3524 420.791 419.007 879.04 879.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 0.001024 1024 330 1536 1536 2.09322 0.69392 3.7889 42.1256 48.8294 48.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1600 0.000128 512 500 384 104448 8.52986 3.40992 31.4352 104.551 148.107 148.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 0.000128 1024 140 1536 106496 14.828 6.82803 221.561 209.597 452.968 453.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 0.000128 512 430 1408 71680 11.9862 3.40522 65.1725 104.562 185.342 185.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1810 6.4e-05 2048 360 1280 277504 43.585 28.4142 926.188 837.753 1836.07 1836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1750 3.2e-05 512 160 256 567296 25.9046 13.3542 169.322 419.021 627.782 627.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 3.2e-05 4096 260 1664 445952 337.291 144.434 7317.86 4309.17 12109.1 12109.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 0.000128 2048 180 1408 143744 11.5559 14.4198 287.889 419.495 733.438 733.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 0.000512 2048 230 1408 34688 3.47741 61.6293 104.807 169.957 170.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 0.000128 2048 440 1536 106496 24.8175 14.338 273.642 419.448 732.373 732.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 0.001024 1024 330 1536 1536 2.10198 0.697408 2.83587 43.2467 49.0071 49.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1600 0.000128 512 500 384 104448 8.54285 3.40992 21.1459 104.668 137.946 138.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 0.000128 1024 140 1536 105472 14.8353 6.82803 142.487 209.13 373.432 373.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 0.000128 512 430 1408 69632 12.1533 3.40787 42.9672 104.677 163.418 163.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1810 6.4e-05 2048 360 1280 277504 43.6368 28.3751 598.194 838.568 1508.91 1509.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1750 3.2e-05 512 160 256 567296 25.9393 13.3616 167.979 419.407 626.875 627.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 3.2e-05 4096 260 1664 445440 337.942 144.523 7256.47 4317.68 12056.9 12057.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 0.000128 2048 180 1408 143616 11.5303 14.4138 232.913 419.353 678.291 678.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 0.000512 2048 230 1408 34656 3.47728 50.3192 104.793 158.634 158.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 0.000128 2048 440 1536 105984 24.8367 14.3621 291.412 418.784 749.525 749.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 0.001024 1024 330 1536 768 2.10957 0.688128 2.14256 43.2759 48.3457 48.4656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1600 0.000128 512 500 384 101376 8.51971 3.39558 17.1501 103.299 132.552 132.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 0.000128 1024 140 1536 104448 14.8716 6.82803 114.096 208.455 344.407 344.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 0.000128 512 430 1408 67584 12.0544 3.39968 34.8058 103.314 153.795 153.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1810 6.4e-05 2048 360 1280 276480 43.6636 28.2825 490.062 837.135 1399.28 1399.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1750 3.2e-05 512 160 256 565248 25.9868 13.3465 166.78 418.615 624.917 625.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 3.2e-05 4096 260 1664 443904 337.611 144.457 7252.46 4332.16 12067 12067.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1490 0.000128 2048 180 1408 143360 11.5328 14.377 208.125 418.614 652.73 652.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 0.000512 2048 230 1408 34560 3.46947 44.7674 104.656 152.935 152.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 0.000128 2048 440 1536 105472 24.8567 14.3436 269.736 417.939 727.006 727.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 128 630 0.001024 1024 330 1536 0 0.66224 0.004096 42.1883 42.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1600 0.000128 512 500 384 102400 8.66966 4.07392 15.6322 146.808 175.443 132.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 0.000128 1024 140 1536 104448 14.9579 6.83366 102.228 209.036 333.216 333.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 0.000128 512 430 1408 65536 12.4627 3.40813 29.9791 104.63 150.694 150.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1810 6.4e-05 2048 360 1280 277504 43.6591 28.3832 441.262 838 1351.43 1351.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1750 3.2e-05 512 160 256 565248 25.901 13.3285 166.824 417.643 623.884 624.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 950 3.2e-05 4096 260 1664 444416 338.869 144.663 7230.64 4321.36 12035.9 12036.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1490 0.000128 2048 180 1408 143360 11.526 14.456 191.564 418.528 636.151 636.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 0.000512 2048 230 1408 34560 3.47706 40.9756 104.741 149.236 149.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 0.000128 2048 440 1536 104960 24.7544 14.3274 254.84 415.908 709.959 710.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 0.001024 1024 330 1536 1280 2.0953 0.690176 2.91866 42.0054 47.836 47.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1600 0.000128 512 500 384 102400 8.46531 3.39386 15.002 103.268 130.315 130.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 0.000128 1024 140 1536 102400 14.8169 6.9688 92.0742 206.333 320.35 320.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 900 0.000128 512 430 1408 61440 12.524 3.39469 26.5092 103.277 145.919 146.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1810 6.4e-05 2048 360 1280 276480 43.8086 28.3415 1203.27 838.096 2113.66 2113.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1750 3.2e-05 512 160 256 563200 26.1712 13.3533 163.93 419.041 622.681 622.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 950 3.2e-05 4096 260 1664 445440 337.432 144.529 7273.51 4314.51 12070.3 12070.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1490 0.000128 2048 180 1408 143232 11.534 14.3676 176.897 419.11 621.992 622.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 0.000512 2048 230 1408 34560 3.47811 38.4492 104.895 146.868 146.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 0.000128 2048 440 1536 104448 24.897 14.3301 240.14 416.984 696.486 696.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 630 0.001024 1024 330 1536 0 0.668224 0.006144 41.3447 42.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1600 0.000128 512 500 384 98304 8.71469 4.06797 12.9178 144.705 170.674 128.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 0.000128 1024 140 1536 101376 14.9013 6.79731 84.8244 206.525 313.207 313.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 900 0.000128 512 430 1408 61440 11.8808 3.35258 24.2898 99.2569 138.994 139.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1810 6.4e-05 2048 360 1280 276480 43.814 28.3382 1194.32 837.434 2104.05 2104.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1750 3.2e-05 512 160 256 559104 26.0273 13.283 166.517 416.742 622.764 622.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 950 3.2e-05 4096 260 1664 442368 339.846 144.826 7260.92 4324.43 12070.4 12070.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1490 0.000128 2048 180 1408 143360 11.5283 14.3647 168.062 418.886 612.921 612.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 0.000512 2048 230 1408 34496 3.47651 35.3755 104.733 143.626 143.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 0.000128 2048 440 1536 105728 24.8873 14.3762 236.234 418.844 694.471 694.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 630 0.001024 1024 330 1536 0 0.652576 0.006144 41.7855 42.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1600 0.000128 512 500 384 93184 8.71622 4.01706 12.36 143.043 168.393 126.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 650 0.000128 1024 140 1536 103936 14.7787 6.82336 82.5643 207.115 311.437 311.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 900 0.000128 512 430 1408 57344 11.715 3.25974 21.6315 96.4634 133.286 133.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1810 6.4e-05 2048 360 1280 275968 43.8123 28.3116 1188.77 837.064 2098.09 2098.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1750 3.2e-05 512 160 256 566272 25.8912 13.3475 168.629 418.528 626.582 626.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 950 3.2e-05 4096 260 1664 444416 337.639 144.458 7311.92 4328.1 12122.4 12122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1490 0.000128 2048 180 1408 142848 11.5428 14.3543 158.187 418.284 602.448 602.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 0.000512 2048 230 1408 34304 3.45907 33.4418 104.2 141.142 141.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1220 0.000128 2048 440 1536 104448 25.0277 14.3306 264.392 418.231 722.112 722.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 16 8 128 630 0.001024 1024 330 1536 0 0.668 0.005696 42.9486 43.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1600 0.000128 512 500 384 98304 8.94493 4.07933 32.1574 147.655 193.102 149.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 650 0.000128 1024 140 1536 102400 15.1392 6.83008 77.2428 209.211 308.58 308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 900 0.000128 512 430 1408 49152 12.817 3.34848 17.971 99.2242 133.567 133.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1810 6.4e-05 2048 360 1280 276480 43.6919 28.2645 1182.63 835.615 2090.34 2090.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1750 3.2e-05 512 160 256 565248 25.9063 13.3247 168.37 417.925 625.711 625.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 950 3.2e-05 4096 260 1664 442368 338.37 144.479 7250.99 4308.85 12043 12043.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1490 0.000128 2048 180 1380 144256 11.5671 14.3477 653.782 418.943 1098.72 1098.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 0.000512 2048 230 1380 34496 3.46646 32.7609 104.424 140.694 140.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 0.000128 2048 440 1560 109312 24.644 14.3484 656.778 418.9 1114.81 1114.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 630 0.001024 1024 330 1560 0 0.653248 0.006144 41.7239 42.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1600 0.000128 512 500 360 114688 7.50714 4.02093 43.5241 142.995 198.315 155.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 650 0.000128 1024 140 1500 103936 14.7922 6.81267 72.5678 207.137 301.492 301.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 900 0.000128 512 430 1320 57344 11.7144 3.26605 18.7299 96.4708 130.397 130.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1810 6.4e-05 2048 360 1260 277760 43.7373 28.3505 1434.77 837.085 2344.09 2344.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1750 3.2e-05 512 160 240 580608 25.12 13.3481 162.832 418.466 619.955 620.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 950 3.2e-05 4096 260 1680 455168 328.18 142.56 7069.75 4251.65 11792.5 11792.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1490 0.000128 2048 180 1344 144256 11.5577 14.3452 621.52 419.236 1066.74 1066.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 0.000512 2048 230 1408 34496 3.46957 32.2857 104.725 140.522 140.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 0.000128 2048 440 1536 109312 24.6484 14.3588 623.806 419.199 1082.15 1082.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 630 0.001024 1024 330 1536 0 0.651936 0.005856 41.8376 42.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1600 0.000128 512 500 384 114688 7.50214 4.01885 45.3449 143.177 200.316 157.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 650 0.000128 1024 140 1472 103936 14.7789 6.80966 71.3656 207.379 300.506 300.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 900 0.000128 512 430 1344 57344 11.7261 3.26042 18.7664 96.5401 130.504 130.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1810 6.4e-05 2048 360 1280 275968 43.93 28.2839 1393.14 837.619 2303.11 2303.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1750 3.2e-05 512 160 256 573440 25.575 13.3399 164.917 418.763 622.787 622.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 950 3.2e-05 4096 260 1664 455168 328.142 142.559 6848.82 4256.95 11576.8 11577.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1490 0.000128 2048 180 1350 144480 11.655 14.3896 661.346 418.783 1106.26 1106.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 0.000512 2048 230 1400 34440 3.47283 33.1004 104.66 141.277 141.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 0.000128 2048 440 1550 107520 24.7144 14.5034 655.608 415.746 1110.7 1110.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 630 0.001024 1024 330 1550 0 0.653312 0.005984 41.3904 42.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1600 0.000128 512 500 350 116480 7.62336 4.04157 44.3063 143.971 200.208 158.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 650 0.000128 1024 140 1500 103040 14.6605 6.80173 72.5218 204.955 299.112 299.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 900 0.000128 512 430 1300 53760 12.0182 3.26496 17.4424 96.5765 129.515 129.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1810 6.4e-05 2048 360 1250 277760 43.9196 28.3546 1453.09 836.62 2362.11 2362.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1750 3.2e-05 512 160 200 582400 24.5806 13.2379 135.088 415.186 588.275 588.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 950 3.2e-05 4096 260 1650 456960 327.202 142.14 6886.2 4239.43 11595.3 11595.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1490 0.000128 2048 180 1344 144480 11.6449 14.3812 659.348 418.817 1104.28 1104.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 0.000512 2048 230 1392 34440 3.47069 32.8231 104.608 140.944 141.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 0.000128 2048 440 1536 109760 24.5016 14.3512 669.961 415.771 1124.72 1124.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 630 0.001024 1024 330 1536 0 0.654528 0.0056 41.1565 41.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1600 0.000128 512 500 384 116480 7.62688 4.0385 46.9941 143.744 202.672 160.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 650 0.000128 1024 140 1488 103040 14.6571 6.80269 71.9586 204.977 298.574 298.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 900 0.000128 512 430 1296 53760 12.0131 3.26096 17.3757 96.5863 129.447 129.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1810 6.4e-05 2048 360 1248 277760 43.9023 28.3699 1456.83 836.634 2365.87 2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1750 3.2e-05 512 160 240 582400 24.5603 13.2532 154.637 415.229 607.871 608.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 950 3.2e-05 4096 260 1632 456960 327.338 142.173 6959.15 4256.79 11685.8 11686.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1490 0.000128 2048 180 1344 144896 11.5914 14.3975 635.234 418.621 1079.93 1080.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 0.000512 2048 230 1376 34688 3.47238 36.9205 104.633 145.069 145.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 0.000128 2048 440 1536 111616 24.3708 14.3297 654.912 417.899 1111.64 1111.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 630 0.001024 1024 330 1536 1024 2.0231 0.665024 1.38918 44.3985 48.6027 48.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1600 0.000128 512 500 352 122880 7.51338 3.40774 45.3371 104.619 161.059 161.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 650 0.000128 1024 140 1472 108544 14.6437 6.83517 84.1566 209.037 314.83 314.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 900 0.000128 512 430 1312 73728 11.8606 3.40928 26.217 104.636 146.331 146.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1810 6.4e-05 2048 360 1248 279552 43.802 28.297 1403.99 838.027 2314.26 2314.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 3.2e-05 512 160 224 589824 24.5352 13.3263 145.289 417.66 601.001 601.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 950 3.2e-05 4096 260 1632 460800 325.263 141.869 6747.27 4235.85 11450.6 11450.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1490 0.000128 2048 180 1344 144000 11.5202 14.368 914.962 418.84 1359.77 1359.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 0.000512 2048 230 1376 34080 3.43859 55.3967 104.02 162.898 162.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1220 0.000128 2048 440 1536 107520 24.3493 14.3046 404.101 413.634 856.521 856.632
