Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/test_en_bas/CMDE_moteurs_tb_isim_par.exe -prj D:/test_en_bas/CMDE_moteurs_tb_par.prj work.CMDE_moteurs_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/test_en_bas/netgen/par/CMDE_moteurs_timesim.v" into library work
Parsing VHDL file "D:/test_en_bas/CMDE_moteurs_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module X_BUF
Compiling module ffsrce
Compiling module X_FF
Compiling module X_LUT4(INIT=16'b0100000000)
Compiling module X_INV(LOC="SLICE_X23Y27")
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_XOR2
Compiling module X_ZERO
Compiling module mux
Compiling module X_MUX2
Compiling module X_AND2
Compiling module X_ONE
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX(LOC="BUFGMUX0")
Compiling module X_SRLC16E
Compiling module X_FF(INIT=1'b1)
Compiling module X_SFF(INIT=1'b1)
Compiling module latchsre
Compiling module X_LATCHE
Compiling module X_LATCHE(INIT=1'b1)
Compiling module CMDE_moteurs
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity cmde_moteurs_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Compiled 641 Verilog Units
Built simulation executable D:/test_en_bas/CMDE_moteurs_tb_isim_par.exe
Fuse Memory Usage: 40756 KB
Fuse CPU Usage: 4742 ms
