<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip_pwm</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_pwm_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>07648802</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_pwm_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>07648802</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>500c4d4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/controler_PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/exam2_sequential_logic_edge_detecter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_pwm_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_pwm_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4fbe5737</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/controler_PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/exam2_sequential_logic_edge_detecter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_pwm_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_pwm_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myip_pwm_v1_0/data/myip_pwm.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_pwm_v1_0/data/myip_pwm.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_pwm_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_pwm_v1_0/src/myip_pwm.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_pwm_v1_0/src/myip_pwm.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_pwm_v1_0/src/myip_pwm_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_pwm_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_pwm_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_pwm_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-11-08T01:08:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615304c3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecab0b4_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a20f190_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254df793_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74964d3f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb2868c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13567f29_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7cd3fa_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e935908_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f04c914_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47276fc2_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b071bf_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793f3ef6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b55e37e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5343e68a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e856c9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f192595_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4ba064_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1102b9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@956800a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e11c254_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3501860_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46093aff_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2600dfa3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f9093f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26691f4c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae32719_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339718f0_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e141a3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791efa1b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4204df73_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252f91db_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416a0456_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cf1ed6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63801642_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5890493f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5b439b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df62eb5_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b621305_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fcd036_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4239602f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d166def_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181e2876_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0dd16c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b837b37_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c93406_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d87a31_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecda5c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c8b1a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e98f06_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174e6ccd_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef69c9e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daf21f6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc991f7_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29819821_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af6bfe8_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1f487a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42127919_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7668926b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e374fa_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bfc396_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a3ecad_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c36f885_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c61e75_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dee4100_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6fb4f5_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379960ab_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b1c95f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ec7bed_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35999394_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ad03ce_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fa686d_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f33bd72_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b1f992_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319a6a9e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5853cf14_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6231d99f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5652e95b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1623c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1751c415_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c74542d_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4172f9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f2ebc6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1442ae65_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73408539_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240b165b_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1421fadf_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9451f57_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e799641_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382923ff_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eed08b2_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4378c2a0_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59326b11_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235a8de6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bafaf3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480a2352_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700c42e2_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30603837_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7545d951_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b39708_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726e6b05_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39086936_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b547040_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c079d0_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d63f58_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b81c8c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522a6b46_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_pwm_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="206b0a70"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7875b3f7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8f17b8de"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="aefc7d48"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
