==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'resource/lab3/dct.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.273 ; gain = 45.430
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.273 ; gain = 45.430
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.770 ; gain = 45.926
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'read_data' into 'dct' (resource/lab3/dct.c:85) automatically.
@I [XFORM-602] Inlining function 'write_data' into 'dct' (resource/lab3/dct.c:90) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 94.984 ; gain = 46.141
@I [XFORM-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (resource/lab3/dct.c:13) in function 'dct_1d' for pipelining.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (resource/lab3/dct.c:15) in function 'dct_1d' completely.
@I [XFORM-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
@I [XFORM-101] Partitioning array 'buf_2d_in' (resource/lab3/dct.c:81) in dimension 1 completely.
@I [XFORM-602] Inlining function 'dct_1d.1' into 'dct_2d' (resource/lab3/dct.c:33) automatically.
@I [XFORM-602] Inlining function 'write_data' into 'dct' (resource/lab3/dct.c:90) automatically.
@I [XFORM-602] Inlining function 'dct_1d' into 'dct_2d' (resource/lab3/dct.c:44) automatically.
@I [XFORM-11] Balancing expressions in function 'dct_2d' (resource/lab3/dct.c:23)...16 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 116.172 ; gain = 67.328
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (resource/lab3/dct.c:59:67) in function 'read_data'.
@I [XFORM-541] Flattening a loop nest 'Row_DCT_Loop' (resource/lab3/dct.c:32:66) in function 'dct_2d'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (resource/lab3/dct.c:38:1) in function 'dct_2d'.
@W [XFORM-542] Cannot flatten a loop nest 'Col_DCT_Loop' (resource/lab3/dct.c:43:67) in function 'dct_2d' : 
               the outer loop is not a perfect loop.
@I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (resource/lab3/dct.c:49:1) in function 'dct_2d'.
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (resource/lab3/dct.c:71:67) in function 'dct'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 129.133 ; gain = 80.289
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@W [SYN-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 2.96 seconds; current allocated memory: 95.949 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.042 seconds; current allocated memory: 95.976 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
@W [SCHED-69] Unable to schedule 'load' operation ('in_block_0_load_5') on array 'in_block_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 7.
@I [SCHED-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (10.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_7_i5', resource/lab3/dct.c:17->resource/lab3/dct.c:44) (3.36 ns)
	'add' operation ('tmp5', resource/lab3/dct.c:19->resource/lab3/dct.c:44) (3.02 ns)
	'add' operation ('tmp11', resource/lab3/dct.c:19->resource/lab3/dct.c:44) (2.44 ns)
	'add' operation ('tmp_3_i1', resource/lab3/dct.c:19->resource/lab3/dct.c:44) (1.97 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.172 seconds; current allocated memory: 99.376 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.123 seconds; current allocated memory: 99.254 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.127 seconds; current allocated memory: 99.439 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.074 seconds; current allocated memory: 99.364 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'read_data'.
@I [HLS-111]  Elapsed time: 0.084 seconds; current allocated memory: 99.382 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_0' to 'dct_2d_dct_coeff_bkb' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_1' to 'dct_2d_dct_coeff_cud' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_2' to 'dct_2d_dct_coeff_dEe' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_3' to 'dct_2d_dct_coeff_eOg' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_4' to 'dct_2d_dct_coeff_fYi' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_5' to 'dct_2d_dct_coeff_g8j' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_6' to 'dct_2d_dct_coeff_hbi' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_2d_dct_coeff_table_7' to 'dct_2d_dct_coeff_ibs' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mul_mul_16s_15s_29_1' to 'dct_mul_mul_16s_1jbC' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_14ns_29s_29_1' to 'dct_mac_muladd_16kbM' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_15s_29s_29_1' to 'dct_mac_muladd_16lbW' due to the length limit 20
@I [SYN-210] Renamed object name 'dct_mac_muladd_16s_15s_14ns_29_1' to 'dct_mac_muladd_16mb6' due to the length limit 20
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16kbM': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16lbW': 6 instance(s).
@I [RTGEN-100] Generating core module 'dct_mac_muladd_16mb6': 2 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_mul_16s_1jbC': 6 instance(s).
@I [RTGEN-100] Generating core module 'dct_mux_83_16_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dct_2d'.
@I [HLS-111]  Elapsed time: 0.187 seconds; current allocated memory: 101.301 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111]  Elapsed time: 0.518 seconds; current allocated memory: 103.150 MB.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_bkb_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_cud_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_dEe_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_eOg_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_fYi_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_g8j_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_hbi_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'dct_2d_dct_coeff_ibs_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'dct_2d_dst_assign_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_2d_col_inbuf_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_0_ram' using distributed RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 147.926 ; gain = 99.082
@I [SYSC-301] Generating SystemC RTL for dct.
@I [VHDL-304] Generating VHDL RTL for dct.
@I [VLOG-307] Generating Verilog RTL for dct.
@I [HLS-112] Total elapsed time: 5.328 seconds; peak allocated memory: 103.150 MB.
