INTSTYLE=ise
INFILE=C:\VHDL\lab2\adder_for_test.ncd
OUTFILE=C:\VHDL\lab2\adder_for_test.bit
FAMILY=Spartan6
PART=xc6slx9-3ftg256
WORKINGDIR=C:\VHDL\lab2
LICENSE=WebPack
USER_INFO=__0_0_0
