{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 11:44:10 2009 " "Info: Processing started: Wed Jul 08 11:44:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[18\] register DATA_PATH:DP\|Registrador:CPP\|guarda\[17\] 43.04 MHz 23.236 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.04 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[18\]\" and destination register \"DATA_PATH:DP\|Registrador:CPP\|guarda\[17\]\" (period= 23.236 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.424 ns + Longest register register " "Info: + Longest register to register delay is 11.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 1 REG LCFF_X22_Y10_N3 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N3; Fanout = 26; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.228 ns) 0.526 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X22_Y10_N16 33 " "Info: 2: + IC(0.298 ns) + CELL(0.228 ns) = 0.526 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 33; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.346 ns) 2.398 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~5724 3 COMB LCCOMB_X22_Y10_N12 3 " "Info: 3: + IC(1.526 ns) + CELL(0.346 ns) = 2.398 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 3; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~5724'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[0]~5724 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.272 ns) 3.464 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~5727 4 COMB LCCOMB_X23_Y9_N24 2 " "Info: 4: + IC(0.794 ns) + CELL(0.272 ns) = 3.464 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~5727'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { DATA_PATH:DP|MDR:mdr|A[0]~5724 DATA_PATH:DP|MDR:mdr|A[0]~5727 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.309 ns) 4.376 ns DATA_PATH:DP\|ALU:ULA\|Add0~450 5 COMB LCCOMB_X23_Y11_N0 2 " "Info: 5: + IC(0.603 ns) + CELL(0.309 ns) = 4.376 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~450'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~450 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.411 ns DATA_PATH:DP\|ALU:ULA\|Add0~454 6 COMB LCCOMB_X23_Y11_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.411 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~454'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~450 DATA_PATH:DP|ALU:ULA|Add0~454 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.536 ns DATA_PATH:DP\|ALU:ULA\|Add0~457 7 COMB LCCOMB_X23_Y11_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 4.536 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~457'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~454 DATA_PATH:DP|ALU:ULA|Add0~457 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.228 ns) 5.437 ns DATA_PATH:DP\|ALU:ULA\|Add1~9128 8 COMB LCCOMB_X23_Y7_N24 2 " "Info: 8: + IC(0.673 ns) + CELL(0.228 ns) = 5.437 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9128'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { DATA_PATH:DP|ALU:ULA|Add0~457 DATA_PATH:DP|ALU:ULA|Add1~9128 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.309 ns) 6.604 ns DATA_PATH:DP\|ALU:ULA\|Add1~9146 9 COMB LCCOMB_X27_Y11_N6 2 " "Info: 9: + IC(0.858 ns) + CELL(0.309 ns) = 6.604 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9146'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { DATA_PATH:DP|ALU:ULA|Add1~9128 DATA_PATH:DP|ALU:ULA|Add1~9146 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.639 ns DATA_PATH:DP\|ALU:ULA\|Add1~9150 10 COMB LCCOMB_X27_Y11_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.639 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.674 ns DATA_PATH:DP\|ALU:ULA\|Add1~9154 11 COMB LCCOMB_X27_Y11_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.674 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9154'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.709 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 12 COMB LCCOMB_X27_Y11_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.709 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.805 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 13 COMB LCCOMB_X27_Y11_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 6.805 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.840 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 14 COMB LCCOMB_X27_Y11_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.840 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.875 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 15 COMB LCCOMB_X27_Y11_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.875 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.910 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 16 COMB LCCOMB_X27_Y11_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.910 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.945 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 17 COMB LCCOMB_X27_Y11_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.945 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.980 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 18 COMB LCCOMB_X27_Y11_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.980 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.015 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 19 COMB LCCOMB_X27_Y11_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.015 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.050 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 20 COMB LCCOMB_X27_Y11_N28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.050 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 7.250 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 21 COMB LCCOMB_X27_Y11_N30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.200 ns) = 7.250 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.285 ns DATA_PATH:DP\|ALU:ULA\|Add1~9198 22 COMB LCCOMB_X27_Y10_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.285 ns; Loc. = LCCOMB_X27_Y10_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.320 ns DATA_PATH:DP\|ALU:ULA\|Add1~9202 23 COMB LCCOMB_X27_Y10_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.320 ns; Loc. = LCCOMB_X27_Y10_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.355 ns DATA_PATH:DP\|ALU:ULA\|Add1~9206 24 COMB LCCOMB_X27_Y10_N4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.355 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.480 ns DATA_PATH:DP\|ALU:ULA\|Add1~9209 25 COMB LCCOMB_X27_Y10_N6 1 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 7.480 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9209'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9209 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.228 ns) 8.325 ns DATA_PATH:DP\|ALU:ULA\|R\[18\]~14077 26 COMB LCCOMB_X26_Y11_N8 4 " "Info: 26: + IC(0.617 ns) + CELL(0.228 ns) = 8.325 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[18\]~14077'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { DATA_PATH:DP|ALU:ULA|Add1~9209 DATA_PATH:DP|ALU:ULA|R[18]~14077 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.053 ns) 9.515 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector13~28 27 COMB LCCOMB_X26_Y8_N6 5 " "Info: 27: + IC(1.137 ns) + CELL(0.053 ns) = 9.515 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector13~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { DATA_PATH:DP|ALU:ULA|R[18]~14077 DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.053 ns) 9.890 ns DATA_PATH:DP\|Registrador:H\|guarda~1203 28 COMB LCCOMB_X26_Y8_N0 7 " "Info: 28: + IC(0.322 ns) + CELL(0.053 ns) = 9.890 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1203'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 DATA_PATH:DP|Registrador:H|guarda~1203 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.309 ns) 11.424 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[17\] 29 REG LCFF_X21_Y8_N3 2 " "Info: 29: + IC(1.225 ns) + CELL(0.309 ns) = 11.424 ns; Loc. = LCFF_X21_Y8_N3; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[17\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { DATA_PATH:DP|Registrador:H|guarda~1203 DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.371 ns ( 29.51 % ) " "Info: Total cell delay = 3.371 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.053 ns ( 70.49 % ) " "Info: Total interconnect delay = 8.053 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.424 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[0]~5724 DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~450 DATA_PATH:DP|ALU:ULA|Add0~454 DATA_PATH:DP|ALU:ULA|Add0~457 DATA_PATH:DP|ALU:ULA|Add1~9128 DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9209 DATA_PATH:DP|ALU:ULA|R[18]~14077 DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 DATA_PATH:DP|Registrador:H|guarda~1203 DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.424 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[0]~5724 {} DATA_PATH:DP|MDR:mdr|A[0]~5727 {} DATA_PATH:DP|ALU:ULA|Add0~450 {} DATA_PATH:DP|ALU:ULA|Add0~454 {} DATA_PATH:DP|ALU:ULA|Add0~457 {} DATA_PATH:DP|ALU:ULA|Add1~9128 {} DATA_PATH:DP|ALU:ULA|Add1~9146 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9209 {} DATA_PATH:DP|ALU:ULA|R[18]~14077 {} DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 {} DATA_PATH:DP|Registrador:H|guarda~1203 {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.298ns 1.526ns 0.794ns 0.603ns 0.000ns 0.000ns 0.673ns 0.858ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.617ns 1.137ns 0.322ns 1.225ns } { 0.000ns 0.228ns 0.346ns 0.272ns 0.309ns 0.035ns 0.125ns 0.228ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1510 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1510; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[17\] 3 REG LCFF_X21_Y8_N3 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X21_Y8_N3; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[17\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1510 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1510; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns ROM:inst3\|NEXT_INSTRUCT\[18\] 3 REG LCFF_X22_Y10_N3 26 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X22_Y10_N3; Fanout = 26; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.424 ns" { ROM:inst3|NEXT_INSTRUCT[18] DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[0]~5724 DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~450 DATA_PATH:DP|ALU:ULA|Add0~454 DATA_PATH:DP|ALU:ULA|Add0~457 DATA_PATH:DP|ALU:ULA|Add1~9128 DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9209 DATA_PATH:DP|ALU:ULA|R[18]~14077 DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 DATA_PATH:DP|Registrador:H|guarda~1203 DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.424 ns" { ROM:inst3|NEXT_INSTRUCT[18] {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[0]~5724 {} DATA_PATH:DP|MDR:mdr|A[0]~5727 {} DATA_PATH:DP|ALU:ULA|Add0~450 {} DATA_PATH:DP|ALU:ULA|Add0~454 {} DATA_PATH:DP|ALU:ULA|Add0~457 {} DATA_PATH:DP|ALU:ULA|Add1~9128 {} DATA_PATH:DP|ALU:ULA|Add1~9146 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9209 {} DATA_PATH:DP|ALU:ULA|R[18]~14077 {} DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 {} DATA_PATH:DP|Registrador:H|guarda~1203 {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.298ns 1.526ns 0.794ns 0.603ns 0.000ns 0.000ns 0.673ns 0.858ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.617ns 1.137ns 0.322ns 1.225ns } { 0.000ns 0.228ns 0.346ns 0.272ns 0.309ns 0.035ns 0.125ns 0.228ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[18] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|Registrador:CPP\|guarda\[17\] reset clk 14.871 ns register " "Info: tsu for register \"DATA_PATH:DP\|Registrador:CPP\|guarda\[17\]\" (data pin = \"reset\", clock pin = \"clk\") is 14.871 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.251 ns + Longest pin register " "Info: + Longest pin to register delay is 17.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M2 177 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 177; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.143 ns) + CELL(0.346 ns) 6.353 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X22_Y10_N16 33 " "Info: 2: + IC(5.143 ns) + CELL(0.346 ns) = 6.353 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 33; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.346 ns) 8.225 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~5724 3 COMB LCCOMB_X22_Y10_N12 3 " "Info: 3: + IC(1.526 ns) + CELL(0.346 ns) = 8.225 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 3; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~5724'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[0]~5724 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.272 ns) 9.291 ns DATA_PATH:DP\|MDR:mdr\|A\[0\]~5727 4 COMB LCCOMB_X23_Y9_N24 2 " "Info: 4: + IC(0.794 ns) + CELL(0.272 ns) = 9.291 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[0\]~5727'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { DATA_PATH:DP|MDR:mdr|A[0]~5724 DATA_PATH:DP|MDR:mdr|A[0]~5727 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.309 ns) 10.203 ns DATA_PATH:DP\|ALU:ULA\|Add0~450 5 COMB LCCOMB_X23_Y11_N0 2 " "Info: 5: + IC(0.603 ns) + CELL(0.309 ns) = 10.203 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~450'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~450 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.238 ns DATA_PATH:DP\|ALU:ULA\|Add0~454 6 COMB LCCOMB_X23_Y11_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 10.238 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~454'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~450 DATA_PATH:DP|ALU:ULA|Add0~454 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.363 ns DATA_PATH:DP\|ALU:ULA\|Add0~457 7 COMB LCCOMB_X23_Y11_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 10.363 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~457'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~454 DATA_PATH:DP|ALU:ULA|Add0~457 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.228 ns) 11.264 ns DATA_PATH:DP\|ALU:ULA\|Add1~9128 8 COMB LCCOMB_X23_Y7_N24 2 " "Info: 8: + IC(0.673 ns) + CELL(0.228 ns) = 11.264 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9128'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { DATA_PATH:DP|ALU:ULA|Add0~457 DATA_PATH:DP|ALU:ULA|Add1~9128 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.309 ns) 12.431 ns DATA_PATH:DP\|ALU:ULA\|Add1~9146 9 COMB LCCOMB_X27_Y11_N6 2 " "Info: 9: + IC(0.858 ns) + CELL(0.309 ns) = 12.431 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9146'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { DATA_PATH:DP|ALU:ULA|Add1~9128 DATA_PATH:DP|ALU:ULA|Add1~9146 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.466 ns DATA_PATH:DP\|ALU:ULA\|Add1~9150 10 COMB LCCOMB_X27_Y11_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 12.466 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.501 ns DATA_PATH:DP\|ALU:ULA\|Add1~9154 11 COMB LCCOMB_X27_Y11_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 12.501 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9154'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.536 ns DATA_PATH:DP\|ALU:ULA\|Add1~9158 12 COMB LCCOMB_X27_Y11_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 12.536 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9158'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.632 ns DATA_PATH:DP\|ALU:ULA\|Add1~9162 13 COMB LCCOMB_X27_Y11_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 12.632 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.667 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 14 COMB LCCOMB_X27_Y11_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.667 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.702 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 15 COMB LCCOMB_X27_Y11_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.702 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.737 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 16 COMB LCCOMB_X27_Y11_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 12.737 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.772 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 17 COMB LCCOMB_X27_Y11_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 12.772 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.807 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 18 COMB LCCOMB_X27_Y11_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 12.807 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.842 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 19 COMB LCCOMB_X27_Y11_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 12.842 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.877 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 20 COMB LCCOMB_X27_Y11_N28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 12.877 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 13.077 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 21 COMB LCCOMB_X27_Y11_N30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.200 ns) = 13.077 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.112 ns DATA_PATH:DP\|ALU:ULA\|Add1~9198 22 COMB LCCOMB_X27_Y10_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 13.112 ns; Loc. = LCCOMB_X27_Y10_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.147 ns DATA_PATH:DP\|ALU:ULA\|Add1~9202 23 COMB LCCOMB_X27_Y10_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 13.147 ns; Loc. = LCCOMB_X27_Y10_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.182 ns DATA_PATH:DP\|ALU:ULA\|Add1~9206 24 COMB LCCOMB_X27_Y10_N4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 13.182 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.307 ns DATA_PATH:DP\|ALU:ULA\|Add1~9209 25 COMB LCCOMB_X27_Y10_N6 1 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 13.307 ns; Loc. = LCCOMB_X27_Y10_N6; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9209'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9209 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.228 ns) 14.152 ns DATA_PATH:DP\|ALU:ULA\|R\[18\]~14077 26 COMB LCCOMB_X26_Y11_N8 4 " "Info: 26: + IC(0.617 ns) + CELL(0.228 ns) = 14.152 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[18\]~14077'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { DATA_PATH:DP|ALU:ULA|Add1~9209 DATA_PATH:DP|ALU:ULA|R[18]~14077 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.053 ns) 15.342 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector13~28 27 COMB LCCOMB_X26_Y8_N6 5 " "Info: 27: + IC(1.137 ns) + CELL(0.053 ns) = 15.342 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector13~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { DATA_PATH:DP|ALU:ULA|R[18]~14077 DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.053 ns) 15.717 ns DATA_PATH:DP\|Registrador:H\|guarda~1203 28 COMB LCCOMB_X26_Y8_N0 7 " "Info: 28: + IC(0.322 ns) + CELL(0.053 ns) = 15.717 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1203'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 DATA_PATH:DP|Registrador:H|guarda~1203 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.309 ns) 17.251 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[17\] 29 REG LCFF_X21_Y8_N3 2 " "Info: 29: + IC(1.225 ns) + CELL(0.309 ns) = 17.251 ns; Loc. = LCFF_X21_Y8_N3; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[17\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { DATA_PATH:DP|Registrador:H|guarda~1203 DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.353 ns ( 25.23 % ) " "Info: Total cell delay = 4.353 ns ( 25.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.898 ns ( 74.77 % ) " "Info: Total interconnect delay = 12.898 ns ( 74.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.251 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[0]~5724 DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~450 DATA_PATH:DP|ALU:ULA|Add0~454 DATA_PATH:DP|ALU:ULA|Add0~457 DATA_PATH:DP|ALU:ULA|Add1~9128 DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9209 DATA_PATH:DP|ALU:ULA|R[18]~14077 DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 DATA_PATH:DP|Registrador:H|guarda~1203 DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.251 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[0]~5724 {} DATA_PATH:DP|MDR:mdr|A[0]~5727 {} DATA_PATH:DP|ALU:ULA|Add0~450 {} DATA_PATH:DP|ALU:ULA|Add0~454 {} DATA_PATH:DP|ALU:ULA|Add0~457 {} DATA_PATH:DP|ALU:ULA|Add1~9128 {} DATA_PATH:DP|ALU:ULA|Add1~9146 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9209 {} DATA_PATH:DP|ALU:ULA|R[18]~14077 {} DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 {} DATA_PATH:DP|Registrador:H|guarda~1203 {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 5.143ns 1.526ns 0.794ns 0.603ns 0.000ns 0.000ns 0.673ns 0.858ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.617ns 1.137ns 0.322ns 1.225ns } { 0.000ns 0.864ns 0.346ns 0.346ns 0.272ns 0.309ns 0.035ns 0.125ns 0.228ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1510 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1510; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns DATA_PATH:DP\|Registrador:CPP\|guarda\[17\] 3 REG LCFF_X21_Y8_N3 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X21_Y8_N3; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:CPP\|guarda\[17\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.251 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[0]~5724 DATA_PATH:DP|MDR:mdr|A[0]~5727 DATA_PATH:DP|ALU:ULA|Add0~450 DATA_PATH:DP|ALU:ULA|Add0~454 DATA_PATH:DP|ALU:ULA|Add0~457 DATA_PATH:DP|ALU:ULA|Add1~9128 DATA_PATH:DP|ALU:ULA|Add1~9146 DATA_PATH:DP|ALU:ULA|Add1~9150 DATA_PATH:DP|ALU:ULA|Add1~9154 DATA_PATH:DP|ALU:ULA|Add1~9158 DATA_PATH:DP|ALU:ULA|Add1~9162 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9209 DATA_PATH:DP|ALU:ULA|R[18]~14077 DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 DATA_PATH:DP|Registrador:H|guarda~1203 DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.251 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[0]~5724 {} DATA_PATH:DP|MDR:mdr|A[0]~5727 {} DATA_PATH:DP|ALU:ULA|Add0~450 {} DATA_PATH:DP|ALU:ULA|Add0~454 {} DATA_PATH:DP|ALU:ULA|Add0~457 {} DATA_PATH:DP|ALU:ULA|Add1~9128 {} DATA_PATH:DP|ALU:ULA|Add1~9146 {} DATA_PATH:DP|ALU:ULA|Add1~9150 {} DATA_PATH:DP|ALU:ULA|Add1~9154 {} DATA_PATH:DP|ALU:ULA|Add1~9158 {} DATA_PATH:DP|ALU:ULA|Add1~9162 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9209 {} DATA_PATH:DP|ALU:ULA|R[18]~14077 {} DATA_PATH:DP|Deslocador:DESLOC|Selector13~28 {} DATA_PATH:DP|Registrador:H|guarda~1203 {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 5.143ns 1.526ns 0.794ns 0.603ns 0.000ns 0.000ns 0.673ns 0.858ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.617ns 1.137ns 0.322ns 1.225ns } { 0.000ns 0.864ns 0.346ns 0.346ns 0.272ns 0.309ns 0.035ns 0.125ns 0.228ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:CPP|guarda[17] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:CPP|guarda[17] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C\[22\] ROM:inst3\|NEXT_INSTRUCT\[16\] 16.400 ns register " "Info: tco from clock \"clk\" to destination pin \"C\[22\]\" through register \"ROM:inst3\|NEXT_INSTRUCT\[16\]\" is 16.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1510 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1510; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns ROM:inst3\|NEXT_INSTRUCT\[16\] 3 REG LCFF_X22_Y10_N23 26 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X22_Y10_N23; Fanout = 26; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[16] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[16] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.826 ns + Longest register pin " "Info: + Longest register to pin delay is 13.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[16\] 1 REG LCFF_X22_Y10_N23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N23; Fanout = 26; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[16] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.346 ns) 0.654 ns DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1491 2 COMB LCCOMB_X22_Y10_N2 35 " "Info: 2: + IC(0.308 ns) + CELL(0.346 ns) = 0.654 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 35; COMB Node = 'DATA_PATH:DP\|DecodificadorA:DecA\|Decoder0~1491'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ROM:inst3|NEXT_INSTRUCT[16] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 } "NODE_NAME" } } { "DecodificadorA.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/DecodificadorA.sv" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.346 ns) 2.753 ns DATA_PATH:DP\|MDR:mdr\|A\[10\]~5683 3 COMB LCCOMB_X25_Y8_N6 2 " "Info: 3: + IC(1.753 ns) + CELL(0.346 ns) = 2.753 ns; Loc. = LCCOMB_X25_Y8_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[10\]~5683'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[10]~5683 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.154 ns) 4.372 ns DATA_PATH:DP\|MDR:mdr\|A\[10\]~5687 4 COMB LCCOMB_X22_Y11_N20 7 " "Info: 4: + IC(1.465 ns) + CELL(0.154 ns) = 4.372 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[10\]~5687'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { DATA_PATH:DP|MDR:mdr|A[10]~5683 DATA_PATH:DP|MDR:mdr|A[10]~5687 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.309 ns) 4.992 ns DATA_PATH:DP\|ALU:ULA\|Add0~490 5 COMB LCCOMB_X23_Y11_N20 2 " "Info: 5: + IC(0.311 ns) + CELL(0.309 ns) = 4.992 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~490'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { DATA_PATH:DP|MDR:mdr|A[10]~5687 DATA_PATH:DP|ALU:ULA|Add0~490 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.027 ns DATA_PATH:DP\|ALU:ULA\|Add0~494 6 COMB LCCOMB_X23_Y11_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.027 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~494'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~490 DATA_PATH:DP|ALU:ULA|Add0~494 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.062 ns DATA_PATH:DP\|ALU:ULA\|Add0~498 7 COMB LCCOMB_X23_Y11_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.062 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~498'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~494 DATA_PATH:DP|ALU:ULA|Add0~498 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.097 ns DATA_PATH:DP\|ALU:ULA\|Add0~502 8 COMB LCCOMB_X23_Y11_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.097 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~502'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~498 DATA_PATH:DP|ALU:ULA|Add0~502 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.132 ns DATA_PATH:DP\|ALU:ULA\|Add0~506 9 COMB LCCOMB_X23_Y11_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.132 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~506'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~502 DATA_PATH:DP|ALU:ULA|Add0~506 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 5.300 ns DATA_PATH:DP\|ALU:ULA\|Add0~510 10 COMB LCCOMB_X23_Y11_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.168 ns) = 5.300 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.335 ns DATA_PATH:DP\|ALU:ULA\|Add0~514 11 COMB LCCOMB_X23_Y10_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~514'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.370 ns DATA_PATH:DP\|ALU:ULA\|Add0~518 12 COMB LCCOMB_X23_Y10_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.370 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~518'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.405 ns DATA_PATH:DP\|ALU:ULA\|Add0~522 13 COMB LCCOMB_X23_Y10_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.405 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~522'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.440 ns DATA_PATH:DP\|ALU:ULA\|Add0~526 14 COMB LCCOMB_X23_Y10_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.440 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~526'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.475 ns DATA_PATH:DP\|ALU:ULA\|Add0~530 15 COMB LCCOMB_X23_Y10_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 5.475 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~530'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.600 ns DATA_PATH:DP\|ALU:ULA\|Add0~533 16 COMB LCCOMB_X23_Y10_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.125 ns) = 5.600 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~533'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.053 ns) 6.529 ns DATA_PATH:DP\|ALU:ULA\|Add1~9109 17 COMB LCCOMB_X22_Y6_N20 2 " "Info: 17: + IC(0.876 ns) + CELL(0.053 ns) = 6.529 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.350 ns) 7.676 ns DATA_PATH:DP\|ALU:ULA\|Add1~9222 18 COMB LCCOMB_X27_Y10_N12 2 " "Info: 18: + IC(0.797 ns) + CELL(0.350 ns) = 7.676 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9222'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 7.885 ns DATA_PATH:DP\|ALU:ULA\|Add1~9226 19 COMB LCCOMB_X27_Y10_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.209 ns) = 7.885 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9226'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.010 ns DATA_PATH:DP\|ALU:ULA\|Add1~9229 20 COMB LCCOMB_X27_Y9_N0 1 " "Info: 20: + IC(0.000 ns) + CELL(0.125 ns) = 8.010 ns; Loc. = LCCOMB_X27_Y9_N0; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9229'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.053 ns) 8.850 ns DATA_PATH:DP\|ALU:ULA\|R\[23\]~14057 21 COMB LCCOMB_X26_Y10_N28 7 " "Info: 21: + IC(0.787 ns) + CELL(0.053 ns) = 8.850 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 7; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[23\]~14057'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14057 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.053 ns) 9.300 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector8~28 22 COMB LCCOMB_X26_Y10_N6 5 " "Info: 22: + IC(0.397 ns) + CELL(0.053 ns) = 9.300 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector8~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { DATA_PATH:DP|ALU:ULA|R[23]~14057 DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.144 ns) 13.826 ns C\[22\] 23 PIN PIN_N21 0 " "Info: 23: + IC(2.382 ns) + CELL(2.144 ns) = 13.826 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'C\[22\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 C[22] } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1160 3464 3640 1176 "C\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.750 ns ( 34.36 % ) " "Info: Total cell delay = 4.750 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.076 ns ( 65.64 % ) " "Info: Total interconnect delay = 9.076 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.826 ns" { ROM:inst3|NEXT_INSTRUCT[16] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[10]~5683 DATA_PATH:DP|MDR:mdr|A[10]~5687 DATA_PATH:DP|ALU:ULA|Add0~490 DATA_PATH:DP|ALU:ULA|Add0~494 DATA_PATH:DP|ALU:ULA|Add0~498 DATA_PATH:DP|ALU:ULA|Add0~502 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14057 DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 C[22] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.826 ns" { ROM:inst3|NEXT_INSTRUCT[16] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 {} DATA_PATH:DP|MDR:mdr|A[10]~5683 {} DATA_PATH:DP|MDR:mdr|A[10]~5687 {} DATA_PATH:DP|ALU:ULA|Add0~490 {} DATA_PATH:DP|ALU:ULA|Add0~494 {} DATA_PATH:DP|ALU:ULA|Add0~498 {} DATA_PATH:DP|ALU:ULA|Add0~502 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9229 {} DATA_PATH:DP|ALU:ULA|R[23]~14057 {} DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 {} C[22] {} } { 0.000ns 0.308ns 1.753ns 1.465ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.876ns 0.797ns 0.000ns 0.000ns 0.787ns 0.397ns 2.382ns } { 0.000ns 0.346ns 0.346ns 0.154ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.350ns 0.209ns 0.125ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[16] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.826 ns" { ROM:inst3|NEXT_INSTRUCT[16] DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 DATA_PATH:DP|MDR:mdr|A[10]~5683 DATA_PATH:DP|MDR:mdr|A[10]~5687 DATA_PATH:DP|ALU:ULA|Add0~490 DATA_PATH:DP|ALU:ULA|Add0~494 DATA_PATH:DP|ALU:ULA|Add0~498 DATA_PATH:DP|ALU:ULA|Add0~502 DATA_PATH:DP|ALU:ULA|Add0~506 DATA_PATH:DP|ALU:ULA|Add0~510 DATA_PATH:DP|ALU:ULA|Add0~514 DATA_PATH:DP|ALU:ULA|Add0~518 DATA_PATH:DP|ALU:ULA|Add0~522 DATA_PATH:DP|ALU:ULA|Add0~526 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14057 DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 C[22] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.826 ns" { ROM:inst3|NEXT_INSTRUCT[16] {} DATA_PATH:DP|DecodificadorA:DecA|Decoder0~1491 {} DATA_PATH:DP|MDR:mdr|A[10]~5683 {} DATA_PATH:DP|MDR:mdr|A[10]~5687 {} DATA_PATH:DP|ALU:ULA|Add0~490 {} DATA_PATH:DP|ALU:ULA|Add0~494 {} DATA_PATH:DP|ALU:ULA|Add0~498 {} DATA_PATH:DP|ALU:ULA|Add0~502 {} DATA_PATH:DP|ALU:ULA|Add0~506 {} DATA_PATH:DP|ALU:ULA|Add0~510 {} DATA_PATH:DP|ALU:ULA|Add0~514 {} DATA_PATH:DP|ALU:ULA|Add0~518 {} DATA_PATH:DP|ALU:ULA|Add0~522 {} DATA_PATH:DP|ALU:ULA|Add0~526 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9229 {} DATA_PATH:DP|ALU:ULA|R[23]~14057 {} DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 {} C[22] {} } { 0.000ns 0.308ns 1.753ns 1.465ns 0.311ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.876ns 0.797ns 0.000ns 0.000ns 0.787ns 0.397ns 2.382ns } { 0.000ns 0.346ns 0.346ns 0.154ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.350ns 0.209ns 0.125ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset C\[22\] 19.484 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"C\[22\]\" is 19.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M2 177 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 177; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.143 ns) + CELL(0.346 ns) 6.353 ns DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31 2 COMB LCCOMB_X22_Y10_N16 33 " "Info: 2: + IC(5.143 ns) + CELL(0.346 ns) = 6.353 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 33; COMB Node = 'DATA_PATH:DP\|MBR:mbr\|saidaMBR\[3\]\[7\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 } "NODE_NAME" } } { "MBR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MBR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.366 ns) 8.645 ns DATA_PATH:DP\|MDR:mdr\|A\[20\]~5633 3 COMB LCCOMB_X21_Y10_N6 1 " "Info: 3: + IC(1.926 ns) + CELL(0.366 ns) = 8.645 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 1; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[20\]~5633'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[20]~5633 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.272 ns) 9.569 ns DATA_PATH:DP\|MDR:mdr\|A\[20\]~5636 4 COMB LCCOMB_X21_Y13_N0 2 " "Info: 4: + IC(0.652 ns) + CELL(0.272 ns) = 9.569 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 2; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[20\]~5636'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { DATA_PATH:DP|MDR:mdr|A[20]~5633 DATA_PATH:DP|MDR:mdr|A[20]~5636 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 9.835 ns DATA_PATH:DP\|MDR:mdr\|A\[20\]~5637 5 COMB LCCOMB_X21_Y13_N22 7 " "Info: 5: + IC(0.213 ns) + CELL(0.053 ns) = 9.835 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 7; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|A\[20\]~5637'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { DATA_PATH:DP|MDR:mdr|A[20]~5636 DATA_PATH:DP|MDR:mdr|A[20]~5637 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.309 ns) 11.133 ns DATA_PATH:DP\|ALU:ULA\|Add0~530 6 COMB LCCOMB_X23_Y10_N8 2 " "Info: 6: + IC(0.989 ns) + CELL(0.309 ns) = 11.133 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~530'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { DATA_PATH:DP|MDR:mdr|A[20]~5637 DATA_PATH:DP|ALU:ULA|Add0~530 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.258 ns DATA_PATH:DP\|ALU:ULA\|Add0~533 7 COMB LCCOMB_X23_Y10_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 11.258 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~533'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.053 ns) 12.187 ns DATA_PATH:DP\|ALU:ULA\|Add1~9109 8 COMB LCCOMB_X22_Y6_N20 2 " "Info: 8: + IC(0.876 ns) + CELL(0.053 ns) = 12.187 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.350 ns) 13.334 ns DATA_PATH:DP\|ALU:ULA\|Add1~9222 9 COMB LCCOMB_X27_Y10_N12 2 " "Info: 9: + IC(0.797 ns) + CELL(0.350 ns) = 13.334 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9222'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.209 ns) 13.543 ns DATA_PATH:DP\|ALU:ULA\|Add1~9226 10 COMB LCCOMB_X27_Y10_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.209 ns) = 13.543 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9226'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.209 ns" { DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.668 ns DATA_PATH:DP\|ALU:ULA\|Add1~9229 11 COMB LCCOMB_X27_Y9_N0 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 13.668 ns; Loc. = LCCOMB_X27_Y9_N0; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9229'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.053 ns) 14.508 ns DATA_PATH:DP\|ALU:ULA\|R\[23\]~14057 12 COMB LCCOMB_X26_Y10_N28 7 " "Info: 12: + IC(0.787 ns) + CELL(0.053 ns) = 14.508 ns; Loc. = LCCOMB_X26_Y10_N28; Fanout = 7; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[23\]~14057'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14057 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.053 ns) 14.958 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector8~28 13 COMB LCCOMB_X26_Y10_N6 5 " "Info: 13: + IC(0.397 ns) + CELL(0.053 ns) = 14.958 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector8~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { DATA_PATH:DP|ALU:ULA|R[23]~14057 DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.144 ns) 19.484 ns C\[22\] 14 PIN PIN_N21 0 " "Info: 14: + IC(2.382 ns) + CELL(2.144 ns) = 19.484 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'C\[22\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 C[22] } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1160 3464 3640 1176 "C\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.322 ns ( 27.31 % ) " "Info: Total cell delay = 5.322 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.162 ns ( 72.69 % ) " "Info: Total interconnect delay = 14.162 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.484 ns" { reset DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 DATA_PATH:DP|MDR:mdr|A[20]~5633 DATA_PATH:DP|MDR:mdr|A[20]~5636 DATA_PATH:DP|MDR:mdr|A[20]~5637 DATA_PATH:DP|ALU:ULA|Add0~530 DATA_PATH:DP|ALU:ULA|Add0~533 DATA_PATH:DP|ALU:ULA|Add1~9109 DATA_PATH:DP|ALU:ULA|Add1~9222 DATA_PATH:DP|ALU:ULA|Add1~9226 DATA_PATH:DP|ALU:ULA|Add1~9229 DATA_PATH:DP|ALU:ULA|R[23]~14057 DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 C[22] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.484 ns" { reset {} reset~combout {} DATA_PATH:DP|MBR:mbr|saidaMBR[3][7]~31 {} DATA_PATH:DP|MDR:mdr|A[20]~5633 {} DATA_PATH:DP|MDR:mdr|A[20]~5636 {} DATA_PATH:DP|MDR:mdr|A[20]~5637 {} DATA_PATH:DP|ALU:ULA|Add0~530 {} DATA_PATH:DP|ALU:ULA|Add0~533 {} DATA_PATH:DP|ALU:ULA|Add1~9109 {} DATA_PATH:DP|ALU:ULA|Add1~9222 {} DATA_PATH:DP|ALU:ULA|Add1~9226 {} DATA_PATH:DP|ALU:ULA|Add1~9229 {} DATA_PATH:DP|ALU:ULA|R[23]~14057 {} DATA_PATH:DP|Deslocador:DESLOC|Selector8~28 {} C[22] {} } { 0.000ns 0.000ns 5.143ns 1.926ns 0.652ns 0.213ns 0.989ns 0.000ns 0.876ns 0.797ns 0.000ns 0.000ns 0.787ns 0.397ns 2.382ns } { 0.000ns 0.864ns 0.346ns 0.366ns 0.272ns 0.053ns 0.309ns 0.125ns 0.053ns 0.350ns 0.209ns 0.125ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DATA_PATH:DP\|PC:pc\|guarda\[8\] reset clk -2.814 ns register " "Info: th for register \"DATA_PATH:DP\|PC:pc\|guarda\[8\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1510 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1510; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns DATA_PATH:DP\|PC:pc\|guarda\[8\] 3 REG LCFF_X29_Y14_N19 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 2; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl DATA_PATH:DP|PC:pc|guarda[8] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[8] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.441 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M2 177 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 177; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.180 ns) + CELL(0.397 ns) 5.441 ns DATA_PATH:DP\|PC:pc\|guarda\[8\] 2 REG LCFF_X29_Y14_N19 2 " "Info: 2: + IC(4.180 ns) + CELL(0.397 ns) = 5.441 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 2; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { reset DATA_PATH:DP|PC:pc|guarda[8] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 23.18 % ) " "Info: Total cell delay = 1.261 ns ( 23.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.180 ns ( 76.82 % ) " "Info: Total interconnect delay = 4.180 ns ( 76.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.441 ns" { reset DATA_PATH:DP|PC:pc|guarda[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.441 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[8] {} } { 0.000ns 0.000ns 4.180ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[8] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.441 ns" { reset DATA_PATH:DP|PC:pc|guarda[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.441 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[8] {} } { 0.000ns 0.000ns 4.180ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 11:44:13 2009 " "Info: Processing ended: Wed Jul 08 11:44:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
