0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v,1636270620,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/28F640P30.v,,IOBUF_HD190;IOBUF_HD191;IOBUF_HD192;IOBUF_HD193;IOBUF_HD194;IOBUF_HD195;IOBUF_HD196;IOBUF_HD197;IOBUF_HD198;IOBUF_HD199;IOBUF_HD200;IOBUF_HD201;IOBUF_HD202;IOBUF_HD203;IOBUF_HD204;IOBUF_HD205;IOBUF_HD206;IOBUF_HD207;IOBUF_HD208;IOBUF_HD209;IOBUF_HD210;IOBUF_HD211;IOBUF_HD212;IOBUF_HD213;IOBUF_HD214;IOBUF_HD215;IOBUF_HD216;IOBUF_HD217;IOBUF_HD218;IOBUF_HD219;IOBUF_HD220;IOBUF_HD221;IOBUF_HD222;IOBUF_HD223;IOBUF_HD224;IOBUF_HD225;IOBUF_HD226;IOBUF_HD227;IOBUF_HD228;IOBUF_HD229;IOBUF_HD230;IOBUF_HD231;IOBUF_HD232;IOBUF_HD233;IOBUF_HD234;IOBUF_HD235;IOBUF_HD236;IOBUF_HD237;IOBUF_HD238;IOBUF_HD239;IOBUF_HD240;IOBUF_HD241;IOBUF_HD242;IOBUF_HD243;IOBUF_HD244;IOBUF_HD245;IOBUF_HD246;IOBUF_HD247;IOBUF_HD248;IOBUF_HD249;IOBUF_HD250;IOBUF_HD251;IOBUF_HD252;IOBUF_UNIQ_BASE_;alu;glbl;regfile;sram;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/28F640P30.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/clock.v,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/clock.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/cpld_model.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/BankLib.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/TimingData.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/sram_model.v,1633175451,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/tb.sv,1636270403,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/test_sram.v,1634297161,verilog,,,,test_sram,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
