    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; RTD_BLUE
RTD_BLUE__0__DR EQU CYREG_GPIO_PRT2_DR
RTD_BLUE__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RTD_BLUE__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RTD_BLUE__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RTD_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RTD_BLUE__0__HSIOM_MASK EQU 0x0F000000
RTD_BLUE__0__HSIOM_SHIFT EQU 24
RTD_BLUE__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_BLUE__0__INTR EQU CYREG_GPIO_PRT2_INTR
RTD_BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_BLUE__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RTD_BLUE__0__MASK EQU 0x40
RTD_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RTD_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RTD_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RTD_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RTD_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RTD_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RTD_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RTD_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RTD_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RTD_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RTD_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RTD_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RTD_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RTD_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RTD_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RTD_BLUE__0__PC EQU CYREG_GPIO_PRT2_PC
RTD_BLUE__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RTD_BLUE__0__PORT EQU 2
RTD_BLUE__0__PS EQU CYREG_GPIO_PRT2_PS
RTD_BLUE__0__SHIFT EQU 6
RTD_BLUE__DR EQU CYREG_GPIO_PRT2_DR
RTD_BLUE__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RTD_BLUE__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RTD_BLUE__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RTD_BLUE__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_BLUE__INTR EQU CYREG_GPIO_PRT2_INTR
RTD_BLUE__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_BLUE__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RTD_BLUE__MASK EQU 0x40
RTD_BLUE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RTD_BLUE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RTD_BLUE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RTD_BLUE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RTD_BLUE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RTD_BLUE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RTD_BLUE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RTD_BLUE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RTD_BLUE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RTD_BLUE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RTD_BLUE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RTD_BLUE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RTD_BLUE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RTD_BLUE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RTD_BLUE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RTD_BLUE__PC EQU CYREG_GPIO_PRT2_PC
RTD_BLUE__PC2 EQU CYREG_GPIO_PRT2_PC2
RTD_BLUE__PORT EQU 2
RTD_BLUE__PS EQU CYREG_GPIO_PRT2_PS
RTD_BLUE__SHIFT EQU 6

; RTD_RED
RTD_RED__0__DR EQU CYREG_GPIO_PRT2_DR
RTD_RED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RTD_RED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RTD_RED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RTD_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RTD_RED__0__HSIOM_MASK EQU 0xF0000000
RTD_RED__0__HSIOM_SHIFT EQU 28
RTD_RED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED__0__INTR EQU CYREG_GPIO_PRT2_INTR
RTD_RED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RTD_RED__0__MASK EQU 0x80
RTD_RED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RTD_RED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RTD_RED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RTD_RED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RTD_RED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RTD_RED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RTD_RED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RTD_RED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RTD_RED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RTD_RED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RTD_RED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RTD_RED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RTD_RED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RTD_RED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RTD_RED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RTD_RED__0__PC EQU CYREG_GPIO_PRT2_PC
RTD_RED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RTD_RED__0__PORT EQU 2
RTD_RED__0__PS EQU CYREG_GPIO_PRT2_PS
RTD_RED__0__SHIFT EQU 7
RTD_RED__DR EQU CYREG_GPIO_PRT2_DR
RTD_RED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RTD_RED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RTD_RED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RTD_RED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED__INTR EQU CYREG_GPIO_PRT2_INTR
RTD_RED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RTD_RED__MASK EQU 0x80
RTD_RED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RTD_RED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RTD_RED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RTD_RED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RTD_RED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RTD_RED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RTD_RED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RTD_RED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RTD_RED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RTD_RED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RTD_RED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RTD_RED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RTD_RED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RTD_RED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RTD_RED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RTD_RED__PC EQU CYREG_GPIO_PRT2_PC
RTD_RED__PC2 EQU CYREG_GPIO_PRT2_PC2
RTD_RED__PORT EQU 2
RTD_RED__PS EQU CYREG_GPIO_PRT2_PS
RTD_RED__SHIFT EQU 7

; RTD_RED_1
RTD_RED_1__0__DR EQU CYREG_GPIO_PRT2_DR
RTD_RED_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RTD_RED_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RTD_RED_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RTD_RED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RTD_RED_1__0__HSIOM_MASK EQU 0x000F0000
RTD_RED_1__0__HSIOM_SHIFT EQU 16
RTD_RED_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
RTD_RED_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RTD_RED_1__0__MASK EQU 0x10
RTD_RED_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RTD_RED_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RTD_RED_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RTD_RED_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RTD_RED_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RTD_RED_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RTD_RED_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RTD_RED_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RTD_RED_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RTD_RED_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RTD_RED_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RTD_RED_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RTD_RED_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RTD_RED_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RTD_RED_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RTD_RED_1__0__PC EQU CYREG_GPIO_PRT2_PC
RTD_RED_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RTD_RED_1__0__PORT EQU 2
RTD_RED_1__0__PS EQU CYREG_GPIO_PRT2_PS
RTD_RED_1__0__SHIFT EQU 4
RTD_RED_1__DR EQU CYREG_GPIO_PRT2_DR
RTD_RED_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RTD_RED_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RTD_RED_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RTD_RED_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED_1__INTR EQU CYREG_GPIO_PRT2_INTR
RTD_RED_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RTD_RED_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RTD_RED_1__MASK EQU 0x10
RTD_RED_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RTD_RED_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RTD_RED_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RTD_RED_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RTD_RED_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RTD_RED_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RTD_RED_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RTD_RED_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RTD_RED_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RTD_RED_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RTD_RED_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RTD_RED_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RTD_RED_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RTD_RED_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RTD_RED_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RTD_RED_1__PC EQU CYREG_GPIO_PRT2_PC
RTD_RED_1__PC2 EQU CYREG_GPIO_PRT2_PC2
RTD_RED_1__PORT EQU 2
RTD_RED_1__PS EQU CYREG_GPIO_PRT2_PS
RTD_RED_1__SHIFT EQU 4

; IDAC_cy_psoc4_idac
IDAC_cy_psoc4_idac__CONTROL EQU CYREG_CSD1_CONFIG
IDAC_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD1_IDAC
IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD1_TRIM1
IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD1_TRIM2
IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_cy_psoc4_idac__IDAC_NUMBER EQU 3
IDAC_cy_psoc4_idac__POLARITY EQU CYREG_CSD1_CONFIG
IDAC_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; SPIS_miso_s
SPIS_miso_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPIS_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_miso_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_miso_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPIS_miso_s__0__HSIOM_GPIO EQU 0
SPIS_miso_s__0__HSIOM_I2C EQU 14
SPIS_miso_s__0__HSIOM_I2C_SDA EQU 14
SPIS_miso_s__0__HSIOM_MASK EQU 0x000000F0
SPIS_miso_s__0__HSIOM_SHIFT EQU 4
SPIS_miso_s__0__HSIOM_SPI EQU 15
SPIS_miso_s__0__HSIOM_SPI_MISO EQU 15
SPIS_miso_s__0__HSIOM_UART EQU 9
SPIS_miso_s__0__HSIOM_UART_TX EQU 9
SPIS_miso_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_miso_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_miso_s__0__MASK EQU 0x02
SPIS_miso_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPIS_miso_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_miso_s__0__PORT EQU 6
SPIS_miso_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPIS_miso_s__0__SHIFT EQU 1
SPIS_miso_s__DR EQU CYREG_GPIO_PRT6_DR
SPIS_miso_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_miso_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_miso_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_miso_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_miso_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_miso_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_miso_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_miso_s__MASK EQU 0x02
SPIS_miso_s__PC EQU CYREG_GPIO_PRT6_PC
SPIS_miso_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_miso_s__PORT EQU 6
SPIS_miso_s__PS EQU CYREG_GPIO_PRT6_PS
SPIS_miso_s__SHIFT EQU 1

; SPIS_mosi_s
SPIS_mosi_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPIS_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPIS_mosi_s__0__HSIOM_GPIO EQU 0
SPIS_mosi_s__0__HSIOM_I2C EQU 14
SPIS_mosi_s__0__HSIOM_I2C_SCL EQU 14
SPIS_mosi_s__0__HSIOM_MASK EQU 0x0000000F
SPIS_mosi_s__0__HSIOM_SHIFT EQU 0
SPIS_mosi_s__0__HSIOM_SPI EQU 15
SPIS_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPIS_mosi_s__0__HSIOM_UART EQU 9
SPIS_mosi_s__0__HSIOM_UART_RX EQU 9
SPIS_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_mosi_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_mosi_s__0__MASK EQU 0x01
SPIS_mosi_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPIS_mosi_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_mosi_s__0__PORT EQU 6
SPIS_mosi_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPIS_mosi_s__0__SHIFT EQU 0
SPIS_mosi_s__DR EQU CYREG_GPIO_PRT6_DR
SPIS_mosi_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_mosi_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_mosi_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_mosi_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_mosi_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_mosi_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_mosi_s__MASK EQU 0x01
SPIS_mosi_s__PC EQU CYREG_GPIO_PRT6_PC
SPIS_mosi_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_mosi_s__PORT EQU 6
SPIS_mosi_s__PS EQU CYREG_GPIO_PRT6_PS
SPIS_mosi_s__SHIFT EQU 0

; SPIS_SCB
SPIS_SCB__CTRL EQU CYREG_SCB3_CTRL
SPIS_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
SPIS_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
SPIS_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
SPIS_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
SPIS_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
SPIS_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
SPIS_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
SPIS_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
SPIS_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
SPIS_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
SPIS_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
SPIS_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
SPIS_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
SPIS_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
SPIS_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
SPIS_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
SPIS_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
SPIS_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
SPIS_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
SPIS_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
SPIS_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
SPIS_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
SPIS_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
SPIS_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
SPIS_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
SPIS_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
SPIS_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
SPIS_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
SPIS_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
SPIS_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
SPIS_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
SPIS_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
SPIS_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
SPIS_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
SPIS_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
SPIS_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
SPIS_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
SPIS_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
SPIS_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
SPIS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
SPIS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
SPIS_SCB__INTR_M EQU CYREG_SCB3_INTR_M
SPIS_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
SPIS_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
SPIS_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
SPIS_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
SPIS_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
SPIS_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
SPIS_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
SPIS_SCB__INTR_S EQU CYREG_SCB3_INTR_S
SPIS_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
SPIS_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
SPIS_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
SPIS_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
SPIS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
SPIS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
SPIS_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
SPIS_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
SPIS_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
SPIS_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
SPIS_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
SPIS_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
SPIS_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
SPIS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
SPIS_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
SPIS_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
SPIS_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
SPIS_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
SPIS_SCB__SS0_POSISTION EQU 0
SPIS_SCB__SS1_POSISTION EQU 1
SPIS_SCB__SS2_POSISTION EQU 2
SPIS_SCB__SS3_POSISTION EQU 3
SPIS_SCB__STATUS EQU CYREG_SCB3_STATUS
SPIS_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
SPIS_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
SPIS_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
SPIS_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
SPIS_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
SPIS_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
SPIS_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
SPIS_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
SPIS_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL

; SPIS_SCB_IRQ
SPIS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPIS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPIS_SCB_IRQ__INTC_MASK EQU 0x1000
SPIS_SCB_IRQ__INTC_NUMBER EQU 12
SPIS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
SPIS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPIS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
SPIS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPIS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPIS_SCBCLK
SPIS_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
SPIS_SCBCLK__DIV_ID EQU 0x00000040
SPIS_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPIS_SCBCLK__PA_DIV_ID EQU 0x000000FF

; SPIS_sclk_s
SPIS_sclk_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPIS_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPIS_sclk_s__0__HSIOM_GPIO EQU 0
SPIS_sclk_s__0__HSIOM_MASK EQU 0x00000F00
SPIS_sclk_s__0__HSIOM_SHIFT EQU 8
SPIS_sclk_s__0__HSIOM_SPI EQU 15
SPIS_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPIS_sclk_s__0__HSIOM_UART EQU 9
SPIS_sclk_s__0__HSIOM_UART_CTS EQU 9
SPIS_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_sclk_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_sclk_s__0__MASK EQU 0x04
SPIS_sclk_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPIS_sclk_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_sclk_s__0__PORT EQU 6
SPIS_sclk_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPIS_sclk_s__0__SHIFT EQU 2
SPIS_sclk_s__DR EQU CYREG_GPIO_PRT6_DR
SPIS_sclk_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_sclk_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_sclk_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_sclk_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_sclk_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_sclk_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_sclk_s__MASK EQU 0x04
SPIS_sclk_s__PC EQU CYREG_GPIO_PRT6_PC
SPIS_sclk_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_sclk_s__PORT EQU 6
SPIS_sclk_s__PS EQU CYREG_GPIO_PRT6_PS
SPIS_sclk_s__SHIFT EQU 2

; SPIS_ss_s
SPIS_ss_s__0__DR EQU CYREG_GPIO_PRT6_DR
SPIS_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_ss_s__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_ss_s__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPIS_ss_s__0__HSIOM_GPIO EQU 0
SPIS_ss_s__0__HSIOM_MASK EQU 0x0000F000
SPIS_ss_s__0__HSIOM_SHIFT EQU 12
SPIS_ss_s__0__HSIOM_SPI EQU 15
SPIS_ss_s__0__HSIOM_SPI_SELECT0 EQU 15
SPIS_ss_s__0__HSIOM_UART EQU 9
SPIS_ss_s__0__HSIOM_UART_RTS EQU 9
SPIS_ss_s__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_ss_s__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_ss_s__0__MASK EQU 0x08
SPIS_ss_s__0__PC EQU CYREG_GPIO_PRT6_PC
SPIS_ss_s__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_ss_s__0__PORT EQU 6
SPIS_ss_s__0__PS EQU CYREG_GPIO_PRT6_PS
SPIS_ss_s__0__SHIFT EQU 3
SPIS_ss_s__DR EQU CYREG_GPIO_PRT6_DR
SPIS_ss_s__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPIS_ss_s__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPIS_ss_s__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPIS_ss_s__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_ss_s__INTR EQU CYREG_GPIO_PRT6_INTR
SPIS_ss_s__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPIS_ss_s__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPIS_ss_s__MASK EQU 0x08
SPIS_ss_s__PC EQU CYREG_GPIO_PRT6_PC
SPIS_ss_s__PC2 EQU CYREG_GPIO_PRT6_PC2
SPIS_ss_s__PORT EQU 6
SPIS_ss_s__PS EQU CYREG_GPIO_PRT6_PS
SPIS_ss_s__SHIFT EQU 3

; IDC_Out
IDC_Out__0__DR EQU CYREG_GPIO_PRT8_DR
IDC_Out__0__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
IDC_Out__0__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
IDC_Out__0__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
IDC_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL8
IDC_Out__0__HSIOM_MASK EQU 0x00000F00
IDC_Out__0__HSIOM_SHIFT EQU 8
IDC_Out__0__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
IDC_Out__0__INTR EQU CYREG_GPIO_PRT8_INTR
IDC_Out__0__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
IDC_Out__0__INTSTAT EQU CYREG_GPIO_PRT8_INTR
IDC_Out__0__MASK EQU 0x04
IDC_Out__0__PC EQU CYREG_GPIO_PRT8_PC
IDC_Out__0__PC2 EQU CYREG_GPIO_PRT8_PC2
IDC_Out__0__PORT EQU 8
IDC_Out__0__PS EQU CYREG_GPIO_PRT8_PS
IDC_Out__0__SHIFT EQU 2
IDC_Out__DR EQU CYREG_GPIO_PRT8_DR
IDC_Out__DR_CLR EQU CYREG_GPIO_PRT8_DR_CLR
IDC_Out__DR_INV EQU CYREG_GPIO_PRT8_DR_INV
IDC_Out__DR_SET EQU CYREG_GPIO_PRT8_DR_SET
IDC_Out__INTCFG EQU CYREG_GPIO_PRT8_INTR_CFG
IDC_Out__INTR EQU CYREG_GPIO_PRT8_INTR
IDC_Out__INTR_CFG EQU CYREG_GPIO_PRT8_INTR_CFG
IDC_Out__INTSTAT EQU CYREG_GPIO_PRT8_INTR
IDC_Out__MASK EQU 0x04
IDC_Out__PC EQU CYREG_GPIO_PRT8_PC
IDC_Out__PC2 EQU CYREG_GPIO_PRT8_PC2
IDC_Out__PORT EQU 8
IDC_Out__PS EQU CYREG_GPIO_PRT8_PS
IDC_Out__SHIFT EQU 2

; LED_RED
LED_RED__0__DR EQU CYREG_GPIO_PRT5_DR
LED_RED__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_RED__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_RED__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED_RED__0__HSIOM_MASK EQU 0x00000F00
LED_RED__0__HSIOM_SHIFT EQU 8
LED_RED__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_RED__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED_RED__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_RED__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_RED__0__MASK EQU 0x04
LED_RED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_RED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_RED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_RED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_RED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_RED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_RED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_RED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_RED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_RED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_RED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_RED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_RED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_RED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_RED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_RED__0__PC EQU CYREG_GPIO_PRT5_PC
LED_RED__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_RED__0__PORT EQU 5
LED_RED__0__PS EQU CYREG_GPIO_PRT5_PS
LED_RED__0__SHIFT EQU 2
LED_RED__DR EQU CYREG_GPIO_PRT5_DR
LED_RED__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_RED__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_RED__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_RED__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_RED__INTR EQU CYREG_GPIO_PRT5_INTR
LED_RED__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_RED__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_RED__MASK EQU 0x04
LED_RED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_RED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_RED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_RED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_RED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_RED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_RED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_RED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_RED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_RED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_RED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_RED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_RED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_RED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_RED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_RED__PC EQU CYREG_GPIO_PRT5_PC
LED_RED__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_RED__PORT EQU 5
LED_RED__PS EQU CYREG_GPIO_PRT5_PS
LED_RED__SHIFT EQU 2

; Opamp_1_cy_psoc4_abuf
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM0_OA0_SW
Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM0_OA0_SW_CLEAR

; CAL_100A
CAL_100A__0__DR EQU CYREG_GPIO_PRT2_DR
CAL_100A__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAL_100A__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAL_100A__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAL_100A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CAL_100A__0__HSIOM_MASK EQU 0x00000F00
CAL_100A__0__HSIOM_SHIFT EQU 8
CAL_100A__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A__0__INTR EQU CYREG_GPIO_PRT2_INTR
CAL_100A__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAL_100A__0__MASK EQU 0x04
CAL_100A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAL_100A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAL_100A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAL_100A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAL_100A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAL_100A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAL_100A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAL_100A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAL_100A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAL_100A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAL_100A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAL_100A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAL_100A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAL_100A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAL_100A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAL_100A__0__PC EQU CYREG_GPIO_PRT2_PC
CAL_100A__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CAL_100A__0__PORT EQU 2
CAL_100A__0__PS EQU CYREG_GPIO_PRT2_PS
CAL_100A__0__SHIFT EQU 2
CAL_100A__DR EQU CYREG_GPIO_PRT2_DR
CAL_100A__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAL_100A__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAL_100A__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAL_100A__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A__INTR EQU CYREG_GPIO_PRT2_INTR
CAL_100A__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAL_100A__MASK EQU 0x04
CAL_100A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAL_100A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAL_100A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAL_100A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAL_100A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAL_100A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAL_100A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAL_100A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAL_100A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAL_100A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAL_100A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAL_100A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAL_100A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAL_100A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAL_100A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAL_100A__PC EQU CYREG_GPIO_PRT2_PC
CAL_100A__PC2 EQU CYREG_GPIO_PRT2_PC2
CAL_100A__PORT EQU 2
CAL_100A__PS EQU CYREG_GPIO_PRT2_PS
CAL_100A__SHIFT EQU 2

; CAL_100A_1
CAL_100A_1__0__DR EQU CYREG_GPIO_PRT2_DR
CAL_100A_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAL_100A_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAL_100A_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAL_100A_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CAL_100A_1__0__HSIOM_MASK EQU 0x00F00000
CAL_100A_1__0__HSIOM_SHIFT EQU 20
CAL_100A_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
CAL_100A_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAL_100A_1__0__MASK EQU 0x20
CAL_100A_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAL_100A_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAL_100A_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAL_100A_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAL_100A_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAL_100A_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAL_100A_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAL_100A_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAL_100A_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAL_100A_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAL_100A_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAL_100A_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAL_100A_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAL_100A_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAL_100A_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAL_100A_1__0__PC EQU CYREG_GPIO_PRT2_PC
CAL_100A_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CAL_100A_1__0__PORT EQU 2
CAL_100A_1__0__PS EQU CYREG_GPIO_PRT2_PS
CAL_100A_1__0__SHIFT EQU 5
CAL_100A_1__DR EQU CYREG_GPIO_PRT2_DR
CAL_100A_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAL_100A_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAL_100A_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAL_100A_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A_1__INTR EQU CYREG_GPIO_PRT2_INTR
CAL_100A_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100A_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAL_100A_1__MASK EQU 0x20
CAL_100A_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAL_100A_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAL_100A_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAL_100A_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAL_100A_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAL_100A_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAL_100A_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAL_100A_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAL_100A_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAL_100A_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAL_100A_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAL_100A_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAL_100A_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAL_100A_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAL_100A_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAL_100A_1__PC EQU CYREG_GPIO_PRT2_PC
CAL_100A_1__PC2 EQU CYREG_GPIO_PRT2_PC2
CAL_100A_1__PORT EQU 2
CAL_100A_1__PS EQU CYREG_GPIO_PRT2_PS
CAL_100A_1__SHIFT EQU 5

; CAL_100B
CAL_100B__0__DR EQU CYREG_GPIO_PRT2_DR
CAL_100B__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAL_100B__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAL_100B__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAL_100B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CAL_100B__0__HSIOM_MASK EQU 0x0000F000
CAL_100B__0__HSIOM_SHIFT EQU 12
CAL_100B__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100B__0__INTR EQU CYREG_GPIO_PRT2_INTR
CAL_100B__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100B__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAL_100B__0__MASK EQU 0x08
CAL_100B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAL_100B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAL_100B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAL_100B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAL_100B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAL_100B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAL_100B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAL_100B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAL_100B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAL_100B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAL_100B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAL_100B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAL_100B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAL_100B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAL_100B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAL_100B__0__PC EQU CYREG_GPIO_PRT2_PC
CAL_100B__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CAL_100B__0__PORT EQU 2
CAL_100B__0__PS EQU CYREG_GPIO_PRT2_PS
CAL_100B__0__SHIFT EQU 3
CAL_100B__DR EQU CYREG_GPIO_PRT2_DR
CAL_100B__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CAL_100B__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CAL_100B__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CAL_100B__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100B__INTR EQU CYREG_GPIO_PRT2_INTR
CAL_100B__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CAL_100B__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CAL_100B__MASK EQU 0x08
CAL_100B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CAL_100B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CAL_100B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CAL_100B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CAL_100B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CAL_100B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CAL_100B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CAL_100B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CAL_100B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CAL_100B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CAL_100B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CAL_100B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CAL_100B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CAL_100B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CAL_100B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CAL_100B__PC EQU CYREG_GPIO_PRT2_PC
CAL_100B__PC2 EQU CYREG_GPIO_PRT2_PC2
CAL_100B__PORT EQU 2
CAL_100B__PS EQU CYREG_GPIO_PRT2_PS
CAL_100B__SHIFT EQU 3

; LED_BLUE
LED_BLUE__0__DR EQU CYREG_GPIO_PRT5_DR
LED_BLUE__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_BLUE__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_BLUE__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED_BLUE__0__HSIOM_MASK EQU 0x000F0000
LED_BLUE__0__HSIOM_SHIFT EQU 16
LED_BLUE__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_BLUE__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED_BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_BLUE__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_BLUE__0__MASK EQU 0x10
LED_BLUE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_BLUE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_BLUE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_BLUE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_BLUE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_BLUE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_BLUE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_BLUE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_BLUE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_BLUE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_BLUE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_BLUE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_BLUE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_BLUE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_BLUE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_BLUE__0__PC EQU CYREG_GPIO_PRT5_PC
LED_BLUE__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_BLUE__0__PORT EQU 5
LED_BLUE__0__PS EQU CYREG_GPIO_PRT5_PS
LED_BLUE__0__SHIFT EQU 4
LED_BLUE__DR EQU CYREG_GPIO_PRT5_DR
LED_BLUE__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_BLUE__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_BLUE__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_BLUE__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_BLUE__INTR EQU CYREG_GPIO_PRT5_INTR
LED_BLUE__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_BLUE__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_BLUE__MASK EQU 0x10
LED_BLUE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_BLUE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_BLUE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_BLUE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_BLUE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_BLUE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_BLUE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_BLUE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_BLUE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_BLUE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_BLUE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_BLUE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_BLUE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_BLUE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_BLUE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_BLUE__PC EQU CYREG_GPIO_PRT5_PC
LED_BLUE__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_BLUE__PORT EQU 5
LED_BLUE__PS EQU CYREG_GPIO_PRT5_PS
LED_BLUE__SHIFT EQU 4

; OpAmp_In
OpAmp_In__0__DR EQU CYREG_GPIO_PRT1_DR
OpAmp_In__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OpAmp_In__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OpAmp_In__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OpAmp_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OpAmp_In__0__HSIOM_MASK EQU 0x0000000F
OpAmp_In__0__HSIOM_SHIFT EQU 0
OpAmp_In__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_In__0__INTR EQU CYREG_GPIO_PRT1_INTR
OpAmp_In__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_In__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OpAmp_In__0__MASK EQU 0x01
OpAmp_In__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OpAmp_In__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OpAmp_In__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OpAmp_In__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OpAmp_In__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OpAmp_In__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OpAmp_In__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OpAmp_In__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OpAmp_In__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OpAmp_In__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OpAmp_In__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OpAmp_In__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OpAmp_In__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OpAmp_In__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OpAmp_In__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OpAmp_In__0__PC EQU CYREG_GPIO_PRT1_PC
OpAmp_In__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OpAmp_In__0__PORT EQU 1
OpAmp_In__0__PS EQU CYREG_GPIO_PRT1_PS
OpAmp_In__0__SHIFT EQU 0
OpAmp_In__DR EQU CYREG_GPIO_PRT1_DR
OpAmp_In__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OpAmp_In__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OpAmp_In__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OpAmp_In__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_In__INTR EQU CYREG_GPIO_PRT1_INTR
OpAmp_In__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_In__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OpAmp_In__MASK EQU 0x01
OpAmp_In__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OpAmp_In__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OpAmp_In__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OpAmp_In__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OpAmp_In__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OpAmp_In__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OpAmp_In__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OpAmp_In__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OpAmp_In__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OpAmp_In__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OpAmp_In__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OpAmp_In__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OpAmp_In__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OpAmp_In__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OpAmp_In__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OpAmp_In__PC EQU CYREG_GPIO_PRT1_PC
OpAmp_In__PC2 EQU CYREG_GPIO_PRT1_PC2
OpAmp_In__PORT EQU 1
OpAmp_In__PS EQU CYREG_GPIO_PRT1_PS
OpAmp_In__SHIFT EQU 0

; switch_1
switch_1__0__DR EQU CYREG_GPIO_PRT0_DR
switch_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
switch_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
switch_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
switch_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
switch_1__0__HSIOM_MASK EQU 0xF0000000
switch_1__0__HSIOM_SHIFT EQU 28
switch_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
switch_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
switch_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
switch_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
switch_1__0__MASK EQU 0x80
switch_1__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
switch_1__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
switch_1__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
switch_1__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
switch_1__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
switch_1__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
switch_1__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
switch_1__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
switch_1__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
switch_1__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
switch_1__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
switch_1__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
switch_1__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
switch_1__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
switch_1__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
switch_1__0__PC EQU CYREG_GPIO_PRT0_PC
switch_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
switch_1__0__PORT EQU 0
switch_1__0__PS EQU CYREG_GPIO_PRT0_PS
switch_1__0__SHIFT EQU 7
switch_1__DR EQU CYREG_GPIO_PRT0_DR
switch_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
switch_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
switch_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
switch_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
switch_1__INTR EQU CYREG_GPIO_PRT0_INTR
switch_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
switch_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
switch_1__MASK EQU 0x80
switch_1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
switch_1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
switch_1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
switch_1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
switch_1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
switch_1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
switch_1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
switch_1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
switch_1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
switch_1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
switch_1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
switch_1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
switch_1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
switch_1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
switch_1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
switch_1__PC EQU CYREG_GPIO_PRT0_PC
switch_1__PC2 EQU CYREG_GPIO_PRT0_PC2
switch_1__PORT EQU 0
switch_1__PS EQU CYREG_GPIO_PRT0_PS
switch_1__SHIFT EQU 7

; LED_GREEN
LED_GREEN__0__DR EQU CYREG_GPIO_PRT5_DR
LED_GREEN__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_GREEN__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_GREEN__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED_GREEN__0__HSIOM_MASK EQU 0x0000F000
LED_GREEN__0__HSIOM_SHIFT EQU 12
LED_GREEN__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_GREEN__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED_GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_GREEN__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_GREEN__0__MASK EQU 0x08
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__0__PC EQU CYREG_GPIO_PRT5_PC
LED_GREEN__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_GREEN__0__PORT EQU 5
LED_GREEN__0__PS EQU CYREG_GPIO_PRT5_PS
LED_GREEN__0__SHIFT EQU 3
LED_GREEN__DR EQU CYREG_GPIO_PRT5_DR
LED_GREEN__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED_GREEN__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED_GREEN__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED_GREEN__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_GREEN__INTR EQU CYREG_GPIO_PRT5_INTR
LED_GREEN__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED_GREEN__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED_GREEN__MASK EQU 0x08
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_GREEN__PC EQU CYREG_GPIO_PRT5_PC
LED_GREEN__PC2 EQU CYREG_GPIO_PRT5_PC2
LED_GREEN__PORT EQU 5
LED_GREEN__PS EQU CYREG_GPIO_PRT5_PS
LED_GREEN__SHIFT EQU 3

; OpAmp_Out
OpAmp_Out__0__DR EQU CYREG_GPIO_PRT1_DR
OpAmp_Out__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OpAmp_Out__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OpAmp_Out__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OpAmp_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OpAmp_Out__0__HSIOM_MASK EQU 0x00000F00
OpAmp_Out__0__HSIOM_SHIFT EQU 8
OpAmp_Out__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_Out__0__INTR EQU CYREG_GPIO_PRT1_INTR
OpAmp_Out__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_Out__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OpAmp_Out__0__MASK EQU 0x04
OpAmp_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OpAmp_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OpAmp_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OpAmp_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OpAmp_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OpAmp_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OpAmp_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OpAmp_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OpAmp_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OpAmp_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OpAmp_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OpAmp_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OpAmp_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OpAmp_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OpAmp_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OpAmp_Out__0__PC EQU CYREG_GPIO_PRT1_PC
OpAmp_Out__0__PC2 EQU CYREG_GPIO_PRT1_PC2
OpAmp_Out__0__PORT EQU 1
OpAmp_Out__0__PS EQU CYREG_GPIO_PRT1_PS
OpAmp_Out__0__SHIFT EQU 2
OpAmp_Out__DR EQU CYREG_GPIO_PRT1_DR
OpAmp_Out__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
OpAmp_Out__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
OpAmp_Out__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
OpAmp_Out__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_Out__INTR EQU CYREG_GPIO_PRT1_INTR
OpAmp_Out__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
OpAmp_Out__INTSTAT EQU CYREG_GPIO_PRT1_INTR
OpAmp_Out__MASK EQU 0x04
OpAmp_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OpAmp_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OpAmp_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OpAmp_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OpAmp_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OpAmp_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OpAmp_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OpAmp_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OpAmp_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OpAmp_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OpAmp_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OpAmp_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OpAmp_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OpAmp_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OpAmp_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OpAmp_Out__PC EQU CYREG_GPIO_PRT1_PC
OpAmp_Out__PC2 EQU CYREG_GPIO_PRT1_PC2
OpAmp_Out__PORT EQU 1
OpAmp_Out__PS EQU CYREG_GPIO_PRT1_PS
OpAmp_Out__SHIFT EQU 2

; ADC_SAR_SEQ_cy_psoc4_sar
ADC_SAR_SEQ_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_SEQ_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_SAR_SEQ_cy_psoc4_sarmux_8
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_0_PIN EQU 6
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_1_PIN EQU 4
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_3_PIN EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_SEQ_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_SEQ_cy_psoc4_sarmux_8__VNEG EQU 0

; ADC_SAR_SEQ_intClock
ADC_SAR_SEQ_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_SAR_SEQ_intClock__DIV_ID EQU 0x00000041
ADC_SAR_SEQ_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_SAR_SEQ_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_SAR_SEQ_IRQ
ADC_SAR_SEQ_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_SEQ_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_SEQ_IRQ__INTC_MASK EQU 0x20000
ADC_SAR_SEQ_IRQ__INTC_NUMBER EQU 17
ADC_SAR_SEQ_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_SAR_SEQ_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_SEQ_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_SAR_SEQ_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_SEQ_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; FULL_RANGE_1
FULL_RANGE_1__0__DR EQU CYREG_GPIO_PRT2_DR
FULL_RANGE_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FULL_RANGE_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FULL_RANGE_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FULL_RANGE_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
FULL_RANGE_1__0__HSIOM_MASK EQU 0x0000000F
FULL_RANGE_1__0__HSIOM_SHIFT EQU 0
FULL_RANGE_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_1__0__MASK EQU 0x01
FULL_RANGE_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FULL_RANGE_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FULL_RANGE_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FULL_RANGE_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FULL_RANGE_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FULL_RANGE_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FULL_RANGE_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FULL_RANGE_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FULL_RANGE_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FULL_RANGE_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FULL_RANGE_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FULL_RANGE_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FULL_RANGE_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FULL_RANGE_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FULL_RANGE_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FULL_RANGE_1__0__PC EQU CYREG_GPIO_PRT2_PC
FULL_RANGE_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
FULL_RANGE_1__0__PORT EQU 2
FULL_RANGE_1__0__PS EQU CYREG_GPIO_PRT2_PS
FULL_RANGE_1__0__SHIFT EQU 0
FULL_RANGE_1__DR EQU CYREG_GPIO_PRT2_DR
FULL_RANGE_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FULL_RANGE_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FULL_RANGE_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FULL_RANGE_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_1__INTR EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_1__MASK EQU 0x01
FULL_RANGE_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FULL_RANGE_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FULL_RANGE_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FULL_RANGE_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FULL_RANGE_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FULL_RANGE_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FULL_RANGE_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FULL_RANGE_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FULL_RANGE_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FULL_RANGE_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FULL_RANGE_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FULL_RANGE_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FULL_RANGE_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FULL_RANGE_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FULL_RANGE_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FULL_RANGE_1__PC EQU CYREG_GPIO_PRT2_PC
FULL_RANGE_1__PC2 EQU CYREG_GPIO_PRT2_PC2
FULL_RANGE_1__PORT EQU 2
FULL_RANGE_1__PS EQU CYREG_GPIO_PRT2_PS
FULL_RANGE_1__SHIFT EQU 0

; FULL_RANGE_2
FULL_RANGE_2__0__DR EQU CYREG_GPIO_PRT2_DR
FULL_RANGE_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FULL_RANGE_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FULL_RANGE_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FULL_RANGE_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
FULL_RANGE_2__0__HSIOM_MASK EQU 0x000000F0
FULL_RANGE_2__0__HSIOM_SHIFT EQU 4
FULL_RANGE_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_2__0__MASK EQU 0x02
FULL_RANGE_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FULL_RANGE_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FULL_RANGE_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FULL_RANGE_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FULL_RANGE_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FULL_RANGE_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FULL_RANGE_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FULL_RANGE_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FULL_RANGE_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FULL_RANGE_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FULL_RANGE_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FULL_RANGE_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FULL_RANGE_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FULL_RANGE_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FULL_RANGE_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FULL_RANGE_2__0__PC EQU CYREG_GPIO_PRT2_PC
FULL_RANGE_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
FULL_RANGE_2__0__PORT EQU 2
FULL_RANGE_2__0__PS EQU CYREG_GPIO_PRT2_PS
FULL_RANGE_2__0__SHIFT EQU 1
FULL_RANGE_2__DR EQU CYREG_GPIO_PRT2_DR
FULL_RANGE_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FULL_RANGE_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FULL_RANGE_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FULL_RANGE_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_2__INTR EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FULL_RANGE_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FULL_RANGE_2__MASK EQU 0x02
FULL_RANGE_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
FULL_RANGE_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
FULL_RANGE_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
FULL_RANGE_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
FULL_RANGE_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
FULL_RANGE_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
FULL_RANGE_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
FULL_RANGE_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
FULL_RANGE_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
FULL_RANGE_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
FULL_RANGE_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
FULL_RANGE_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
FULL_RANGE_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
FULL_RANGE_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
FULL_RANGE_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
FULL_RANGE_2__PC EQU CYREG_GPIO_PRT2_PC
FULL_RANGE_2__PC2 EQU CYREG_GPIO_PRT2_PC2
FULL_RANGE_2__PORT EQU 2
FULL_RANGE_2__PS EQU CYREG_GPIO_PRT2_PS
FULL_RANGE_2__SHIFT EQU 1

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
