\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{classMIPS_1_1AddIncInstruction}{M\+I\+P\+S\+::\+Add\+Inc\+Instruction} }{\pageref{classMIPS_1_1AddIncInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1AddInstruction}{M\+I\+P\+S\+::\+Add\+Instruction} }{\pageref{classMIPS_1_1AddInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1AndInstruction}{M\+I\+P\+S\+::\+And\+Instruction} }{\pageref{classMIPS_1_1AndInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1AndnotaInstruction}{M\+I\+P\+S\+::\+Andnota\+Instruction} }{\pageref{classMIPS_1_1AndnotaInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1AslInstruction}{M\+I\+P\+S\+::\+Asl\+Instruction} }{\pageref{classMIPS_1_1AslInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1AsrInstruction}{M\+I\+P\+S\+::\+Asr\+Instruction} }{\pageref{classMIPS_1_1AsrInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1ControlUnit}{M\+I\+P\+S\+::\+Control\+Unit} }{\pageref{classMIPS_1_1ControlUnit}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1CPU}{M\+I\+P\+S\+::\+C\+PU} }{\pageref{classMIPS_1_1CPU}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1DecaInstruction}{M\+I\+P\+S\+::\+Deca\+Instruction} }{\pageref{classMIPS_1_1DecaInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Encoder}{M\+I\+P\+S\+::\+Encoder} }{\pageref{classMIPS_1_1Encoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1EncoderFactory}{M\+I\+P\+S\+::\+Encoder\+Factory} }{\pageref{classMIPS_1_1EncoderFactory}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Event}{M\+I\+P\+S\+::\+Event} }{\pageref{classMIPS_1_1Event}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1EventDispatcher}{M\+I\+P\+S\+::\+Event\+Dispatcher} }{\pageref{classMIPS_1_1EventDispatcher}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1EventListener}{M\+I\+P\+S\+::\+Event\+Listener} }{\pageref{classMIPS_1_1EventListener}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FileReader}{M\+I\+P\+S\+::\+File\+Reader} }{\pageref{classMIPS_1_1FileReader}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Filter}{M\+I\+P\+S\+::\+Filter} }{\pageref{classMIPS_1_1Filter}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatIEncoder}{M\+I\+P\+S\+::\+Format\+I\+Encoder} }{\pageref{classMIPS_1_1FormatIEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatIIEncoder}{M\+I\+P\+S\+::\+Format\+I\+I\+Encoder} }{\pageref{classMIPS_1_1FormatIIEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatIIIEncoder}{M\+I\+P\+S\+::\+Format\+I\+I\+I\+Encoder} }{\pageref{classMIPS_1_1FormatIIIEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatIVEncoder}{M\+I\+P\+S\+::\+Format\+I\+V\+Encoder} }{\pageref{classMIPS_1_1FormatIVEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatVEncoder}{M\+I\+P\+S\+::\+Format\+V\+Encoder} }{\pageref{classMIPS_1_1FormatVEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatVIEncoder}{M\+I\+P\+S\+::\+Format\+V\+I\+Encoder} }{\pageref{classMIPS_1_1FormatVIEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FormatVIIEncoder}{M\+I\+P\+S\+::\+Format\+V\+I\+I\+Encoder} }{\pageref{classMIPS_1_1FormatVIIEncoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1FullAdder}{M\+I\+P\+S\+::\+Full\+Adder} }{\pageref{classMIPS_1_1FullAdder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1IncaInstruction}{M\+I\+P\+S\+::\+Inca\+Instruction} }{\pageref{classMIPS_1_1IncaInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Instruction}{M\+I\+P\+S\+::\+Instruction} }{\pageref{classMIPS_1_1Instruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1InstructionDecoder}{M\+I\+P\+S\+::\+Instruction\+Decoder} }{\pageref{classMIPS_1_1InstructionDecoder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1InstructionFinder}{M\+I\+P\+S\+::\+Instruction\+Finder} }{\pageref{classMIPS_1_1InstructionFinder}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1InstructionI}{M\+I\+P\+S\+::\+InstructionI} }{\pageref{classMIPS_1_1InstructionI}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1InstructionII}{M\+I\+P\+S\+::\+Instruction\+II} }{\pageref{classMIPS_1_1InstructionII}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1InstructionIII}{M\+I\+P\+S\+::\+Instruction\+I\+II} }{\pageref{classMIPS_1_1InstructionIII}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Interpreter}{M\+I\+P\+S\+::\+Interpreter} }{\pageref{classMIPS_1_1Interpreter}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1InterpreterException}{M\+I\+P\+S\+::\+Interpreter\+Exception} }{\pageref{classMIPS_1_1InterpreterException}}{}
\item\contentsline{section}{\hyperlink{structMIPS_1_1Label}{M\+I\+P\+S\+::\+Label} }{\pageref{structMIPS_1_1Label}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1LchInstruction}{M\+I\+P\+S\+::\+Lch\+Instruction} }{\pageref{classMIPS_1_1LchInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1LclInstruction}{M\+I\+P\+S\+::\+Lcl\+Instruction} }{\pageref{classMIPS_1_1LclInstruction}}{}
\item\contentsline{section}{\hyperlink{structMIPS_1_1EventDispatcher_1_1ListenerMap}{M\+I\+P\+S\+::\+Event\+Dispatcher\+::\+Listener\+Map} }{\pageref{structMIPS_1_1EventDispatcher_1_1ListenerMap}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1LoadlitInstruction}{M\+I\+P\+S\+::\+Loadlit\+Instruction} }{\pageref{classMIPS_1_1LoadlitInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Memory}{M\+I\+P\+S\+::\+Memory} }{\pageref{classMIPS_1_1Memory}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1MemoryException}{M\+I\+P\+S\+::\+Memory\+Exception} }{\pageref{classMIPS_1_1MemoryException}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1NandInstruction}{M\+I\+P\+S\+::\+Nand\+Instruction} }{\pageref{classMIPS_1_1NandInstruction}}{}
\item\contentsline{section}{\hyperlink{structMIPS_1_1Queue_1_1Node}{M\+I\+P\+S\+::\+Queue$<$ T $>$\+::\+Node} }{\pageref{structMIPS_1_1Queue_1_1Node}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1NorInstruction}{M\+I\+P\+S\+::\+Nor\+Instruction} }{\pageref{classMIPS_1_1NorInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1OnesInstruction}{M\+I\+P\+S\+::\+Ones\+Instruction} }{\pageref{classMIPS_1_1OnesInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1OrInstruction}{M\+I\+P\+S\+::\+Or\+Instruction} }{\pageref{classMIPS_1_1OrInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1OrnotbInstruction}{M\+I\+P\+S\+::\+Ornotb\+Instruction} }{\pageref{classMIPS_1_1OrnotbInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1PassaInstruction}{M\+I\+P\+S\+::\+Passa\+Instruction} }{\pageref{classMIPS_1_1PassaInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1PassNotAInstruction}{M\+I\+P\+S\+::\+Pass\+Not\+A\+Instruction} }{\pageref{classMIPS_1_1PassNotAInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Queue}{M\+I\+P\+S\+::\+Queue$<$ T $>$} }{\pageref{classMIPS_1_1Queue}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Register}{M\+I\+P\+S\+::\+Register} }{\pageref{classMIPS_1_1Register}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1RegisterBank}{M\+I\+P\+S\+::\+Register\+Bank} }{\pageref{classMIPS_1_1RegisterBank}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1SignalExtender}{M\+I\+P\+S\+::\+Signal\+Extender} }{\pageref{classMIPS_1_1SignalExtender}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1SignalInversor}{M\+I\+P\+S\+::\+Signal\+Inversor} }{\pageref{classMIPS_1_1SignalInversor}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1SpaceFilter}{M\+I\+P\+S\+::\+Space\+Filter} }{\pageref{classMIPS_1_1SpaceFilter}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1SubdecInstruction}{M\+I\+P\+S\+::\+Subdec\+Instruction} }{\pageref{classMIPS_1_1SubdecInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1SubInstruction}{M\+I\+P\+S\+::\+Sub\+Instruction} }{\pageref{classMIPS_1_1SubInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1Tokenizer}{M\+I\+P\+S\+::\+Tokenizer} }{\pageref{classMIPS_1_1Tokenizer}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1XnorInstruction}{M\+I\+P\+S\+::\+Xnor\+Instruction} }{\pageref{classMIPS_1_1XnorInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1XorInstruction}{M\+I\+P\+S\+::\+Xor\+Instruction} }{\pageref{classMIPS_1_1XorInstruction}}{}
\item\contentsline{section}{\hyperlink{classMIPS_1_1ZeroInstruction}{M\+I\+P\+S\+::\+Zero\+Instruction} }{\pageref{classMIPS_1_1ZeroInstruction}}{}
\end{DoxyCompactList}
