

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_2'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.856 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |    16385|    16385|         6|          4|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 9 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln69 = store i13 0, i13 %i_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 10 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body79"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i13 %i_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%icmp_ln69 = icmp_eq  i13 %i, i13 4096" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 13 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%add_ln69 = add i13 %i, i13 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 14 'add' 'add_ln69' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.body79.split, void %loop_3.exitStub" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 15 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i13 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 16 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%array_2_addr = getelementptr i7 %array_2, i64 0, i64 %zext_ln69" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:70]   --->   Operation 17 'getelementptr' 'array_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%num = load i12 %array_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:70]   --->   Operation 18 'load' 'num' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln69 = store i13 %add_ln69, i13 %i_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 19 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body79" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 20 'br' 'br_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%num = load i12 %array_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:70]   --->   Operation 21 'load' 'num' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%results_2_addr = getelementptr i32 %results_2, i64 0, i64 0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:26]   --->   Operation 22 'getelementptr' 'results_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%results_2_addr_1 = getelementptr i32 %results_2, i64 0, i64 1"   --->   Operation 23 'getelementptr' 'results_2_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%results_2_addr_2 = getelementptr i32 %results_2, i64 0, i64 2"   --->   Operation 24 'getelementptr' 'results_2_addr_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%results_2_addr_3 = getelementptr i32 %results_2, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'results_2_addr_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%results_2_addr_4 = getelementptr i32 %results_2, i64 0, i64 4"   --->   Operation 26 'getelementptr' 'results_2_addr_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 27 'specpipeline' 'specpipeline_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:69]   --->   Operation 29 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.87ns)   --->   "%icmp_ln71 = icmp_ne  i7 %num, i7 0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:71]   --->   Operation 30 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%icmp_ln71_1 = icmp_ult  i7 %num, i7 21" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:71]   --->   Operation 31 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln71 = and i1 %icmp_ln71, i1 %icmp_ln71_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:71]   --->   Operation 32 'and' 'and_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %and_ln71, void %if.else89, void %if.then86" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:71]   --->   Operation 33 'br' 'br_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.87ns)   --->   "%icmp_ln73 = icmp_ugt  i7 %num, i7 20" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:73]   --->   Operation 34 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln69 & !and_ln71)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln73_1 = icmp_ult  i7 %num, i7 41" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:73]   --->   Operation 35 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln69 & !and_ln71)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln73, i1 %icmp_ln73_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:73]   --->   Operation 36 'and' 'and_ln73' <Predicate = (!icmp_ln69 & !and_ln71)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %and_ln73, void %if.else96, void %if.then93" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:73]   --->   Operation 37 'br' 'br_ln73' <Predicate = (!icmp_ln69 & !and_ln71)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%icmp_ln75 = icmp_ugt  i7 %num, i7 40" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:75]   --->   Operation 38 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%icmp_ln75_1 = icmp_ult  i7 %num, i7 61" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:75]   --->   Operation 39 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln75 = and i1 %icmp_ln75, i1 %icmp_ln75_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:75]   --->   Operation 40 'and' 'and_ln75' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void %if.else103, void %if.then100" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:75]   --->   Operation 41 'br' 'br_ln75' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln77 = icmp_ugt  i7 %num, i7 60" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:77]   --->   Operation 42 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%icmp_ln77_1 = icmp_ult  i7 %num, i7 81" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:77]   --->   Operation 43 'icmp' 'icmp_ln77_1' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %icmp_ln77, i1 %icmp_ln77_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:77]   --->   Operation 44 'and' 'and_ln77' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77, void %if.else110, void %if.then107" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:77]   --->   Operation 45 'br' 'br_ln77' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%results_2_load_4 = load i3 %results_2_addr_4" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:80]   --->   Operation 46 'load' 'results_2_load_4' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75 & !and_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%results_2_load_3 = load i3 %results_2_addr_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:78]   --->   Operation 47 'load' 'results_2_load_3' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75 & and_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end114"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.32ns)   --->   "%results_2_load_2 = load i3 %results_2_addr_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:76]   --->   Operation 49 'load' 'results_2_load_2' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & and_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end115"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%results_2_load_1 = load i3 %results_2_addr_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:74]   --->   Operation 51 'load' 'results_2_load_1' <Predicate = (!icmp_ln69 & !and_ln71 & and_ln73)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc117"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln69 & !and_ln71)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%results_2_load = load i3 %results_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:72]   --->   Operation 53 'load' 'results_2_load' <Predicate = (!icmp_ln69 & and_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/2] (2.32ns)   --->   "%results_2_load_4 = load i3 %results_2_addr_4" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:80]   --->   Operation 54 'load' 'results_2_load_4' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75 & !and_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 55 [1/2] (2.32ns)   --->   "%results_2_load_3 = load i3 %results_2_addr_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:78]   --->   Operation 55 'load' 'results_2_load_3' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & !and_ln75 & and_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%results_2_load_2 = load i3 %results_2_addr_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:76]   --->   Operation 56 'load' 'results_2_load_2' <Predicate = (!icmp_ln69 & !and_ln71 & !and_ln73 & and_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%results_2_load_1 = load i3 %results_2_addr_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:74]   --->   Operation 57 'load' 'results_2_load_1' <Predicate = (!icmp_ln69 & !and_ln71 & and_ln73)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 58 [1/2] (2.32ns)   --->   "%results_2_load = load i3 %results_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:72]   --->   Operation 58 'load' 'results_2_load' <Predicate = (!icmp_ln69 & and_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %results_2_load_4, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:80]   --->   Operation 59 'add' 'add_ln80' <Predicate = (!and_ln71 & !and_ln73 & !and_ln75 & !and_ln77)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln78 = add i32 %results_2_load_3, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:78]   --->   Operation 60 'add' 'add_ln78' <Predicate = (!and_ln71 & !and_ln73 & !and_ln75 & and_ln77)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %results_2_load_2, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:76]   --->   Operation 61 'add' 'add_ln76' <Predicate = (!and_ln71 & !and_ln73 & and_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln74 = add i32 %results_2_load_1, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:74]   --->   Operation 62 'add' 'add_ln74' <Predicate = (!and_ln71 & and_ln73)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %results_2_load, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:72]   --->   Operation 63 'add' 'add_ln72' <Predicate = (and_ln71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln80 = store i32 %add_ln80, i3 %results_2_addr_4" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:80]   --->   Operation 64 'store' 'store_ln80' <Predicate = (!and_ln71 & !and_ln73 & !and_ln75 & !and_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end113"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!and_ln71 & !and_ln73 & !and_ln75 & !and_ln77)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln78 = store i32 %add_ln78, i3 %results_2_addr_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:78]   --->   Operation 66 'store' 'store_ln78' <Predicate = (!and_ln71 & !and_ln73 & !and_ln75 & and_ln77)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br void %if.end113" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = (!and_ln71 & !and_ln73 & !and_ln75 & and_ln77)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln76 = store i32 %add_ln76, i3 %results_2_addr_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:76]   --->   Operation 68 'store' 'store_ln76' <Predicate = (!and_ln71 & !and_ln73 & and_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln77 = br void %if.end114" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:77]   --->   Operation 69 'br' 'br_ln77' <Predicate = (!and_ln71 & !and_ln73 & and_ln75)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln74 = store i32 %add_ln74, i3 %results_2_addr_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (!and_ln71 & and_ln73)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln75 = br void %if.end115" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:75]   --->   Operation 71 'br' 'br_ln75' <Predicate = (!and_ln71 & and_ln73)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln72 = store i32 %add_ln72, i3 %results_2_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:72]   --->   Operation 72 'store' 'store_ln72' <Predicate = (and_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc117" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:73]   --->   Operation 73 'br' 'br_ln73' <Predicate = (and_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ results_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                    (alloca           ) [ 0100000]
store_ln69             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
i                      (load             ) [ 0000000]
icmp_ln69              (icmp             ) [ 0111100]
add_ln69               (add              ) [ 0000000]
br_ln69                (br               ) [ 0000000]
zext_ln69              (zext             ) [ 0000000]
array_2_addr           (getelementptr    ) [ 0010000]
store_ln69             (store            ) [ 0000000]
br_ln69                (br               ) [ 0000000]
num                    (load             ) [ 0001000]
results_2_addr         (getelementptr    ) [ 0110111]
results_2_addr_1       (getelementptr    ) [ 0110111]
results_2_addr_2       (getelementptr    ) [ 0110111]
results_2_addr_3       (getelementptr    ) [ 0110111]
results_2_addr_4       (getelementptr    ) [ 0110111]
specpipeline_ln69      (specpipeline     ) [ 0000000]
speclooptripcount_ln69 (speclooptripcount) [ 0000000]
specloopname_ln69      (specloopname     ) [ 0000000]
icmp_ln71              (icmp             ) [ 0000000]
icmp_ln71_1            (icmp             ) [ 0000000]
and_ln71               (and              ) [ 0111111]
br_ln71                (br               ) [ 0000000]
icmp_ln73              (icmp             ) [ 0000000]
icmp_ln73_1            (icmp             ) [ 0000000]
and_ln73               (and              ) [ 0111111]
br_ln73                (br               ) [ 0000000]
icmp_ln75              (icmp             ) [ 0000000]
icmp_ln75_1            (icmp             ) [ 0000000]
and_ln75               (and              ) [ 0111111]
br_ln75                (br               ) [ 0000000]
icmp_ln77              (icmp             ) [ 0000000]
icmp_ln77_1            (icmp             ) [ 0000000]
and_ln77               (and              ) [ 0111111]
br_ln77                (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
results_2_load_4       (load             ) [ 0100010]
results_2_load_3       (load             ) [ 0100010]
results_2_load_2       (load             ) [ 0100010]
results_2_load_1       (load             ) [ 0100010]
results_2_load         (load             ) [ 0100010]
add_ln80               (add              ) [ 0010001]
add_ln78               (add              ) [ 0010001]
add_ln76               (add              ) [ 0010001]
add_ln74               (add              ) [ 0010001]
add_ln72               (add              ) [ 0010001]
store_ln80             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
store_ln78             (store            ) [ 0000000]
br_ln79                (br               ) [ 0000000]
store_ln76             (store            ) [ 0000000]
br_ln77                (br               ) [ 0000000]
store_ln74             (store            ) [ 0000000]
br_ln75                (br               ) [ 0000000]
store_ln72             (store            ) [ 0000000]
br_ln73                (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="results_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="array_2_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="13" slack="0"/>
<pin id="62" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="12" slack="0"/>
<pin id="67" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="results_2_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="1" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_2_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="results_2_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_2_addr_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="results_2_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_2_addr_2/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="results_2_addr_3_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_2_addr_3/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="results_2_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_2_addr_4/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="results_2_load_4/3 results_2_load_3/3 results_2_load_2/3 results_2_load_1/3 results_2_load/3 store_ln80/6 store_ln78/6 store_ln76/6 store_ln74/6 store_ln72/6 "/>
</bind>
</comp>

<comp id="121" class="1005" name="reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="results_2_load_4 results_2_load_3 results_2_load_2 results_2_load_1 results_2_load "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/5 add_ln78/5 add_ln76/5 add_ln74/5 add_ln72/5 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 add_ln78 add_ln76 add_ln74 add_ln72 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln69_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="13" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln69_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="13" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln69_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln69_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln69_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln71_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="1"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln71_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="and_ln71_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln73_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="1"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln73_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="1"/>
<pin id="189" dir="0" index="1" bw="7" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln73_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln75_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln75_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="1"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln75_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln77_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="0" index="1" bw="7" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln77_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln77_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln69_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="241" class="1005" name="array_2_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="array_2_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="num_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="1"/>
<pin id="248" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="num "/>
</bind>
</comp>

<comp id="258" class="1005" name="results_2_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_2_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="results_2_addr_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_2_addr_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="results_2_addr_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="1"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_2_addr_2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="results_2_addr_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_2_addr_3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="results_2_addr_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="results_2_addr_4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="and_ln71_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln71 "/>
</bind>
</comp>

<comp id="287" class="1005" name="and_ln73_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln73 "/>
</bind>
</comp>

<comp id="291" class="1005" name="and_ln75_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="295" class="1005" name="and_ln77_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="95" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="87" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="79" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="71" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="124"><net_src comp="111" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="165"><net_src comp="150" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="166" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="182" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="198" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="214" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="54" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="240"><net_src comp="144" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="58" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="249"><net_src comp="65" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="261"><net_src comp="71" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="266"><net_src comp="79" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="271"><net_src comp="87" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="276"><net_src comp="95" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="281"><net_src comp="103" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="286"><net_src comp="176" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="192" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="208" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="224" pin="2"/><net_sink comp="295" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: results_2 | {6 }
 - Input state : 
	Port: histogram_Pipeline_loop_2 : results_2 | {3 4 }
	Port: histogram_Pipeline_loop_2 : array_2 | {1 2 }
  - Chain level:
	State 1
		store_ln69 : 1
		i : 1
		icmp_ln69 : 2
		add_ln69 : 2
		br_ln69 : 3
		zext_ln69 : 2
		array_2_addr : 3
		num : 4
		store_ln69 : 3
	State 2
	State 3
		and_ln71 : 1
		br_ln71 : 1
		and_ln73 : 1
		br_ln73 : 1
		and_ln75 : 1
		br_ln75 : 1
		and_ln77 : 1
		br_ln77 : 1
		results_2_load_4 : 1
		results_2_load_3 : 1
		results_2_load_2 : 1
		results_2_load_1 : 1
		results_2_load : 1
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln69_fu_144  |    0    |    14   |
|          |  icmp_ln71_fu_166  |    0    |    14   |
|          | icmp_ln71_1_fu_171 |    0    |    14   |
|          |  icmp_ln73_fu_182  |    0    |    14   |
|   icmp   | icmp_ln73_1_fu_187 |    0    |    14   |
|          |  icmp_ln75_fu_198  |    0    |    14   |
|          | icmp_ln75_1_fu_203 |    0    |    14   |
|          |  icmp_ln77_fu_214  |    0    |    14   |
|          | icmp_ln77_1_fu_219 |    0    |    14   |
|----------|--------------------|---------|---------|
|    add   |     grp_fu_125     |    0    |    39   |
|          |   add_ln69_fu_150  |    0    |    14   |
|----------|--------------------|---------|---------|
|          |   and_ln71_fu_176  |    0    |    2    |
|    and   |   and_ln73_fu_192  |    0    |    2    |
|          |   and_ln75_fu_208  |    0    |    2    |
|          |   and_ln77_fu_224  |    0    |    2    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln69_fu_156  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   187   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln71_reg_283    |    1   |
|    and_ln73_reg_287    |    1   |
|    and_ln75_reg_291    |    1   |
|    and_ln77_reg_295    |    1   |
|  array_2_addr_reg_241  |   12   |
|       i_3_reg_230      |   13   |
|    icmp_ln69_reg_237   |    1   |
|       num_reg_246      |    7   |
|         reg_121        |   32   |
|         reg_131        |   32   |
|results_2_addr_1_reg_263|    3   |
|results_2_addr_2_reg_268|    3   |
|results_2_addr_3_reg_273|    3   |
|results_2_addr_4_reg_278|    3   |
| results_2_addr_reg_258 |    3   |
+------------------------+--------+
|          Total         |   116  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_111 |  p0  |  10  |   3  |   30   ||    53   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  4.1304 ||    62   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   187  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   62   |
|  Register |    -   |   116  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   116  |   249  |
+-----------+--------+--------+--------+
