verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/user_35t/ipshared/d0f7" --include "../../../../project_1.srcs/sources_1/bd/user_35t/ipshared/ec67/hdl" \
"../../../bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/user_35t/ip/user_35t_clk_wiz_0_0/user_35t_clk_wiz_0_0.v" \
"../../../bd/user_35t/ip/user_35t_xlconcat_0_0/sim/user_35t_xlconcat_0_0.v" \
"../../../bd/user_35t/ip/user_35t_lmb_bram_0/sim/user_35t_lmb_bram_0.v" \
"../../../bd/user_35t/ip/user_35t_xbar_2/sim/user_35t_xbar_2.v" \
"../../../bd/user_35t/ip/user_35t_xbar_3/sim/user_35t_xbar_3.v" \
"../../../bd/user_35t/ip/user_35t_s00_regslice_0/sim/user_35t_s00_regslice_0.v" \
"../../../bd/user_35t/ip/user_35t_s00_data_fifo_0/sim/user_35t_s00_data_fifo_0.v" \
"../../../bd/user_35t/ip/user_35t_s01_regslice_0/sim/user_35t_s01_regslice_0.v" \
"../../../bd/user_35t/ip/user_35t_s01_data_fifo_0/sim/user_35t_s01_data_fifo_0.v" \
"../../../bd/user_35t/ip/user_35t_m00_data_fifo_0/sim/user_35t_m00_data_fifo_0.v" \
"../../../bd/user_35t/ip/user_35t_m00_regslice_0/sim/user_35t_m00_regslice_0.v" \
"../../../bd/user_35t/sim/user_35t.v" \

verilog xil_defaultlib "glbl.v"

nosort
