# ğŸ‘‹ Hi, I'm Hari Prasad Reddy K  

ğŸ“ *Electronics and Communication Engineering Student* at VIT Bhopal University
ğŸ’¡ Passionate about *Embedded Systems | VLSI | FPGA Enthusiast*
ğŸ”¬ Always exploring ways to blend *hardware & software* for real-world problem solving  

---

## ğŸ›  Technical Skills  
- *Languages:* Python, Verilog, MATLAB  
- *Domains:* VLSI Design, Digital Logic Design, Internet of Things  
- *Tools & Platforms:* Arduino IDE, FPGA Boards, Tinkercad, Xilinx Vivado, Multisim  

---

## ğŸš€ Projects  

- *ğŸ”¹ SPI Protocol Design using Verilog on FPGA*  
  Designed and implemented an SPI protocol in Verilog with *100% functional accuracy, synthesized on FPGA, and optimized RTL logic to reduce gate count by **25%*.

- *ğŸ”¹ IoT Garbage Monitoring System*  
  Developed a *smart bin alert system* using ESP32 and ultrasonic sensors, integrated with *Blynk IoT* for real-time notifications, improving *waste collection efficiency*.

- *ğŸ”¹ Home Automation System*  
  Built a *Bluetooth-enabled appliance control system* using Arduino Nano and HC05, achieving *real-time wireless scheduling and switching* for improved energy efficiency.  

---

## ğŸ“œ Certifications  
- *VLSI Design* â€“ Maven Silicon  
- *Embedded Systems* â€“ Maven Silicon  
- *Applied Machine Learning in Python* â€“ University of Michigan (Coursera)  

---

## ğŸŒŸ Achievements & Activities  
- ğŸ† *Kabaddi National Championship â€“ Gold Medalist*  
- ğŸ¤ Core Member, *Open-Source Club (Event Management Team)* at VIT Bhopal  

---

## ğŸ“« Connect with Me  
- ğŸ“§ Email: [katherapallihari@gmail.com](mailto:katherapallihari@gmail.com)  
- ğŸ’» GitHub: [HariK-ECE](https://github.com/HariK-ECE)  

---

âœ¨ â€œAlways learning, always building.â€
