Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May 22 11:43:16 2018
| Host         : alex-warc running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.405    -2306.395                   1130                26035        0.009        0.000                      0                26035        3.750        0.000                       0                 10943  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -20.405    -2306.395                   1130                25903        0.009        0.000                      0                25903        3.750        0.000                       0                 10943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.150        0.000                      0                  132        0.330        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1130  Failing Endpoints,  Worst Slack      -20.405ns,  Total Violation    -2306.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.405ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.143ns  (logic 17.188ns (57.021%)  route 12.955ns (42.979%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT2=1 LUT3=12 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.822 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[0]
                         net (fo=5, routed)           0.346    29.167    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X36Y87         LUT2 (Prop_lut2_I1_O)        0.295    29.462 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50/O
                         net (fo=1, routed)           0.934    30.396    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.520 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24/O
                         net (fo=1, routed)           0.806    31.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.451 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10/O
                         net (fo=1, routed)           0.294    31.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.124    31.869 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4/O
                         net (fo=34, routed)          1.074    32.943    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.067 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[9]_i_1/O
                         net (fo=1, routed)           0.000    33.067    design_1_i/Pilot_Insertion_0/inst/pilot/D[9]
    SLICE_X40Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[9]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.031    12.663    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -33.067    
  -------------------------------------------------------------------
                         slack                                -20.405    

Slack (VIOLATED) :        -20.397ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.136ns  (logic 17.188ns (57.034%)  route 12.948ns (42.966%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT2=1 LUT3=12 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.822 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[0]
                         net (fo=5, routed)           0.346    29.167    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X36Y87         LUT2 (Prop_lut2_I1_O)        0.295    29.462 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50/O
                         net (fo=1, routed)           0.934    30.396    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.520 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24/O
                         net (fo=1, routed)           0.806    31.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.451 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10/O
                         net (fo=1, routed)           0.294    31.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.124    31.869 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4/O
                         net (fo=34, routed)          1.067    32.936    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.060 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[11]_i_1/O
                         net (fo=1, routed)           0.000    33.060    design_1_i/Pilot_Insertion_0/inst/pilot/D[11]
    SLICE_X40Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.032    12.664    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -33.060    
  -------------------------------------------------------------------
                         slack                                -20.397    

Slack (VIOLATED) :        -20.366ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.104ns  (logic 17.188ns (57.096%)  route 12.916ns (42.904%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT2=1 LUT3=12 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.822 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[0]
                         net (fo=5, routed)           0.346    29.167    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X36Y87         LUT2 (Prop_lut2_I1_O)        0.295    29.462 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50/O
                         net (fo=1, routed)           0.934    30.396    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.520 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24/O
                         net (fo=1, routed)           0.806    31.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.451 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10/O
                         net (fo=1, routed)           0.294    31.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.124    31.869 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4/O
                         net (fo=34, routed)          1.035    32.904    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.028 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[18]_i_1/O
                         net (fo=1, routed)           0.000    33.028    design_1_i/Pilot_Insertion_0/inst/pilot/D[18]
    SLICE_X39Y90         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.477    12.656    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[18]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031    12.662    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[18]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -33.028    
  -------------------------------------------------------------------
                         slack                                -20.366    

Slack (VIOLATED) :        -20.363ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.099ns  (logic 17.188ns (57.105%)  route 12.911ns (42.895%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT2=1 LUT3=12 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.822 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[0]
                         net (fo=5, routed)           0.346    29.167    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X36Y87         LUT2 (Prop_lut2_I1_O)        0.295    29.462 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50/O
                         net (fo=1, routed)           0.934    30.396    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_50_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.520 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24/O
                         net (fo=1, routed)           0.806    31.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_24_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.124    31.451 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10/O
                         net (fo=1, routed)           0.294    31.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.124    31.869 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4/O
                         net (fo=34, routed)          1.030    32.899    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_4_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.023 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[29]_i_1/O
                         net (fo=1, routed)           0.000    33.023    design_1_i/Pilot_Insertion_0/inst/pilot/D[29]
    SLICE_X39Y90         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.477    12.656    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.029    12.660    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -33.023    
  -------------------------------------------------------------------
                         slack                                -20.363    

Slack (VIOLATED) :        -20.342ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.127ns  (logic 17.214ns (57.139%)  route 12.913ns (42.861%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT3=12 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.842 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[2]
                         net (fo=6, routed)           0.680    29.522    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[2]
    SLICE_X39Y89         LUT4 (Prop_lut4_I2_O)        0.301    29.823 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78/O
                         net (fo=1, routed)           0.640    30.464    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    30.588 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46/O
                         net (fo=6, routed)           0.769    31.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I4_O)        0.124    31.481 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=2, routed)           0.161    31.642    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124    31.766 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=33, routed)          1.161    32.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124    33.051 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[22]_i_1/O
                         net (fo=1, routed)           0.000    33.051    design_1_i/Pilot_Insertion_0/inst/pilot/D[22]
    SLICE_X36Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[22]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.077    12.709    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -33.051    
  -------------------------------------------------------------------
                         slack                                -20.342    

Slack (VIOLATED) :        -20.332ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.119ns  (logic 17.214ns (57.154%)  route 12.905ns (42.846%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT3=12 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.842 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[2]
                         net (fo=6, routed)           0.680    29.522    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[2]
    SLICE_X39Y89         LUT4 (Prop_lut4_I2_O)        0.301    29.823 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78/O
                         net (fo=1, routed)           0.640    30.464    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    30.588 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46/O
                         net (fo=6, routed)           0.670    31.258    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.124    31.382 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_4/O
                         net (fo=2, routed)           0.437    31.819    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_4_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    31.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_3/O
                         net (fo=32, routed)          0.976    32.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_3_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124    33.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[20]_i_1/O
                         net (fo=1, routed)           0.000    33.043    design_1_i/Pilot_Insertion_0/inst/pilot/D[20]
    SLICE_X38Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.079    12.711    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -33.043    
  -------------------------------------------------------------------
                         slack                                -20.332    

Slack (VIOLATED) :        -20.325ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.112ns  (logic 17.214ns (57.167%)  route 12.898ns (42.833%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT3=12 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.842 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[2]
                         net (fo=6, routed)           0.680    29.522    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[2]
    SLICE_X39Y89         LUT4 (Prop_lut4_I2_O)        0.301    29.823 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78/O
                         net (fo=1, routed)           0.640    30.464    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    30.588 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46/O
                         net (fo=6, routed)           0.769    31.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I4_O)        0.124    31.481 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=2, routed)           0.161    31.642    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.124    31.766 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=33, routed)          1.146    32.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.124    33.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[5]_i_1/O
                         net (fo=1, routed)           0.000    33.036    design_1_i/Pilot_Insertion_0/inst/pilot/D[5]
    SLICE_X36Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.079    12.711    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -33.036    
  -------------------------------------------------------------------
                         slack                                -20.325    

Slack (VIOLATED) :        -20.325ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.111ns  (logic 17.214ns (57.168%)  route 12.897ns (42.832%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT3=12 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.842 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[2]
                         net (fo=6, routed)           0.680    29.522    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[2]
    SLICE_X39Y89         LUT4 (Prop_lut4_I2_O)        0.301    29.823 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78/O
                         net (fo=1, routed)           0.640    30.464    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    30.588 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46/O
                         net (fo=6, routed)           0.670    31.258    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.124    31.382 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_4/O
                         net (fo=2, routed)           0.437    31.819    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_4_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    31.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_3/O
                         net (fo=32, routed)          0.968    32.911    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_3_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.124    33.035 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[7]_i_1/O
                         net (fo=1, routed)           0.000    33.035    design_1_i/Pilot_Insertion_0/inst/pilot/D[7]
    SLICE_X36Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.079    12.711    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -33.035    
  -------------------------------------------------------------------
                         slack                                -20.325    

Slack (VIOLATED) :        -20.309ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.048ns  (logic 17.214ns (57.289%)  route 12.834ns (42.711%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT3=12 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.842 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[2]
                         net (fo=6, routed)           0.680    29.522    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[2]
    SLICE_X39Y89         LUT4 (Prop_lut4_I2_O)        0.301    29.823 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78/O
                         net (fo=1, routed)           0.640    30.464    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    30.588 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46/O
                         net (fo=6, routed)           0.769    31.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I4_O)        0.124    31.481 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=2, routed)           0.451    31.932    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124    32.056 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_3/O
                         net (fo=1, routed)           0.792    32.848    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_3_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I2_O)        0.124    32.972 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    32.972    design_1_i/Pilot_Insertion_0/inst/pilot/ifx_ready_1_reg
    SLICE_X40Y90         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.477    12.656    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.032    12.663    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -32.972    
  -------------------------------------------------------------------
                         slack                                -20.309    

Slack (VIOLATED) :        -20.308ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.048ns  (logic 17.214ns (57.289%)  route 12.834ns (42.711%))
  Logic Levels:           63  (CARRY4=45 LUT1=1 LUT3=12 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.630     2.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     3.380 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=19, routed)          0.586     3.966    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[1]
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.090    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[1]
    SLICE_X51Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.640 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.754 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.754    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.868 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.868    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          1.036     6.061    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X49Y82         LUT3 (Prop_lut3_I0_O)        0.329     6.390 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_i_250_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.940 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_228_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.054    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_224_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.282 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted_reg_i_223/CO[2]
                         net (fo=16, routed)          0.820     8.102    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.313     8.415 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237/O
                         net (fo=1, routed)           0.000     8.415    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_237_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.947 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000     8.947    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_210_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206/CO[3]
                         net (fo=1, routed)           0.000     9.061    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_206_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.289 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_205/CO[2]
                         net (fo=16, routed)          1.000    10.289    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    10.602 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208/O
                         net (fo=1, routed)           0.000    10.602    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_208_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.172 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_187/CO[2]
                         net (fo=16, routed)          0.835    12.007    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_0[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.313    12.320 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204/O
                         net (fo=1, routed)           0.000    12.320    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_204_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179/CO[3]
                         net (fo=1, routed)           0.000    12.870    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_179_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    12.984    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_174_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.098 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170/CO[3]
                         net (fo=1, routed)           0.000    13.098    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_170_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.326 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_169/CO[2]
                         net (fo=16, routed)          0.671    13.997    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_2[0]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.313    14.310 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186/O
                         net (fo=1, routed)           0.000    14.310    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_186_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.860 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.860    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_161_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156/CO[3]
                         net (fo=1, routed)           0.000    14.974    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_156_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    15.088    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_152_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.316 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_151/CO[2]
                         net (fo=16, routed)          0.672    15.988    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_0[0]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.313    16.301 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168/O
                         net (fo=1, routed)           0.000    16.301    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_168_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.851    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_143_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    16.965    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_138_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.079 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    17.079    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_134_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.307 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_133/CO[2]
                         net (fo=16, routed)          0.670    17.977    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I0_O)        0.313    18.290 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150/O
                         net (fo=1, routed)           0.000    18.290    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_150_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.840 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    18.840    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_125_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.954 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120/CO[3]
                         net (fo=1, routed)           0.000    18.954    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_120_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_116_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.296 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_115/CO[2]
                         net (fo=16, routed)          0.665    19.961    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_4[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.313    20.274 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132/O
                         net (fo=1, routed)           0.000    20.274    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_132_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107/CO[3]
                         net (fo=1, routed)           0.000    20.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_107_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.924 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.924    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_102_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    21.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_98_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.270 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_97/CO[2]
                         net (fo=16, routed)          0.689    21.959    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_6[0]
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.310    22.269 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114/O
                         net (fo=1, routed)           0.000    22.269    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_114_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.802 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    22.802    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_89_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.919 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.919    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_84_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.036 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.036    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_80_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.265 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_79/CO[2]
                         net (fo=16, routed)          0.653    23.918    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[0]_2[0]
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.310    24.228 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96/O
                         net (fo=1, routed)           0.000    24.228    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_96_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.778 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.778    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_70_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    24.892    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_65_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61/CO[3]
                         net (fo=1, routed)           0.000    25.006    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_61_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.234 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_60/CO[2]
                         net (fo=16, routed)          0.686    25.920    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.313    26.233 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_77_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.783 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.783    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_34_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.897 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.897    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_33_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.011 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.011    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_29_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.239 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_28/CO[2]
                         net (fo=16, routed)          0.518    27.757    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_8[0]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.313    28.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54/O
                         net (fo=1, routed)           0.000    28.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_54_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.603 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.603    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.842 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_12/O[2]
                         net (fo=6, routed)           0.680    29.522    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[2]
    SLICE_X39Y89         LUT4 (Prop_lut4_I2_O)        0.301    29.823 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78/O
                         net (fo=1, routed)           0.640    30.464    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_78_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    30.588 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46/O
                         net (fo=6, routed)           0.670    31.258    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_46_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.124    31.382 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_4/O
                         net (fo=2, routed)           0.437    31.819    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_4_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I0_O)        0.124    31.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_3/O
                         net (fo=32, routed)          0.905    32.848    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_3_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I3_O)        0.124    32.972 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[13]_i_1/O
                         net (fo=1, routed)           0.000    32.972    design_1_i/Pilot_Insertion_0/inst/pilot/D[13]
    SLICE_X43Y91         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[13]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)        0.032    12.664    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -32.972    
  -------------------------------------------------------------------
                         slack                                -20.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[3].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.406%)  route 0.200ns (58.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.580     0.916    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[3].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.im_cmp/comp_gen[3].ff/Q
                         net (fo=1, routed)           0.200     1.256    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/btfly_x1_im_tmp[3]
    SLICE_X61Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.854     1.220    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.057     1.247    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_br/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.207%)  route 0.219ns (60.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.613     0.949    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X93Y47         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_br/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_br/Q
                         net (fo=2, routed)           0.219     1.308    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/B[7]
    SLICE_X93Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.877     1.243    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X93Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[7]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X93Y51         FDRE (Hold_fdre_C_D)         0.075     1.288    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y36         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.160    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X18Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X18Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.140    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y18  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y19  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y19  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y12  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y12  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y36  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y40  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y40  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y44  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 0.642ns (7.813%)  route 7.575ns (92.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.415    11.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y35         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.575    12.754    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    12.354    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 0.642ns (7.813%)  route 7.575ns (92.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.415    11.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y35         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.575    12.754    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.319    12.396    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 0.642ns (7.857%)  route 7.529ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.368    11.158    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y37         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.576    12.755    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y37         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X13Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.357    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 0.642ns (7.857%)  route 7.529ns (92.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.368    11.158    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y37         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.576    12.755    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y37         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X13Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.357    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.642ns (8.066%)  route 7.318ns (91.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.157    10.947    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y34         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.574    12.753    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X14Y34         FDPE (Recov_fdpe_C_PRE)     -0.361    12.353    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.642ns (8.066%)  route 7.318ns (91.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.157    10.947    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y34         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.574    12.753    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X15Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    12.355    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.642ns (8.066%)  route 7.318ns (91.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.157    10.947    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y34         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.574    12.753    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X15Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    12.355    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.642ns (8.066%)  route 7.318ns (91.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.157    10.947    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y34         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.574    12.753    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X14Y34         FDPE (Recov_fdpe_C_PRE)     -0.319    12.395    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.642ns (8.137%)  route 7.248ns (91.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.088    10.877    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y38         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.577    12.757    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y38         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    12.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.642ns (8.137%)  route 7.248ns (91.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.693     2.987    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     3.505 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          4.160     7.665    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.789 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.088    10.877    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X14Y38         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       1.577    12.757    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y38         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.319    12.398    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X14Y42         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y42         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X14Y42         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y42         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y42         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.138     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X14Y42         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y42         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y42         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.091 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X18Y35         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y35         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.942    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.091 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X18Y35         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y35         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.942    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.091 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X18Y35         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y35         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.942    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.821%)  route 0.135ns (45.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.591     0.927    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X18Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.091 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X18Y35         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.860     1.226    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y35         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.942    
    SLICE_X18Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.992%)  route 0.187ns (57.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.187     1.258    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X16Y43         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.865     1.231    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.992%)  route 0.187ns (57.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.187     1.258    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X16Y43         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.865     1.231    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.992%)  route 0.187ns (57.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.187     1.258    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X16Y43         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10944, routed)       0.865     1.231    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X16Y43         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.358    





