{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745658263493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745658263497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 21:04:23 2025 " "Processing started: Sat Apr 26 21:04:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745658263497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658263497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658263497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745658263974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745658263974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271270 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271273 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271285 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/regfile.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271292 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271295 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_counter-behaviour " "Found design unit 1: prog_counter-behaviour" {  } { { "prog_counter.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271298 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271301 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271306 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271309 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_reg-behaviour " "Found design unit 1: inst_reg-behaviour" {  } { { "inst_reg.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/inst_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271312 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_reg " "Found entity 1: inst_reg" {  } { { "inst_reg.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/inst_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath_tb.vhd " "Can't analyze file -- file datapath_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745658271316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271326 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271330 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271330 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controlunitTB.vhd " "Can't analyze file -- file controlunitTB.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745658271335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "controlunit.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/controlunit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271338 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "controlunit.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/controlunit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271340 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "recop.vhd 2 1 " "Using design file recop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop-combined " "Found design unit 1: recop-combined" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271447 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745658271447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "recop " "Elaborating entity \"recop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745658271453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_pc_out recop.vhd(53) " "Verilog HDL or VHDL warning at recop.vhd(53): object \"debug_pc_out\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_fetch_state recop.vhd(54) " "Verilog HDL or VHDL warning at recop.vhd(54): object \"debug_fetch_state\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_instruction recop.vhd(55) " "Verilog HDL or VHDL warning at recop.vhd(55): object \"debug_instruction\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_prog_mem_in recop.vhd(56) " "Verilog HDL or VHDL warning at recop.vhd(56): object \"debug_prog_mem_in\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_prog_mem_out recop.vhd(57) " "Verilog HDL or VHDL warning at recop.vhd(57): object \"debug_prog_mem_out\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rx_addr recop.vhd(58) " "Verilog HDL or VHDL warning at recop.vhd(58): object \"debug_rx_addr\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rz_addr recop.vhd(59) " "Verilog HDL or VHDL warning at recop.vhd(59): object \"debug_rz_addr\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rx_value recop.vhd(60) " "Verilog HDL or VHDL warning at recop.vhd(60): object \"debug_rx_value\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_rz_value recop.vhd(61) " "Verilog HDL or VHDL warning at recop.vhd(61): object \"debug_rz_value\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_ir_operand recop.vhd(62) " "Verilog HDL or VHDL warning at recop.vhd(62): object \"debug_ir_operand\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_state recop.vhd(66) " "Verilog HDL or VHDL warning at recop.vhd(66): object \"debug_state\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_next_state recop.vhd(67) " "Verilog HDL or VHDL warning at recop.vhd(67): object \"debug_next_state\" assigned a value but never read" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex1_in_signal recop.vhd(72) " "VHDL Signal Declaration warning at recop.vhd(72): used explicit default value for signal \"hex1_in_signal\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex2_in_signal recop.vhd(73) " "VHDL Signal Declaration warning at recop.vhd(73): used explicit default value for signal \"hex2_in_signal\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex3_in_signal recop.vhd(74) " "VHDL Signal Declaration warning at recop.vhd(74): used explicit default value for signal \"hex3_in_signal\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex4_in_signal recop.vhd(75) " "VHDL Signal Declaration warning at recop.vhd(75): used explicit default value for signal \"hex4_in_signal\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hex5_in_signal recop.vhd(76) " "VHDL Signal Declaration warning at recop.vhd(76): used explicit default value for signal \"hex5_in_signal\" because signal was never assigned a value" {  } { { "recop.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745658271455 "|recop"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd2seg7.vhd 2 1 " "Using design file bcd2seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd2seg7-aBcd2seg7 " "Found design unit 1: Bcd2seg7-aBcd2seg7" {  } { { "bcd2seg7.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/bcd2seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd2seg7 " "Found entity 1: Bcd2seg7" {  } { { "bcd2seg7.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/bcd2seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745658271469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd2seg7 Bcd2seg7:hex0_inst " "Elaborating entity \"Bcd2seg7\" for hierarchy \"Bcd2seg7:hex0_inst\"" {  } { { "recop.vhd" "hex0_inst" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:impl_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:impl_datapath\"" {  } { { "recop.vhd" "impl_datapath" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271478 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rz_max datapath.vhd(122) " "VHDL Signal Declaration warning at datapath.vhd(122): used implicit default value for signal \"rz_max\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271480 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sip_hold datapath.vhd(123) " "VHDL Signal Declaration warning at datapath.vhd(123): used implicit default value for signal \"sip_hold\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271480 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "er_temp datapath.vhd(124) " "VHDL Signal Declaration warning at datapath.vhd(124): used implicit default value for signal \"er_temp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271480 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dprr_res datapath.vhd(125) " "VHDL Signal Declaration warning at datapath.vhd(125): used implicit default value for signal \"dprr_res\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dprr_res_reg datapath.vhd(126) " "VHDL Signal Declaration warning at datapath.vhd(126): used implicit default value for signal \"dprr_res_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dprr_wren datapath.vhd(127) " "VHDL Signal Declaration warning at datapath.vhd(127): used implicit default value for signal \"dprr_wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dpcr datapath.vhd(206) " "Verilog HDL or VHDL warning at datapath.vhd(206): object \"reg_dpcr\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_dpcr_lsb_sel datapath.vhd(207) " "VHDL Signal Declaration warning at datapath.vhd(207): used implicit default value for signal \"reg_dpcr_lsb_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 207 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_dpcr_wr datapath.vhd(208) " "VHDL Signal Declaration warning at datapath.vhd(208): used implicit default value for signal \"reg_dpcr_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_er datapath.vhd(209) " "Verilog HDL or VHDL warning at datapath.vhd(209): object \"reg_er\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_er_wr datapath.vhd(210) " "VHDL Signal Declaration warning at datapath.vhd(210): used implicit default value for signal \"reg_er_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_er_clr datapath.vhd(211) " "VHDL Signal Declaration warning at datapath.vhd(211): used implicit default value for signal \"reg_er_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 211 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_eot datapath.vhd(212) " "Verilog HDL or VHDL warning at datapath.vhd(212): object \"reg_eot\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_eot_wr datapath.vhd(213) " "VHDL Signal Declaration warning at datapath.vhd(213): used implicit default value for signal \"reg_eot_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 213 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_eot_clr datapath.vhd(214) " "VHDL Signal Declaration warning at datapath.vhd(214): used implicit default value for signal \"reg_eot_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 214 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_svop datapath.vhd(215) " "Verilog HDL or VHDL warning at datapath.vhd(215): object \"reg_svop\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_svop_wr datapath.vhd(216) " "VHDL Signal Declaration warning at datapath.vhd(216): used implicit default value for signal \"reg_svop_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 216 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_sip_r datapath.vhd(217) " "Verilog HDL or VHDL warning at datapath.vhd(217): object \"reg_sip_r\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_sip datapath.vhd(218) " "VHDL Signal Declaration warning at datapath.vhd(218): used implicit default value for signal \"reg_sip\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 218 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_sop datapath.vhd(219) " "Verilog HDL or VHDL warning at datapath.vhd(219): object \"reg_sop\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dprr datapath.vhd(220) " "Verilog HDL or VHDL warning at datapath.vhd(220): object \"reg_dprr\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_irq_wr datapath.vhd(221) " "VHDL Signal Declaration warning at datapath.vhd(221): used implicit default value for signal \"reg_irq_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 221 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_irq_clr datapath.vhd(222) " "VHDL Signal Declaration warning at datapath.vhd(222): used implicit default value for signal \"reg_irq_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_result_wen datapath.vhd(223) " "VHDL Signal Declaration warning at datapath.vhd(223): used implicit default value for signal \"reg_result_wen\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_result datapath.vhd(224) " "VHDL Signal Declaration warning at datapath.vhd(224): used implicit default value for signal \"reg_result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745658271481 "|recop|datapath:impl_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:impl_datapath\|alu:impl_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:impl_datapath\|alu:impl_alu\"" {  } { { "datapath.vhd" "impl_alu" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271483 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(90) " "VHDL Process Statement warning at ALU.vhd(90): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(68) " "Inferred latch for \"result\[0\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(68) " "Inferred latch for \"result\[1\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(68) " "Inferred latch for \"result\[2\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(68) " "Inferred latch for \"result\[3\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(68) " "Inferred latch for \"result\[4\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(68) " "Inferred latch for \"result\[5\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(68) " "Inferred latch for \"result\[6\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(68) " "Inferred latch for \"result\[7\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhd(68) " "Inferred latch for \"result\[8\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.vhd(68) " "Inferred latch for \"result\[9\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.vhd(68) " "Inferred latch for \"result\[10\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.vhd(68) " "Inferred latch for \"result\[11\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.vhd(68) " "Inferred latch for \"result\[12\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.vhd(68) " "Inferred latch for \"result\[13\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.vhd(68) " "Inferred latch for \"result\[14\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.vhd(68) " "Inferred latch for \"result\[15\]\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271484 "|recop|datapath:impl_datapath|alu:impl_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:impl_datapath\|regfile:impl_rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:impl_datapath\|regfile:impl_rf\"" {  } { { "datapath.vhd" "impl_rf" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter datapath:impl_datapath\|prog_counter:impl_pc " "Elaborating entity \"prog_counter\" for hierarchy \"datapath:impl_datapath\|prog_counter:impl_pc\"" {  } { { "datapath.vhd" "impl_pc" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271523 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_write_flag prog_counter.vhd(27) " "VHDL Process Statement warning at prog_counter.vhd(27): signal \"pc_write_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_counter.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745658271524 "|recop|datapath:impl_datapath|prog_counter:impl_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_reg datapath:impl_datapath\|inst_reg:impl_ir " "Elaborating entity \"inst_reg\" for hierarchy \"datapath:impl_datapath\|inst_reg:impl_ir\"" {  } { { "datapath.vhd" "impl_ir" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem datapath:impl_datapath\|prog_mem:impl_pm " "Elaborating entity \"prog_mem\" for hierarchy \"datapath:impl_datapath\|prog_mem:impl_pm\"" {  } { { "datapath.vhd" "impl_pm" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file simple_test.mif " "Parameter \"init_file\" = \"simple_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271577 ""}  } { { "prog_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745658271577 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_qdi1.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/altsyncram_qdi1.tdf" 2619 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdi1 " "Found entity 1: altsyncram_qdi1" {  } { { "db/altsyncram_qdi1.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/altsyncram_qdi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdi1 datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated " "Elaborating entity \"altsyncram_qdi1\" for hierarchy \"datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_qdi1.tdf" "rden_decode" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/altsyncram_qdi1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"datapath:impl_datapath\|prog_mem:impl_pm\|altsyncram:altsyncram_component\|altsyncram_qdi1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_qdi1.tdf" "mux2" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/altsyncram_qdi1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:impl_datapath\|data_mem:impl_dm " "Elaborating entity \"data_mem\" for hierarchy \"datapath:impl_datapath\|data_mem:impl_dm\"" {  } { { "datapath.vhd" "impl_dm" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745658271841 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/data_mem.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745658271841 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745658271888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658271888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"datapath:impl_datapath\|data_mem:impl_dm\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers datapath:impl_datapath\|registers:impl_reg " "Elaborating entity \"registers\" for hierarchy \"datapath:impl_datapath\|registers:impl_reg\"" {  } { { "datapath.vhd" "impl_reg" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:impl_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:impl_control_unit\"" {  } { { "recop.vhd" "impl_control_unit" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/recop.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271898 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "debug_rf_reg_listen impl_rf " "Port \"debug_rf_reg_listen\" does not exist in macrofunction \"impl_rf\"" {  } { { "datapath.vhd" "impl_rf" { Text "C:/Users/thoye/Desktop/COMPSYS_701/ReCOP (To be sorted)/datapath.vhd" 243 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745658271968 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745658271987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745658272150 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 26 21:04:32 2025 " "Processing ended: Sat Apr 26 21:04:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745658272150 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745658272150 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745658272150 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745658272150 ""}
