# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../src/design" \
"../../../../../src/design/rv32i_decoder.sv" \
"../../../../../src/design/rv32i_inst_mem.sv" \
"../../../../../src/tb/rv32i_decoder_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
