xload _0_0std_0_0cells_0_0NAND2X2
box 36 57 37 60
paint polysilicon
box 37 58 37 58
label "B" right polysilicon
box 33 57 36 60
paint polysilicon
box 34 58 34 58
label "B" right polysilicon
box 26 5 27 8
paint ndiffusion
box 26 32 27 35
paint pdiffusion
box 27 33 27 33
label "Y" right pdiffusion
box 32 50 34 56
paint polysilicon
box 33 51 33 51
label "B" right polysilicon
box 32 56 37 57
paint polysilicon
box 33 57 33 57
label "B" right polysilicon
box 32 57 33 60
paint polysilicon
box 33 58 33 58
label "B" right polysilicon
box 32 60 37 61
paint polysilicon
box 33 61 33 61
label "B" right polysilicon
box 23 5 26 8
paint ndiffusion
box 23 32 26 35
paint pdiffusion
box 24 33 24 33
label "Y" right pdiffusion
box 22 4 27 5
paint ndiffusion
box 22 5 23 8
paint ndiffusion
box 22 8 27 24
paint ndiffusion
box 22 31 27 32
paint pdiffusion
box 23 32 23 32
label "Y" right pdiffusion
box 22 32 23 35
paint pdiffusion
box 23 33 23 33
label "Y" right pdiffusion
box 22 35 27 46
paint pdiffusion
box 23 36 23 36
label "Y" right pdiffusion
box 19 39 20 42
paint pdiffusion
box 20 2 22 4
paint polysilicon
box 21 3 21 3
label "B" right polysilicon
box 20 4 22 24
paint ntransistor
box 21 5 21 5
label "B" right ntransistor
box 20 24 22 31
paint polysilicon
box 21 25 21 25
label "B" right polysilicon
box 20 31 22 46
paint ptransistor
box 21 32 21 32
label "B" right ptransistor
box 16 39 19 42
paint pdiffusion
box 20 46 22 48
paint polysilicon
box 21 47 21 47
label "B" right polysilicon
box 20 48 34 50
paint polysilicon
box 21 49 21 49
label "B" right polysilicon
box 15 4 20 24
paint ndiffusion
box 12 12 13 15
paint ndiffusion
box 13 13 13 13
label "Y" right ndiffusion
box 15 31 20 39
paint pdiffusion
box 15 39 16 42
paint pdiffusion
box 15 42 20 46
paint pdiffusion
box 12 32 13 35
paint pdiffusion
box 13 33 13 33
label "Y" right pdiffusion
box 12 50 15 51
paint polysilicon
box 13 51 13 51
label "A" right polysilicon
box 12 51 13 53
paint polysilicon
box 13 52 13 52
label "A" right polysilicon
box 13 2 15 4
paint polysilicon
box 14 3 14 3
label "A" right polysilicon
box 13 4 15 24
paint ntransistor
box 14 5 14 5
label "A" right ntransistor
box 9 12 12 15
paint ndiffusion
box 10 13 10 13
label "Y" right ndiffusion
box 13 24 15 31
paint polysilicon
box 14 25 14 25
label "A" right polysilicon
box 13 31 15 46
paint ptransistor
box 14 32 14 32
label "A" right ptransistor
box 9 32 12 35
paint pdiffusion
box 10 33 10 33
label "Y" right pdiffusion
box 13 46 15 49
paint polysilicon
box 14 47 14 47
label "A" right polysilicon
box 9 50 12 53
paint polysilicon
box 10 51 10 51
label "A" right polysilicon
box 8 4 13 12
paint ndiffusion
box 9 5 9 5
label "Y" right ndiffusion
box 8 12 9 15
paint ndiffusion
box 9 13 9 13
label "Y" right ndiffusion
box 8 15 13 24
paint ndiffusion
box 9 16 9 16
label "Y" right ndiffusion
box 8 31 13 32
paint pdiffusion
box 9 32 9 32
label "Y" right pdiffusion
box 8 32 9 35
paint pdiffusion
box 9 33 9 33
label "Y" right pdiffusion
box 8 35 13 46
paint pdiffusion
box 9 36 9 36
label "Y" right pdiffusion
box 8 49 15 50
paint polysilicon
box 9 50 9 50
label "A" right polysilicon
box 8 50 9 53
paint polysilicon
box 9 51 9 51
label "A" right polysilicon
box 8 53 13 54
paint polysilicon
box 9 54 9 54
label "A" right polysilicon
box 33 57 36 60
paint pc
box 34 58 34 58
label "B" right pc
box 23 32 26 35
paint pdc
box 24 33 24 33
label "Y" right pdc
box 16 39 19 42
paint pdc
box 23 5 26 8
paint ndc
box 9 12 12 15
paint ndc
box 10 13 10 13
label "Y" right ndc
box 9 32 12 35
paint pdc
box 10 33 10 33
label "Y" right pdc
box 9 50 12 53
paint pc
box 10 51 10 51
label "A" right pc
box 36 57 39 60
paint m1
box 37 58 37 58
label "B" right m1
port class input
port make
box 33 57 36 60
paint m1
box 34 58 34 58
label "B" right m1
port class input
port make
box 31 50 39 57
paint m1
box 32 51 32 51
label "B" right m1
port class input
port make
box 31 57 33 60
paint m1
box 32 58 32 58
label "B" right m1
port class input
port make
box 33 61 37 65
paint m1
box 34 62 34 62
label "B" right m1
port class input
port make
box 35 5 36 8
paint m1
box 19 39 20 42
paint m1
box 25 57 27 60
paint m1
box 31 60 39 61
paint m1
box 32 61 32 61
label "B" right m1
port class input
port make
box 32 5 35 8
paint m1
box 26 32 27 35
paint m1
box 27 33 27 33
label "Y" right m1
port class output
port make
box 16 39 19 42
paint m1
box 16 42 19 53
paint m1
box 16 53 26 56
paint m1
box 22 57 25 60
paint m1
box 30 2 36 5
paint m1
box 26 5 32 8
paint m1
box 23 32 26 35
paint m1
box 24 33 24 33
label "Y" right m1
port class output
port make
box 15 39 16 42
paint m1
box 20 56 27 57
paint m1
box 20 57 22 60
paint m1
box 20 60 27 61
paint m1
box 23 5 26 8
paint m1
box 12 32 23 35
paint m1
box 13 33 13 33
label "Y" right m1
port class output
port make
box 22 5 23 8
paint m1
box 9 8 12 12
paint m1
box 10 9 10 9
label "Y" right m1
port class output
port make
box 9 12 12 15
paint m1
box 10 13 10 13
label "Y" right m1
port class output
port make
box 9 15 12 32
paint m1
box 10 16 10 16
label "Y" right m1
port class output
port make
box 9 32 12 35
paint m1
box 10 33 10 33
label "Y" right m1
port class output
port make
box 8 32 9 35
paint m1
box 9 33 9 33
label "Y" right m1
port class output
port make
box 9 50 12 53
paint m1
box 10 51 10 51
label "A" right m1
port class input
port make
box 6 2 12 8
paint m1
box 7 3 7 3
label "Y" right m1
port class output
port make
box 6 48 12 50
paint m1
box 7 49 7 49
label "A" right m1
port class input
port make
box 6 50 9 53
paint m1
box 7 51 7 51
label "A" right m1
port class input
port make
box 6 53 12 54
paint m1
box 7 54 7 54
label "A" right m1
port class input
port make
box 6 54 13 61
paint m1
box 7 55 7 55
label "A" right m1
port class input
port make
box 35 5 36 8
paint m2
box 36 6 36 6
label "GND" right m2
box 32 5 35 8
paint m2
box 33 6 33 6
label "GND" right m2
box 30 2 36 5
paint m2
box 31 3 31 3
label "GND" right m2
box 30 5 32 8
paint m2
box 31 6 31 6
label "GND" right m2
box 30 8 36 16
paint m2
box 31 9 31 9
label "GND" right m2
box 25 57 27 60
paint m2
box 26 58 26 58
label "Vdd" right m2
box 22 57 25 60
paint m2
box 23 58 23 58
label "Vdd" right m2
box 20 56 27 57
paint m2
box 21 57 21 57
label "Vdd" right m2
box 20 57 22 60
paint m2
box 21 58 21 58
label "Vdd" right m2
box 20 60 27 61
paint m2
box 21 61 21 61
label "Vdd" right m2
box 32 5 35 8
paint v1
box 22 57 25 60
paint v1
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
