// Seed: 1101636494
module module_0;
  id_1(
      id_2, id_2, id_3
  );
  wire id_4;
  supply1 id_5 = 1'd0;
  assign module_2.id_3 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_4 = id_3;
  supply0 id_12 = 1;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wor id_5
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
endmodule
