#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul 22 16:20:53 2024
# Process ID: 14376
# Current directory: C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.runs/synth_1
# Command line: vivado.exe -log MainTopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainTopModule.tcl
# Log file: C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.runs/synth_1/MainTopModule.vds
# Journal file: C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainTopModule.tcl -notrace
Command: synth_design -top MainTopModule -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 339.727 ; gain = 101.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainTopModule' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/MainTopModule.v:4]
	Parameter zeros bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/new/Debouncer.v:4]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/new/Debouncer.v:4]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/new/DFlipFlop.v:3]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (2#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/new/DFlipFlop.v:3]
INFO: [Synth 8-638] synthesizing module 'Binary_to_BCD' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/top_base.v:3]
INFO: [Synth 8-638] synthesizing module 'shift_add_3_module' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/Seven_segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'shift_add_3_module' (3#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/Seven_segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'Binary_to_BCD' (4#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/top_base.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'hundreds' does not match port width (2) of module 'Binary_to_BCD' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/MainTopModule.v:37]
INFO: [Synth 8-638] synthesizing module 'fourXone_mux' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/fourXone_mux.v:4]
INFO: [Synth 8-256] done synthesizing module 'fourXone_mux' (5#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/fourXone_mux.v:4]
INFO: [Synth 8-638] synthesizing module 'SlowClock' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/SlowClock.v:3]
INFO: [Synth 8-256] done synthesizing module 'SlowClock' (6#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/SlowClock.v:3]
INFO: [Synth 8-638] synthesizing module 'twobitcounter' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/twobitcounter.v:5]
INFO: [Synth 8-256] done synthesizing module 'twobitcounter' (7#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/twobitcounter.v:5]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'decoder' (8#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'binarytoSevenSeg' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/binarytoSevenSeg.v:12]
INFO: [Synth 8-256] done synthesizing module 'binarytoSevenSeg' (9#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-256] done synthesizing module 'MainTopModule' (10#1) [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/MainTopModule.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 391.895 ; gain = 153.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 391.895 ; gain = 153.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/constrs_1/new/ramdomnum.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'mclk' matched to 'port' objects. [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/constrs_1/new/ramdomnum.xdc:82]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/constrs_1/new/ramdomnum.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/constrs_1/new/ramdomnum.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainTopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainTopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 711.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 711.188 ; gain = 472.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 711.188 ; gain = 472.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 711.188 ; gain = 472.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/new/Debouncer.v:20]
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/imports/new/binarytoSevenSeg.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 711.188 ; gain = 472.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MainTopModule 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fourXone_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module binarytoSevenSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "L2/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/count_reg was removed.  [C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.srcs/sources_1/new/Debouncer.v:20]
WARNING: [Synth 8-3917] design MainTopModule has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:14 . Memory (MB): peak = 711.188 ; gain = 472.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:47 . Memory (MB): peak = 711.188 ; gain = 472.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:47 . Memory (MB): peak = 728.523 ; gain = 489.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:48 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |     2|
|6     |LUT4   |    13|
|7     |LUT5   |     7|
|8     |LUT6   |    18|
|9     |FDRE   |    47|
|10    |LD     |     7|
|11    |IBUF   |     3|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   129|
|2     |  D0     |DFlipFlop        |     1|
|3     |  D1     |DFlipFlop_0      |     1|
|4     |  D2     |DFlipFlop_1      |     7|
|5     |  D3     |DFlipFlop_2      |     3|
|6     |  D4     |DFlipFlop_3      |    10|
|7     |  D5     |DFlipFlop_4      |     1|
|8     |  D6     |DFlipFlop_5      |     1|
|9     |  D7     |DFlipFlop_6      |     2|
|10    |  L2     |SlowClock        |    35|
|11    |  L3     |twobitcounter    |    20|
|12    |  L6     |binarytoSevenSeg |     7|
|13    |  U0     |Debouncer        |    26|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:50 . Memory (MB): peak = 736.305 ; gain = 497.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:35 . Memory (MB): peak = 736.305 ; gain = 178.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:51 . Memory (MB): peak = 736.305 ; gain = 497.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:02:03 . Memory (MB): peak = 736.305 ; gain = 510.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/RandomNumberGenerator/RandomNumberGenerator.runs/synth_1/MainTopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainTopModule_utilization_synth.rpt -pb MainTopModule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 736.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 22 16:23:19 2024...
