{"index": 436, "svad": "This property verifies that the sync_reset signal immediately matches the wb_rst_i signal whenever wb_rst_i is asserted. The check is triggered at every positive edge of the wb_clk_i clock. When wb_rst_i equals 1, the property requires that sync_reset must also equal 1 on the same clock edge. The verification is disabled when wb_rst_i is 0, meaning no check is performed during inactive reset periods.", "reference_sva": "property p_sync_reset_assignment;\n    @(posedge wb_clk_i) disable iff (wb_rst_i == 0)\n        wb_rst_i == 1 |-> sync_reset == wb_rst_i;\nendproperty\nassert_p_sync_reset_assignment: assert property (p_sync_reset_assignment) else $error(\"Assertion failed: sync_reset signal does not match wb_rst_i when wb_rst_i is asserted\");", "generated_sva": "property sync_reset_matches_wb_rst;\n  @(posedge wb_clk_i) disable iff (!wb_rst_i)\n  wb_rst_i == 1 |-> sync_reset == 1;\nendproperty\n\nassert property (sync_reset_matches_wb_rst);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_sync_reset_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `sync_reset`\n\n* **Clocks & Resets:**\n    * Primary Clock: `wb_clk_i` (posedge)\n    * Reset Signal: `wb_rst_i` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `wb_rst_i == 1`\n    * Response condition: `sync_reset == wb_rst_i`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `wb_rst_i == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `sync_reset == wb_rst_i`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (wb_rst_i == 0)`\n    * Property is disabled when reset `wb_rst_i` is active high\n\n* **Assertion Structure:**\n    * `@(posedge wb_clk_i) wb_rst_i == 1 |-> sync_reset == wb_rst_i`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_sync_reset_assignment;\n    @(posedge wb_clk_i) disable iff (wb_rst_i == 0)\n        wb_rst_i == 1 |-> sync_reset == wb_rst_i;\nendproperty\nassert_p_sync_reset_assignment: assert property (p_sync_reset_assignment) else $error(\"Assertion failed: sync_reset signal does not match wb_rst_i when wb_rst_i is asserted\");\n```\n\n**Summary:**\nProperty `p_sync_reset_assignment` uses overlapping implication synchronized to `wb_clk_i`.", "error_message": null, "generation_time": 29.04599165916443, "verification_time": 0.015625953674316406, "from_cache": false}