	component nios2_system is
		port (
			clk_clk                                  : in    std_logic                    := 'X';             -- clk
			i2c_avalon_mm_if_conduit_end_scl_export  : inout std_logic                    := 'X';             -- export
			i2c_avalon_mm_if_conduit_end_sda_export  : inout std_logic                    := 'X';             -- export
			interrupt_pio_external_connection_export : in    std_logic_vector(2 downto 0) := (others => 'X'); -- export
			led_pio_external_connection_export       : out   std_logic_vector(9 downto 0);                    -- export
			reset_reset_n                            : in    std_logic                    := 'X';             -- reset_n
			sw_pio_external_connection_export        : in    std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component nios2_system;

