

================================================================
== Vivado HLS Report for 'stream_in_row_4'
================================================================
* Date:           Tue May 10 21:15:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.170 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       84| 4.000 ns | 0.336 us |    1|   84|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       82|       82|         3|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|     97|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        -|      -|     363|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     363|    199|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln321_fu_154_p2               |     *    |      0|  0|  30|           2|           7|
    |add_ln29_fu_166_p2                |     +    |      0|  0|  15|           7|           1|
    |add_ln321_fu_182_p2               |     +    |      0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_133                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_93                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln29_fu_160_p2               |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln33_fu_172_p2               |   icmp   |      0|  0|  11|           7|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  97|          40|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_reg_V_0_reg_126  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter1_v1_V_0_reg_139   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_reg_V_0_reg_126  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_v1_V_0_reg_139   |   9|          2|   64|        128|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |v2_V_0_reg_103                        |   9|          2|   64|        128|
    |w_0_0_reg_115                         |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 102|         22|  331|        664|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln321_reg_236                     |   9|   0|    9|          0|
    |add_ln321_reg_236_pp0_iter1_reg       |   9|   0|    9|          0|
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_reg_V_0_reg_126  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_v1_V_0_reg_139   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_reg_V_0_reg_126  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_v1_V_0_reg_139   |  64|   0|   64|          0|
    |icmp_ln29_reg_223                     |   1|   0|    1|          0|
    |icmp_ln29_reg_223_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln33_reg_232                     |   1|   0|    1|          0|
    |mul_ln321_reg_218                     |   9|   0|    9|          0|
    |v2_V_0_reg_103                        |  64|   0|   64|          0|
    |w_0_0_reg_115                         |   7|   0|    7|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 363|   0|  363|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | stream_in_row.4 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | stream_in_row.4 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | stream_in_row.4 | return value |
|ap_done                | out |    1| ap_ctrl_hs | stream_in_row.4 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | stream_in_row.4 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | stream_in_row.4 | return value |
|in_V_V_dout            |  in |  128|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n         |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read            | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|row_buffer_V_address1  | out |    9|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_ce1       | out |    1|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_we1       | out |    1|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_d1        | out |  128|  ap_memory |   row_buffer_V  |     array    |
|skip_flag              |  in |    1|   ap_none  |    skip_flag    |    scalar    |
|rowBufferIdx_V         |  in |    2|   ap_none  |  rowBufferIdx_V |    scalar    |
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([324 x i128]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rowBufferIdx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rowBufferIdx_V)"   --->   Operation 8 'read' 'rowBufferIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)"   --->   Operation 9 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader119.preheader" [./src/conv2d_DSPopt.hpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V_read to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 11 'zext' 'zext_ln321' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.17ns)   --->   "%mul_ln321 = mul i9 %zext_ln321, 81" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 12 'mul' 'mul_ln321' <Predicate = (!skip_flag_read)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %.preheader.0" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 13 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%v2_V_0 = phi i64 [ %reg_V_0, %hls_label_26_end ], [ 0, %.preheader119.preheader ]" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 14 'phi' 'v2_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w_0_0 = phi i7 [ %add_ln29, %hls_label_26_end ], [ 0, %.preheader119.preheader ]" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 15 'phi' 'w_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln29 = icmp eq i7 %w_0_0, -47" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 16 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.89ns)   --->   "%add_ln29 = add i7 %w_0_0, 1" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 18 'add' 'add_ln29' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.loopexit.loopexit, label %hls_label_26_begin" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln33 = icmp eq i7 %w_0_0, -48" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 20 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "br i1 %icmp_ln33, label %hls_label_26_end, label %1" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 21 'br' <Predicate = (!icmp_ln29)> <Delay = 0.75>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i7 %w_0_0 to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 22 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln321 = add i9 %mul_ln321, %zext_ln321_2" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 23 'add' 'add_ln321' <Predicate = (!icmp_ln29)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 24 [1/1] (1.75ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 24 'read' 'tmp_V' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %tmp_V, i32 64, i32 127)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 25 'partselect' 'p_Result_s' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i128 %tmp_V to i64" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 26 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "br label %hls_label_26_end" [./src/conv2d_DSPopt.hpp:35]   --->   Operation 27 'br' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50018)" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:30]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%reg_V_0 = phi i64 [ %p_Result_s, %1 ], [ 0, %hls_label_26_begin ]" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 30 'phi' 'reg_V_0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%v1_V_0 = phi i64 [ %trunc_ln96, %1 ], [ 0, %hls_label_26_begin ]" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 31 'phi' 'v1_V_0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_3 = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %v1_V_0, i64 %v2_V_0)" [./src/conv2d_DSPopt.hpp:39]   --->   Operation 32 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i9 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 33 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [324 x i128]* %row_buffer_V, i64 0, i64 %zext_ln321_3" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 34 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.35ns)   --->   "store i128 %p_Result_3, i128* %row_buffer_V_addr, align 16" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 35 'store' <Predicate = (!icmp_ln29)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50018, i32 %tmp)" [./src/conv2d_DSPopt.hpp:44]   --->   Operation 36 'specregionend' 'empty_84' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader.0" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 37 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:45]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
specmemcore_ln0     (specmemcore      ) [ 000000]
rowBufferIdx_V_read (read             ) [ 000000]
skip_flag_read      (read             ) [ 011111]
br_ln24             (br               ) [ 000000]
zext_ln321          (zext             ) [ 000000]
mul_ln321           (mul              ) [ 001110]
br_ln29             (br               ) [ 011110]
v2_V_0              (phi              ) [ 001110]
w_0_0               (phi              ) [ 001000]
icmp_ln29           (icmp             ) [ 001110]
empty               (speclooptripcount) [ 000000]
add_ln29            (add              ) [ 011110]
br_ln29             (br               ) [ 000000]
icmp_ln33           (icmp             ) [ 001110]
br_ln33             (br               ) [ 001110]
zext_ln321_2        (zext             ) [ 000000]
add_ln321           (add              ) [ 001110]
tmp_V               (read             ) [ 000000]
p_Result_s          (partselect       ) [ 001110]
trunc_ln96          (trunc            ) [ 001110]
br_ln35             (br               ) [ 001110]
tmp                 (specregionbegin  ) [ 000000]
specpipeline_ln30   (specpipeline     ) [ 000000]
reg_V_0             (phi              ) [ 011010]
v1_V_0              (phi              ) [ 001010]
p_Result_3          (bitconcatenate   ) [ 000000]
zext_ln321_3        (zext             ) [ 000000]
row_buffer_V_addr   (getelementptr    ) [ 000000]
store_ln42          (store            ) [ 000000]
empty_84            (specregionend    ) [ 000000]
br_ln29             (br               ) [ 011110]
br_ln0              (br               ) [ 000000]
ret_ln45            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skip_flag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rowBufferIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50018"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="rowBufferIdx_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowBufferIdx_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="skip_flag_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_V_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="128" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="row_buffer_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_V_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln42_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="9" slack="0"/>
<pin id="99" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="128" slack="2147483647"/>
<pin id="101" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="v2_V_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="v2_V_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="w_0_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="1"/>
<pin id="117" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_0_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="w_0_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_V_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reg_V_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="reg_V_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="2"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reg_V_0/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="v1_V_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="2"/>
<pin id="141" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v1_V_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="v1_V_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="2"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V_0/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln321_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln321_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln321/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln29_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln29_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln33_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln321_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln321_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="1"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Result_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="128" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="8" slack="0"/>
<pin id="192" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln96_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="128" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="2"/>
<pin id="205" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln321_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="2"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_3/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="skip_flag_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="mul_ln321_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="1"/>
<pin id="220" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln321 "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln29_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="227" class="1005" name="add_ln29_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln33_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="236" class="1005" name="add_ln321_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="2"/>
<pin id="238" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Result_s_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="246" class="1005" name="trunc_ln96_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="137"><net_src comp="126" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="68" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="119" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="119" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="119" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="119" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="80" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="80" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="143" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="103" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="93" pin=4"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="217"><net_src comp="74" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="154" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="226"><net_src comp="160" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="166" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="235"><net_src comp="172" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="182" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="244"><net_src comp="187" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="249"><net_src comp="197" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: row_buffer_V | {4 }
 - Input state : 
	Port: stream_in_row.4 : in_V_V | {3 }
	Port: stream_in_row.4 : skip_flag | {1 }
	Port: stream_in_row.4 : rowBufferIdx_V | {1 }
  - Chain level:
	State 1
		mul_ln321 : 1
	State 2
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		icmp_ln33 : 1
		br_ln33 : 2
		zext_ln321_2 : 1
		add_ln321 : 2
	State 3
	State 4
		p_Result_3 : 1
		row_buffer_V_addr : 1
		store_ln42 : 2
		empty_84 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln321_fu_154        |    0    |    0    |    40   |
|----------|--------------------------------|---------|---------|---------|
|    add   |         add_ln29_fu_166        |    0    |    0    |    15   |
|          |        add_ln321_fu_182        |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln29_fu_160        |    0    |    0    |    11   |
|          |        icmp_ln33_fu_172        |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          | rowBufferIdx_V_read_read_fu_68 |    0    |    0    |    0    |
|   read   |    skip_flag_read_read_fu_74   |    0    |    0    |    0    |
|          |        tmp_V_read_fu_80        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln321_fu_150       |    0    |    0    |    0    |
|   zext   |       zext_ln321_2_fu_178      |    0    |    0    |    0    |
|          |       zext_ln321_3_fu_210      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        p_Result_s_fu_187       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln96_fu_197       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|        p_Result_3_fu_201       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |    93   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln29_reg_227   |    7   |
|   add_ln321_reg_236  |    9   |
|   icmp_ln29_reg_223  |    1   |
|   icmp_ln33_reg_232  |    1   |
|   mul_ln321_reg_218  |    9   |
|  p_Result_s_reg_241  |   64   |
|    reg_V_0_reg_126   |   64   |
|skip_flag_read_reg_214|    1   |
|  trunc_ln96_reg_246  |   64   |
|    v1_V_0_reg_139    |   64   |
|    v2_V_0_reg_103    |   64   |
|     w_0_0_reg_115    |    7   |
+----------------------+--------+
|         Total        |   355  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|  v2_V_0_reg_103 |  p0  |   2  |  64  |   128  ||    9    |
| reg_V_0_reg_126 |  p0  |   2  |  64  |   128  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||   1.51  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   355  |   111  |
+-----------+--------+--------+--------+--------+
