// SPDX-License-Identifier: MIT
// Copyright (c) 2026 Hygon Information Technology Co., Ltd.
//
// HIP implementation of SGLang fused sigmoid-gating delta-rule updates.
// Supports GDN/KDA, intermediate-state caching, and ReplaySSM input staging.

#include <ATen/Dispatch.h>
#include <ATen/hip/HIPContext.h>
#include <ATen/hip/impl/HIPGuardImplMasqueradingAsCUDA.h>
#include <c10/hip/HIPException.h>
#include <hip/hip_runtime.h>
#include <torch/extension.h>

#include <cmath>
#include <cstdint>
#include <cstdlib>
#include <limits>
#include <optional>
#include <string>
#include <type_traits>
#include <vector>

#include "fla.h"
#include "hip_kernel_launch.h"

#ifndef AITER_HIP_KERNEL_LAUNCH_CHECK
#if defined(C10_CUDA_KERNEL_LAUNCH_CHECK)
#define AITER_HIP_KERNEL_LAUNCH_CHECK() C10_CUDA_KERNEL_LAUNCH_CHECK()
#elif defined(C10_HIP_KERNEL_LAUNCH_CHECK)
#define AITER_HIP_KERNEL_LAUNCH_CHECK() C10_HIP_KERNEL_LAUNCH_CHECK()
#else
#define AITER_HIP_KERNEL_LAUNCH_CHECK() C10_HIP_CHECK(hipGetLastError())
#endif
#endif

namespace {

typedef float f32x4 __attribute__((ext_vector_type(4)));

constexpr int kVec = 4;
constexpr int kMaxSupportedK = 128;
constexpr int kBlockThreads = 256;

template <typename T>
struct alignas(sizeof(T) * kVec) Vec4 {
    T v[kVec];
};

__device__ __forceinline__ float fast_exp(float x)
{
#if defined(__gfx928__) || defined(__gfx936__) || defined(__gfx938__)
    constexpr float kLog2e = 1.44269504088896340736f;
    return __builtin_amdgcn_exp2f(x * kLog2e);
#else
    return __expf(x);
#endif
}

__device__ __forceinline__ float softplus_th(float x, float beta, float inv_beta, float th)
{
    const float bx = beta * x;
    return bx <= th ? __logf(1.0f + fast_exp(bx)) * inv_beta : x;
}

// g itself, before the recurrent exp(g). This is also the value staged
// into ReplaySSM's replayssm_g buffer.
template <bool UseLowerBound>
__device__ __forceinline__ float gate_log(
    float x, float A, float lower_bound, float beta, float inv_beta, float th)
{
    if constexpr (UseLowerBound) {
        const float sig = 1.0f / (1.0f + fast_exp(-A * x));
        return lower_bound * sig;
    } else {
        return -A * softplus_th(x, beta, inv_beta, th);
    }
}

// Preserve each index tensor's dtype without launching conversion kernels.
struct GdnIndexView {
    const void* data = nullptr;
    bool is_int64 = false;

    __device__ __forceinline__ int64_t operator[](int64_t i) const
    {
        return is_int64 ? static_cast<const int64_t*>(data)[i]
                        : static_cast<const int32_t*>(data)[i];
    }
};

GdnIndexView make_index_view(const at::Tensor& tensor)
{
    return {tensor.data_ptr(), tensor.scalar_type() == at::ScalarType::Long};
}

template <typename scalar_t>
struct GdnParams {
    // A_log/dt_bias use FP32 storage. a/b have independent storage types;
    // their loaded values are converted to FP32 inside the kernel.
    const float* __restrict__ A_log;
    const void* __restrict__ a;
    const void* __restrict__ b;
    const float* __restrict__ dt_bias;
    int a_dtype;
    int b_dtype;
    const scalar_t* __restrict__ q;
    const scalar_t* __restrict__ k;
    const scalar_t* __restrict__ v;
    scalar_t* __restrict__ o;

    // State/cache strides are in elements of their respective buffer dtype.
    void* __restrict__ state;
    void* __restrict__ cache;
    int state_dtype;
    int cache_dtype;

    // ReplaySSM input staging. rawv/rawk may use fp32/bf16/fp16 independently
    // of q/k/v; g and beta are fp32, matching the Triton implementation.
    void* __restrict__ replayssm_rawv;
    void* __restrict__ replayssm_rawk;
    float* __restrict__ replayssm_g;
    float* __restrict__ replayssm_beta;
    int replayssm_rawv_dtype;
    int replayssm_rawk_dtype;

    int64_t rv_slot, rv_hv, rv_t, rv_v;
    int64_t rk_slot, rk_h, rk_t, rk_k;
    int64_t rg_slot, rg_hv, rg_t, rg_k;
    int64_t rb_slot, rb_hv, rb_t;
    int replayssm_window_len;

    GdnIndexView cu_seqlens;
    GdnIndexView state_idx;
    GdnIndexView cache_idx;
    GdnIndexView parent_tok;

    int64_t s_slot, s_hv, s_v;
    int64_t c_slot, c_step, c_hv, c_v;
    int64_t p_seq, p_tok;

    float sp_beta, sp_inv_beta, sp_th, scale;
    float lower_bound, beta_scale;
    int T_total;
    int H;
    int HV;
    int K;
    int V;
    int h_ratio;
    int write_state;
    int has_tree;
};

template <typename scalar_t, int NumChunk, int LPR, bool FullVec>
__device__ __forceinline__ void load_vec_frag(
    Vec4<scalar_t> (&dst)[NumChunk],
    const scalar_t* __restrict__ base,
    int lane,
    int K)
{
#pragma unroll
    for (int j = 0; j < NumChunk; ++j) {
        const int vi = j * LPR + lane;
        if constexpr (FullVec) {
            dst[j] = reinterpret_cast<const Vec4<scalar_t>*>(base)[vi];
        } else {
#pragma unroll
            for (int e = 0; e < kVec; ++e) {
                const int kk = vi * kVec + e;
                dst[j].v[e] = (kk < K) ? base[kk] : static_cast<scalar_t>(0);
            }
        }
    }
}

// Buffer storage types; recurrent arithmetic always uses FP32.
constexpr int kDtypeF32 = 0;
constexpr int kDtypeBF16 = 1;
constexpr int kDtypeF16 = 2;

template <typename T>
__device__ __forceinline__ void store_replayssm_scalar_t(void* base, int64_t off, float x)
{
    static_cast<T*>(base)[off] = static_cast<T>(x);
}

template <typename scalar_t, bool ReplaySameDtype>
__device__ __forceinline__ void store_replayssm_scalar(
    void* base, int dtype, int64_t off, float x)
{
    if constexpr (ReplaySameDtype) {
        store_replayssm_scalar_t<scalar_t>(base, off, x);
    } else if (dtype == kDtypeF32) {
        store_replayssm_scalar_t<float>(base, off, x);
    } else if (dtype == kDtypeBF16) {
        store_replayssm_scalar_t<c10::BFloat16>(base, off, x);
    } else {
        store_replayssm_scalar_t<c10::Half>(base, off, x);
    }
}

template <typename T>
__device__ __forceinline__ f32x4 ld_state4(const T* p, bool nt)
{
    if constexpr (std::is_same<T, float>::value) {
        const f32x4* q = reinterpret_cast<const f32x4*>(p);
        return nt ? __builtin_nontemporal_load(q) : *q;
    } else {
        const Vec4<T> raw = *reinterpret_cast<const Vec4<T>*>(p);
        f32x4 r;
#pragma unroll
        for (int e = 0; e < kVec; ++e) {
            r[e] = static_cast<float>(raw.v[e]);
        }
        return r;
    }
}

template <typename T>
__device__ __forceinline__ void st_state4(T* p, f32x4 x)
{
    if constexpr (std::is_same<T, float>::value) {
        __builtin_nontemporal_store(x, reinterpret_cast<f32x4*>(p));
    } else {
        Vec4<T> raw;
#pragma unroll
        for (int e = 0; e < kVec; ++e) {
            raw.v[e] = static_cast<T>(x[e]);
        }
        *reinterpret_cast<Vec4<T>*>(p) = raw;
    }
}

template <typename T, int NumChunk, int LPR, bool FullVec>
__device__ __forceinline__ void load_state_row_t(
    f32x4 (&dst)[NumChunk],
    const T* __restrict__ base,
    int lane,
    int K,
    bool nt)
{
#pragma unroll
    for (int j = 0; j < NumChunk; ++j) {
        const int vi = j * LPR + lane;
        if constexpr (FullVec) {
            dst[j] = ld_state4<T>(base + vi * kVec, nt);
        } else {
#pragma unroll
            for (int e = 0; e < kVec; ++e) {
                const int kk = vi * kVec + e;
                dst[j][e] = (kk < K) ? static_cast<float>(base[kk]) : 0.0f;
            }
        }
    }
}

template <typename T, int NumChunk, int LPR, bool FullVec>
__device__ __forceinline__ void store_state_row_t(
    const f32x4 (&src)[NumChunk],
    T* __restrict__ base,
    int lane,
    int K)
{
#pragma unroll
    for (int j = 0; j < NumChunk; ++j) {
        const int vi = j * LPR + lane;
        if constexpr (FullVec) {
            st_state4<T>(base + vi * kVec, src[j]);
        } else {
#pragma unroll
            for (int e = 0; e < kVec; ++e) {
                const int kk = vi * kVec + e;
                if (kk < K) {
                    base[kk] = static_cast<T>(src[j][e]);
                }
            }
        }
    }
}

// `off` is an element offset into `base`. The FP32 specialization omits
// runtime state/cache dtype selection while retaining the same layout logic.
template <int NumChunk, int LPR, bool FullVec, bool Fp32StateCache>
__device__ __forceinline__ void load_state_row(
    f32x4 (&dst)[NumChunk],
    const void* __restrict__ base,
    int64_t off,
    int dtype,
    int lane,
    int K,
    bool nt)
{
    if constexpr (Fp32StateCache) {
        load_state_row_t<float, NumChunk, LPR, FullVec>(
            dst, static_cast<const float*>(base) + off, lane, K, nt);
    } else if (dtype == kDtypeF32) {
        load_state_row_t<float, NumChunk, LPR, FullVec>(
            dst, static_cast<const float*>(base) + off, lane, K, nt);
    } else if (dtype == kDtypeBF16) {
        load_state_row_t<c10::BFloat16, NumChunk, LPR, FullVec>(
            dst, static_cast<const c10::BFloat16*>(base) + off, lane, K, nt);
    } else {
        load_state_row_t<c10::Half, NumChunk, LPR, FullVec>(
            dst, static_cast<const c10::Half*>(base) + off, lane, K, nt);
    }
}

template <int NumChunk, int LPR, bool FullVec, bool Fp32StateCache>
__device__ __forceinline__ void store_state_row(
    const f32x4 (&src)[NumChunk],
    void* __restrict__ base,
    int64_t off,
    int dtype,
    int lane,
    int K)
{
    if constexpr (Fp32StateCache) {
        store_state_row_t<float, NumChunk, LPR, FullVec>(
            src, static_cast<float*>(base) + off, lane, K);
    } else if (dtype == kDtypeF32) {
        store_state_row_t<float, NumChunk, LPR, FullVec>(
            src, static_cast<float*>(base) + off, lane, K);
    } else if (dtype == kDtypeBF16) {
        store_state_row_t<c10::BFloat16, NumChunk, LPR, FullVec>(
            src, static_cast<c10::BFloat16*>(base) + off, lane, K);
    } else {
        store_state_row_t<c10::Half, NumChunk, LPR, FullVec>(
            src, static_cast<c10::Half*>(base) + off, lane, K);
    }
}

template <
    typename scalar_t,
    int NumChunk,
    int LPR,
    int VRows,
    int BlockThreads,
    bool FullVec,
    bool IsKda,
    bool HasCache,
    bool CacheReplaySSM,
    bool UseLowerBound,
    bool Fp32StateCache,
    bool ReplaySameDtype,
    typename AType,
    typename BType>
__global__ __launch_bounds__(BlockThreads)
void sglang_fused_sigmoid_gating_delta_rule_update_kernel(GdnParams<scalar_t> p)
{
    const auto* a_ptr = static_cast<const AType*>(p.a);
    const auto* b_ptr = static_cast<const BType*>(p.b);
    constexpr int Groups = BlockThreads / LPR;
    constexpr int RowsPerBlock = Groups * VRows;

    static_assert(BlockThreads % LPR == 0, "block must split into lane groups");
    static_assert(LPR == 16 || LPR == 32, "LPR must be 16 or 32");
    static_assert(NumChunk == 1 || NumChunk == 2, "NumChunk must be 1 or 2");
    static_assert(VRows > 0 && VRows <= LPR, "VRows must fit in a lane group");

    const int tid = static_cast<int>(threadIdx.x);
    const int lane = tid & (LPR - 1);
    const int gid = tid / LPR;

    const int v0 = static_cast<int>(blockIdx.x) * RowsPerBlock + gid * VRows;
    if constexpr (!IsKda) {
        if (v0 >= p.V) {
            return;
        }
    }
    const int hv = static_cast<int>(blockIdx.y);
    const int n = static_cast<int>(blockIdx.z);

    const int K = FullVec ? (NumChunk * LPR * kVec) : p.K;

    int64_t bos;
    int64_t T_cur;
    if (p.cu_seqlens.data != nullptr) {
        bos = p.cu_seqlens[n];
        T_cur = p.cu_seqlens[n + 1] - bos;
    } else {
        bos = static_cast<int64_t>(n) * p.T_total;
        T_cur = p.T_total;
    }
    if (T_cur <= 0) {
        return;
    }

    int64_t slot = -1;
    if (p.state != nullptr || CacheReplaySSM) {
        slot = p.state_idx[n];
    }
    const bool use_state = p.state != nullptr && slot >= 0;

    int64_t cslot = -1;
    if constexpr (HasCache) {
        cslot = p.cache_idx[n];
    }

    bool row_ok[VRows];
#pragma unroll
    for (int r = 0; r < VRows; ++r) {
        row_ok[r] = (!IsKda && VRows == 1) ? true : ((v0 + r) < p.V);
    }

    const int h = hv / p.h_ratio;

    f32x4 hs[VRows][NumChunk];
    const int64_t s_base =
        use_state ? (static_cast<int64_t>(slot) * p.s_slot +
                     static_cast<int64_t>(hv) * p.s_hv)
                  : 0;
#pragma unroll
    for (int r = 0; r < VRows; ++r) {
        if (use_state && row_ok[r]) {
            load_state_row<NumChunk, LPR, FullVec, Fp32StateCache>(
                hs[r], p.state,
                s_base + static_cast<int64_t>(v0 + r) * p.s_v,
                p.state_dtype, lane, K, true);
        } else {
#pragma unroll
            for (int j = 0; j < NumChunk; ++j) {
                hs[r][j] = f32x4(0.0f);
            }
        }
    }

    const float A = fast_exp(p.A_log[hv]);

    __shared__ float s_gate[IsKda ? 2 * kMaxSupportedK : 1];
    const bool gate_lane = IsKda && (tid < kMaxSupportedK);
    int gbuf = 0;

    float dts = 0.0f;
    float dt_t = 0.0f;
    float a_cur = 0.0f;
    float a_nxt = 0.0f;
    if constexpr (IsKda) {
        if (gate_lane && tid < K) {
            dt_t = static_cast<float>(p.dt_bias[static_cast<int64_t>(hv) * K + tid]);
            a_cur = static_cast<float>(
                a_ptr[(static_cast<int64_t>(bos) * p.HV + hv) * K + tid]);
        }
    } else {
        dts = static_cast<float>(p.dt_bias[hv]);
    }

    const scalar_t* qp = p.q + (static_cast<int64_t>(bos) * p.H + h) * K;
    const scalar_t* kp = p.k + (static_cast<int64_t>(bos) * p.H + h) * K;
    const int64_t qk_step = static_cast<int64_t>(p.H) * K;

    const AType* ap = a_ptr + static_cast<int64_t>(bos) * p.HV + hv;
    const BType* bp = b_ptr + static_cast<int64_t>(bos) * p.HV + hv;
    const int64_t ab_step = p.HV;

    int64_t vo = (static_cast<int64_t>(bos) * p.HV + hv) * p.V + v0;
    const int64_t vo_step = static_cast<int64_t>(p.HV) * p.V;

    int64_t c_base = 0;
    int64_t c_cur = 0;
    if constexpr (HasCache) {
        if (cslot >= 0) {
            c_base = static_cast<int64_t>(cslot) * p.c_slot +
                     static_cast<int64_t>(hv) * p.c_hv;
            c_cur = c_base;
        }
    }

    int64_t replay_v_base = 0;
    int64_t replay_k_base = 0;
    int64_t replay_g_base = 0;
    int64_t replay_beta_base = 0;
    if constexpr (CacheReplaySSM && IsKda) {
        if (slot >= 0) {
            replay_v_base = static_cast<int64_t>(slot) * p.rv_slot +
                            static_cast<int64_t>(hv) * p.rv_hv;
            replay_k_base = static_cast<int64_t>(slot) * p.rk_slot +
                            static_cast<int64_t>(h) * p.rk_h;
            replay_g_base = static_cast<int64_t>(slot) * p.rg_slot +
                            static_cast<int64_t>(hv) * p.rg_hv;
            replay_beta_base = static_cast<int64_t>(slot) * p.rb_slot +
                               static_cast<int64_t>(hv) * p.rb_hv;
        }
    }

    Vec4<scalar_t> qc[NumChunk], kc[NumChunk];
    load_vec_frag<scalar_t, NumChunk, LPR, FullVec>(qc, qp, lane, K);
    load_vec_frag<scalar_t, NumChunk, LPR, FullVec>(kc, kp, lane, K);

    float ac = 0.0f;
    float bc = static_cast<float>(bp[0]);
    float an = 0.0f;
    float bn = 0.0f;
    if constexpr (!IsKda) {
        ac = static_cast<float>(ap[0]);
    }

    for (int64_t t = 0; t < T_cur; ++t) {
        if constexpr (IsKda) {
            if (gate_lane) {
                const float g_log =
                    (tid < K) ? gate_log<UseLowerBound>(
                                    a_cur + dt_t, A, p.lower_bound, p.sp_beta,
                                    p.sp_inv_beta, p.sp_th)
                              : 0.0f;
                s_gate[gbuf * kMaxSupportedK + tid] =
                    (tid < K) ? fast_exp(g_log) : 1.0f;
                if constexpr (CacheReplaySSM) {
                    // Gate logs are independent of V; stage them once per head.
                    if (blockIdx.x == 0 && tid < K && slot >= 0 &&
                        t < p.replayssm_window_len) {
                        p.replayssm_g[
                            replay_g_base + t * p.rg_t + static_cast<int64_t>(tid) * p.rg_k] =
                            g_log;
                    }
                }
                if (t + 1 < T_cur && tid < K) {
                    a_nxt = static_cast<float>(
                        a_ptr[((bos + t + 1) * p.HV + hv) * K + tid]);
                }
            }
            __syncthreads();
        }

        if constexpr (CacheReplaySSM && IsKda) {
            // Reuse the current raw K fragments after the gate barrier.
            // One K-group of one value head stages each key head exactly once.
            if (blockIdx.x == 0 && gid == 0 && hv % p.h_ratio == 0 &&
                slot >= 0 && t < p.replayssm_window_len) {
#pragma unroll
                for (int j = 0; j < NumChunk; ++j) {
#pragma unroll
                    for (int e = 0; e < kVec; ++e) {
                        const int kk = (j * LPR + lane) * kVec + e;
                        if (FullVec || kk < K) {
                            store_replayssm_scalar<scalar_t, ReplaySameDtype>(
                                p.replayssm_rawk,
                                p.replayssm_rawk_dtype,
                                replay_k_base + t * p.rk_t +
                                    static_cast<int64_t>(kk) * p.rk_k,
                                static_cast<float>(kc[j].v[e]));
                        }
                    }
                }
            }
        }

        if constexpr (HasCache) {
            if (p.has_tree != 0 && t != 0 && cslot >= 0) {
                const int64_t parent =
                    p.parent_tok[static_cast<int64_t>(n) * p.p_seq + t * p.p_tok];
                if (parent != t - 1) {
                    const int64_t pb = c_base + static_cast<int64_t>(parent) * p.c_step;
#pragma unroll
                    for (int r = 0; r < VRows; ++r) {
                        if (row_ok[r]) {
                            load_state_row<NumChunk, LPR, FullVec, Fp32StateCache>(
                                hs[r], p.cache,
                                pb + static_cast<int64_t>(v0 + r) * p.c_v,
                                p.cache_dtype, lane, K, false);
                        }
                    }
                }
            }
        }

        if (t + 1 < T_cur) {
            bn = static_cast<float>(bp[(t + 1) * ab_step]);
            if constexpr (!IsKda) {
                an = static_cast<float>(ap[(t + 1) * ab_step]);
            }
        }

        const float beta_gate = p.beta_scale * (1.0f / (1.0f + fast_exp(-bc)));

        if constexpr (CacheReplaySSM && IsKda) {
            // beta is independent of V/K; keep a single writer per value head.
            if (blockIdx.x == 0 && tid == 0 && slot >= 0 &&
                t < p.replayssm_window_len) {
                p.replayssm_beta[replay_beta_base + t * p.rb_t] = beta_gate;
            }
        }

        float gate = 1.0f;
        if constexpr (!IsKda) {
            gate = fast_exp(gate_log<UseLowerBound>(
                ac + dts, A, p.lower_bound, p.sp_beta, p.sp_inv_beta, p.sp_th));
        }

        float hk[VRows];
#pragma unroll
        for (int r = 0; r < VRows; ++r) {
            hk[r] = 0.0f;
        }
        float qsq = 0.0f;
        float ksq = 0.0f;

#pragma unroll
        for (int j = 0; j < NumChunk; ++j) {
            float gv[kVec];
            if constexpr (IsKda) {
                const int gb = gbuf * kMaxSupportedK + (j * LPR + lane) * kVec;
#pragma unroll
                for (int e = 0; e < kVec; ++e) {
                    gv[e] = s_gate[gb + e];
                }
            }
#pragma unroll
            for (int e = 0; e < kVec; ++e) {
                const float kv = static_cast<float>(kc[j].v[e]);
                const float qv = static_cast<float>(qc[j].v[e]);
                const float g = IsKda ? gv[e] : gate;
                qsq += qv * qv;
                ksq += kv * kv;
#pragma unroll
                for (int r = 0; r < VRows; ++r) {
                    const float hg = hs[r][j][e] * g;
                    hs[r][j][e] = hg;
                    hk[r] += hg * kv;
                }
            }
        }

#pragma unroll
        for (int m = LPR / 2; m > 0; m >>= 1) {
#pragma unroll
            for (int r = 0; r < VRows; ++r) {
                hk[r] += __shfl_xor(hk[r], m, LPR);
            }
            qsq += __shfl_xor(qsq, m, LPR);
            ksq += __shfl_xor(ksq, m, LPR);
        }

        const float inv_q = (p.scale < 0.0f) ? 1.0f : rsqrtf(qsq + 1.0e-6f);
        const float inv_k = (p.scale < 0.0f) ? 1.0f : rsqrtf(ksq + 1.0e-6f);
        const float abs_scale = (p.scale < 0.0f) ? -p.scale : p.scale;

        float raw_v = 0.0f;
        if constexpr (CacheReplaySSM && IsKda) {
            // Neighboring lanes load/stage distinct V rows once per group.
            // All lanes then consume these raw values through group shuffles.
            if (lane < VRows && v0 + lane < p.V) {
                raw_v = static_cast<float>(p.v[vo + lane]);
                if (slot >= 0 && t < p.replayssm_window_len) {
                    store_replayssm_scalar<scalar_t, ReplaySameDtype>(
                        p.replayssm_rawv,
                        p.replayssm_rawv_dtype,
                        replay_v_base + t * p.rv_t +
                            static_cast<int64_t>(v0 + lane) * p.rv_v,
                        raw_v);
                }
            }
        }

        float coef[VRows];
#pragma unroll
        for (int r = 0; r < VRows; ++r) {
            float vv;
            if constexpr (CacheReplaySSM && IsKda) {
                vv = __shfl(raw_v, r, LPR);
            } else {
                vv = row_ok[r] ? static_cast<float>(p.v[vo + r]) : 0.0f;
            }
            coef[r] = (vv - hk[r] * inv_k) * beta_gate * inv_k;
        }

        float out[VRows];
#pragma unroll
        for (int r = 0; r < VRows; ++r) {
            out[r] = 0.0f;
        }

#pragma unroll
        for (int j = 0; j < NumChunk; ++j) {
#pragma unroll
            for (int e = 0; e < kVec; ++e) {
                const float kv = static_cast<float>(kc[j].v[e]);
                const float qv = static_cast<float>(qc[j].v[e]);
#pragma unroll
                for (int r = 0; r < VRows; ++r) {
                    const float hn = hs[r][j][e] + coef[r] * kv;
                    hs[r][j][e] = hn;
                    out[r] += hn * qv;
                }
            }
            // This K fragment is dead for the current token. Reuse it for
            // the next token while updating the remaining state fragments.
            if (t + 1 < T_cur) {
                const scalar_t* next_k = kp + (t + 1) * qk_step;
                const int vi = j * LPR + lane;
                if constexpr (FullVec) {
                    kc[j] = reinterpret_cast<const Vec4<scalar_t>*>(next_k)[vi];
                } else {
#pragma unroll
                    for (int e = 0; e < kVec; ++e) {
                        const int kk = vi * kVec + e;
                        kc[j].v[e] =
                            (kk < K) ? next_k[kk] : static_cast<scalar_t>(0);
                    }
                }
            }
        }

        // Current Q is dead after the local output accumulation. Reuse its
        // fragments for the next token while reducing/storing this output.
        if (t + 1 < T_cur) {
            const int64_t off = (t + 1) * qk_step;
            load_vec_frag<scalar_t, NumChunk, LPR, FullVec>(qc, qp + off, lane, K);
        }

#pragma unroll
        for (int m = LPR / 2; m > 0; m >>= 1) {
#pragma unroll
            for (int r = 0; r < VRows; ++r) {
                out[r] += __shfl_xor(out[r], m, LPR);
            }
        }

        if (lane == 0) {
            const float os = inv_q * abs_scale;
#pragma unroll
            for (int r = 0; r < VRows; ++r) {
                if (row_ok[r]) {
                    p.o[vo + r] = static_cast<scalar_t>(out[r] * os);
                }
            }
        }

        if constexpr (HasCache) {
            if (cslot >= 0) {
#pragma unroll
                for (int r = 0; r < VRows; ++r) {
                    if (row_ok[r]) {
                        store_state_row<NumChunk, LPR, FullVec, Fp32StateCache>(
                            hs[r], p.cache,
                            c_cur + static_cast<int64_t>(v0 + r) * p.c_v,
                            p.cache_dtype, lane, K);
                    }
                }
                c_cur += p.c_step;
            }
        }

        if (t + 1 < T_cur) {
            ac = an;
            bc = bn;
            vo += vo_step;
            if constexpr (IsKda) {
                a_cur = a_nxt;
                gbuf ^= 1;
            }
        }
    }

    if (use_state && p.write_state != 0) {
#pragma unroll
        for (int r = 0; r < VRows; ++r) {
            if (row_ok[r]) {
                store_state_row<NumChunk, LPR, FullVec, Fp32StateCache>(
                    hs[r], p.state,
                    s_base + static_cast<int64_t>(v0 + r) * p.s_v,
                    p.state_dtype, lane, K);
            }
        }
    }
}

int gdn_num_cu()
{
    const auto* props = at::cuda::getCurrentDeviceProperties();
    return props != nullptr && props->multiProcessorCount > 0
               ? props->multiProcessorCount
               : 64;
}

int gdn_env_vrows()
{
    static const int cached = [] {
        const char* e = std::getenv("SGLANG_GDN_VROWS");
        if (e == nullptr) {
            return 0;
        }
        const std::string value(e);
        TORCH_CHECK(
            value == "0" || value == "1" || value == "2" || value == "4",
            "SGLANG_GDN_VROWS must be 0, 1, 2, or 4");
        return value[0] - '0';
    }();
    return cached;
}

int pick_vrows(int N, int HV, int V, int LPR)
{
    const int groups = kBlockThreads / LPR;
    const long target = 4L * gdn_num_cu();
    const int candidates[3] = {4, 2, 1};
    for (int i = 0; i < 3; ++i) {
        const int vr = candidates[i];
        const int rows_per_block = groups * vr;
        const int nvt = (V + rows_per_block - 1) / rows_per_block;
        const long ctas = static_cast<long>(N) * HV * nvt;
        if (ctas >= target) {
            return vr;
        }
    }
    return 1;
}

// Convert a host-side flag into a compile-time kernel specialization.
template <typename Fn>
void dispatch_bool(bool flag, const Fn& fn)
{
    if (flag) {
        fn(std::true_type{});
    } else {
        fn(std::false_type{});
    }
}

template <typename T>
struct GdnTypeTag {
    using type = T;
};

template <typename Fn>
void dispatch_gate_dtype(int dtype, const Fn& fn)
{
    if (dtype == kDtypeF32) {
        fn(GdnTypeTag<float>{});
    } else if (dtype == kDtypeBF16) {
        fn(GdnTypeTag<c10::BFloat16>{});
    } else {
        fn(GdnTypeTag<c10::Half>{});
    }
}

template <
    typename scalar_t,
    int NumChunk,
    int LPR,
    int VRows,
    bool FullVec,
    bool IsKda,
    bool HasCache,
    bool CacheReplaySSM,
    bool UseLowerBound>
void launch_leaf(const GdnParams<scalar_t>& p, int N, hipStream_t stream)
{
    // Missing buffers impose no dtype requirement on the FP32 specialization.
    const bool fp32_state_cache =
        (p.state == nullptr || p.state_dtype == kDtypeF32) &&
        (!HasCache || p.cache_dtype == kDtypeF32);
    dispatch_bool(fp32_state_cache, [&](auto state_tag) {
        constexpr bool Fp32StateCache = decltype(state_tag)::value;
        const auto launch = [&](auto replay_tag) {
            constexpr bool ReplaySameDtype = decltype(replay_tag)::value;
            constexpr int RowsPerBlock = (kBlockThreads / LPR) * VRows;
            const dim3 grid(
                static_cast<unsigned>((p.V + RowsPerBlock - 1) / RowsPerBlock),
                static_cast<unsigned>(p.HV), static_cast<unsigned>(N));
            dispatch_gate_dtype(p.a_dtype, [&](auto a_tag) {
                using AType = typename decltype(a_tag)::type;
                dispatch_gate_dtype(p.b_dtype, [&](auto b_tag) {
                    using BType = typename decltype(b_tag)::type;
                    aiter::launch_kernel(aiter::launch_policy::fla,
                      sglang_fused_sigmoid_gating_delta_rule_update_kernel<
                        scalar_t, NumChunk, LPR, VRows, kBlockThreads, FullVec, IsKda,
                        HasCache, CacheReplaySSM, UseLowerBound, Fp32StateCache,
                        ReplaySameDtype, AType, BType>
                        , grid, dim3(kBlockThreads), 0, stream, p);
                });
            });
        };
        if constexpr (CacheReplaySSM && IsKda) {
            constexpr int input_dtype =
                std::is_same<scalar_t, float>::value ? kDtypeF32 :
                std::is_same<scalar_t, c10::BFloat16>::value ? kDtypeBF16 :
                std::is_same<scalar_t, c10::Half>::value ? kDtypeF16 : -1;
            dispatch_bool(p.replayssm_rawv_dtype == input_dtype &&
                              p.replayssm_rawk_dtype == input_dtype,
                          launch);
        } else {
            launch(std::false_type{});
        }
    });
}

template <
    typename scalar_t,
    int NumChunk,
    int LPR,
    bool FullVec,
    bool IsKda,
    bool HasCache,
    bool CacheReplaySSM,
    bool UseLowerBound>
void launch_vrows(const GdnParams<scalar_t>& p, int N, int vrows, hipStream_t stream)
{
    switch (vrows) {
    case 4:
        launch_leaf<scalar_t, NumChunk, LPR, 4, FullVec, IsKda, HasCache,
                    CacheReplaySSM, UseLowerBound>(p, N, stream);
        return;
    case 2:
        launch_leaf<scalar_t, NumChunk, LPR, 2, FullVec, IsKda, HasCache,
                    CacheReplaySSM, UseLowerBound>(p, N, stream);
        return;
    default:
        launch_leaf<scalar_t, NumChunk, LPR, 1, FullVec, IsKda, HasCache,
                    CacheReplaySSM, UseLowerBound>(p, N, stream);
        return;
    }
}

template <typename scalar_t, int NumChunk, int LPR, bool FullVec, bool CacheReplaySSM>
void launch_flags(const GdnParams<scalar_t>& p, int N, int vrows,
                  bool is_kda, bool has_cache, bool use_lower_bound, hipStream_t stream)
{
    dispatch_bool(has_cache, [&](auto cache_tag) {
        constexpr bool HasCache = decltype(cache_tag)::value;
        if (is_kda) {
            dispatch_bool(use_lower_bound, [&](auto lower_bound_tag) {
                constexpr bool UseLowerBound = decltype(lower_bound_tag)::value;
                launch_vrows<scalar_t, NumChunk, LPR, FullVec, true, HasCache,
                             CacheReplaySSM, UseLowerBound>(p, N, vrows, stream);
            });
        } else {
            // Safe gates and ReplaySSM staging are KDA-only.
            launch_vrows<scalar_t, NumChunk, LPR, FullVec, false, HasCache,
                         false, false>(p, N, vrows, stream);
        }
    });
}

inline int state_elem_size(int dtype)
{
    return dtype == kDtypeF32 ? 4 : 2;
}

// The vector path loads/stores kVec elements at a time, so the base pointer
// must be aligned to kVec * sizeof(elem) (16B for fp32, 8B for bf16/fp16) and
// every stride must be a multiple of kVec elements.
template <typename scalar_t>
bool gdn_can_vectorize(const GdnParams<scalar_t>& p, bool has_cache)
{
    if ((p.K % (16 * kVec)) != 0) {
        return false;
    }
    const uintptr_t input_align = alignof(Vec4<scalar_t>);
    if ((reinterpret_cast<uintptr_t>(p.q) & (input_align - 1)) ||
        (reinterpret_cast<uintptr_t>(p.k) & (input_align - 1))) {
        return false;
    }
    if (p.state != nullptr) {
        if ((p.s_slot & 3) || (p.s_hv & 3) || (p.s_v & 3)) {
            return false;
        }
        const uintptr_t align = kVec * state_elem_size(p.state_dtype);
        if (reinterpret_cast<uintptr_t>(p.state) & (align - 1)) {
            return false;
        }
    }
    if (has_cache) {
        if ((p.c_slot & 3) || (p.c_step & 3) || (p.c_hv & 3) || (p.c_v & 3)) {
            return false;
        }
        const uintptr_t align = kVec * state_elem_size(p.cache_dtype);
        if (reinterpret_cast<uintptr_t>(p.cache) & (align - 1)) {
            return false;
        }
    }
    return true;
}

template <typename scalar_t>
void gdn_dispatch(const GdnParams<scalar_t>& p, int N, bool is_kda, bool has_cache,
                  bool use_lower_bound, bool cache_replayssm_inputs,
                  int vrows_req, hipStream_t stream)
{
    dispatch_bool(cache_replayssm_inputs, [&](auto replay_tag) {
        constexpr bool CacheReplaySSM = decltype(replay_tag)::value;
        if (gdn_can_vectorize(p, has_cache)) {
            const int vrows = vrows_req > 0 ? vrows_req : pick_vrows(N, p.HV, p.V, 16);
            if (p.K / (16 * kVec) == 2) {
                launch_flags<scalar_t, 2, 16, true, CacheReplaySSM>(
                    p, N, vrows, is_kda, has_cache, use_lower_bound, stream);
            } else {
                launch_flags<scalar_t, 1, 16, true, CacheReplaySSM>(
                    p, N, vrows, is_kda, has_cache, use_lower_bound, stream);
            }
        } else {
            const int vrows = vrows_req > 0 ? vrows_req : pick_vrows(N, p.HV, p.V, 32);
            launch_flags<scalar_t, 1, 32, false, CacheReplaySSM>(
                p, N, vrows, is_kda, has_cache, use_lower_bound, stream);
        }
    });
}

void check_cuda_tensor_sglang(
    const torch::Tensor& tensor, const char* name, const torch::Tensor& ref)
{
    TORCH_CHECK(
        tensor.is_cuda() && tensor.device() == ref.device(),
        "sglang_fused_sigmoid_gating_delta_rule_update: ",
        name,
        " must be a CUDA/HIP tensor on q's device");
}

void check_same_dtype_sglang(
    const torch::Tensor& ref,
    const torch::Tensor& tensor,
    const char* name)
{
    TORCH_CHECK(
        tensor.scalar_type() == ref.scalar_type(),
        "sglang_fused_sigmoid_gating_delta_rule_update: ",
        name,
        " must have the same dtype as q");
}

void check_fp32_dtype_sglang(const torch::Tensor& tensor, const char* name)
{
    TORCH_CHECK(
        tensor.scalar_type() == at::ScalarType::Float,
        "sglang_fused_sigmoid_gating_delta_rule_update: ",
        name,
        " must be fp32");
}

int buffer_dtype_sglang(const torch::Tensor& tensor, const char* name)
{
    switch (tensor.scalar_type()) {
    case at::ScalarType::Float:
        return kDtypeF32;
    case at::ScalarType::BFloat16:
        return kDtypeBF16;
    case at::ScalarType::Half:
        return kDtypeF16;
    default:
        TORCH_CHECK(
            false,
            "sglang_fused_sigmoid_gating_delta_rule_update: ",
            name,
            " must be fp32, bf16, or fp16");
        return kDtypeF32;
    }
}

at::Tensor prepare_gate_input(const at::Tensor& tensor)
{
    const auto dtype = tensor.scalar_type();
    if (dtype == at::ScalarType::Half || dtype == at::ScalarType::BFloat16) {
        return tensor.contiguous();
    }
    // Preserve the existing FP32 conversion fallback for other input types.
    return tensor.to(at::ScalarType::Float).contiguous();
}

}  // namespace

std::vector<at::Tensor>
sglang_fused_sigmoid_gating_delta_rule_update(
    const at::Tensor& A_log,
    const at::Tensor& a,
    const at::Tensor& dt_bias,
    float softplus_beta,
    float softplus_threshold_value,
    const at::Tensor& q,
    const at::Tensor& k,
    const at::Tensor& v,
    const at::Tensor& b,
    const std::optional<at::Tensor>& initial_state_source_opt,
    const std::optional<at::Tensor>& initial_state_indices_opt,
    const std::optional<float>& scale,
    bool use_qk_l2norm_in_kernel,
    const std::optional<at::Tensor>& cu_seqlens,
    bool is_kda,
    const std::optional<float>& lower_bound,
    float beta_scale,
    bool disable_state_update,
    const std::optional<at::Tensor>& intermediate_states_buffer,
    const std::optional<at::Tensor>& intermediate_state_indices,
    int64_t cache_steps,
    const std::optional<at::Tensor>& retrieve_parent_token,
    bool cache_replayssm_inputs,
    const std::optional<at::Tensor>& replayssm_rawv_opt,
    const std::optional<at::Tensor>& replayssm_rawk_opt,
    const std::optional<at::Tensor>& replayssm_g_opt,
    const std::optional<at::Tensor>& replayssm_beta_opt)
{
    TORCH_CHECK(q.is_cuda(), "q must be a CUDA/HIP tensor");
    const at::hip::OptionalHIPGuardMasqueradingAsCUDA device_guard(device_of(q));
    check_cuda_tensor_sglang(A_log, "A_log", q);
    check_cuda_tensor_sglang(a, "a", q);
    check_cuda_tensor_sglang(dt_bias, "dt_bias", q);
    check_cuda_tensor_sglang(k, "k", q);
    check_cuda_tensor_sglang(v, "v", q);
    check_cuda_tensor_sglang(b, "b", q);

    TORCH_CHECK(
        q.dim() == 4 && k.dim() == 4 && v.dim() == 4,
        "sglang_fused_sigmoid_gating_delta_rule_update: q/k/v must be 4D");
    TORCH_CHECK(
        q.scalar_type() == at::ScalarType::Half ||
            q.scalar_type() == at::ScalarType::BFloat16 ||
            q.scalar_type() == at::ScalarType::Float,
        "sglang_fused_sigmoid_gating_delta_rule_update: q must be fp16, bf16, or fp32");
    check_same_dtype_sglang(q, k, "k");
    check_same_dtype_sglang(q, v, "v");

    TORCH_CHECK(
        std::isfinite(softplus_beta) && softplus_beta > 0.0f,
        "sglang_fused_sigmoid_gating_delta_rule_update: softplus_beta must be finite and positive");
    TORCH_CHECK(
        std::isfinite(beta_scale),
        "sglang_fused_sigmoid_gating_delta_rule_update: beta_scale must be finite");

    const int64_t B_i64 = k.size(0);
    const int64_t T_i64 = k.size(1);
    const int64_t H_i64 = k.size(2);
    const int64_t K_i64 = k.size(3);
    const int64_t HV_i64 = v.size(2);
    const int64_t V_i64 = v.size(3);

    TORCH_CHECK(
        q.size(0) == B_i64 && q.size(1) == T_i64 &&
            q.size(2) == H_i64 && q.size(3) == K_i64,
        "sglang_fused_sigmoid_gating_delta_rule_update: q and k shapes must match");
    TORCH_CHECK(
        v.size(0) == B_i64 && v.size(1) == T_i64,
        "sglang_fused_sigmoid_gating_delta_rule_update: v batch/token dimensions must match k");
    TORCH_CHECK(
        H_i64 > 0 && HV_i64 > 0 && HV_i64 % H_i64 == 0,
        "sglang_fused_sigmoid_gating_delta_rule_update: H/HV must be positive and HV divisible by H");
    TORCH_CHECK(
        K_i64 > 0 && K_i64 <= kMaxSupportedK,
        "sglang_fused_sigmoid_gating_delta_rule_update: only 1 <= K <= 128 is supported");
    TORCH_CHECK(
        A_log.numel() >= HV_i64,
        "sglang_fused_sigmoid_gating_delta_rule_update: A_log must cover HV");
    TORCH_CHECK(
        B_i64 <= std::numeric_limits<int>::max() &&
            T_i64 <= std::numeric_limits<int>::max() &&
            H_i64 <= std::numeric_limits<int>::max() &&
            HV_i64 <= std::numeric_limits<int>::max() &&
            V_i64 <= std::numeric_limits<int>::max(),
        "sglang_fused_sigmoid_gating_delta_rule_update: tensor dimensions are too large");

    const int64_t total_tokens = B_i64 * T_i64;
    const int64_t gate_elements = HV_i64 * (is_kda ? K_i64 : 1);
    TORCH_CHECK(
        a.numel() >= total_tokens * gate_elements,
        "sglang_fused_sigmoid_gating_delta_rule_update: ",
        is_kda ? "KDA a must cover [tokens, HV, K]" : "a must cover [tokens, HV]");
    TORCH_CHECK(
        dt_bias.numel() >= gate_elements,
        "sglang_fused_sigmoid_gating_delta_rule_update: ",
        is_kda ? "KDA dt_bias must cover [HV, K]" : "dt_bias must cover [HV]");
    TORCH_CHECK(
        b.numel() >= total_tokens * HV_i64,
        "sglang_fused_sigmoid_gating_delta_rule_update: b must cover [tokens, HV]");

    int state_dtype = kDtypeF32;
    int cache_dtype = kDtypeF32;

    const bool use_initial_state = initial_state_source_opt.has_value();
    const bool need_state_indices = use_initial_state || cache_replayssm_inputs;
    torch::Tensor initial_state;
    torch::Tensor state_indices;
    if (use_initial_state) {
        initial_state = *initial_state_source_opt;
        check_cuda_tensor_sglang(initial_state, "initial_state_source", q);
        state_dtype = buffer_dtype_sglang(initial_state, "initial_state_source");
        TORCH_CHECK(
            initial_state.dim() == 4 &&
                initial_state.size(1) == HV_i64 &&
                initial_state.size(2) == V_i64 &&
                initial_state.size(3) == K_i64,
            "sglang_fused_sigmoid_gating_delta_rule_update: initial_state_source must be [slots, HV, V, K]");
        TORCH_CHECK(
            initial_state.stride(3) == 1,
            "sglang_fused_sigmoid_gating_delta_rule_update: initial_state_source must be K-contiguous");
    }

    if (need_state_indices) {
        TORCH_CHECK(
            initial_state_indices_opt.has_value(),
            "sglang_fused_sigmoid_gating_delta_rule_update: initial_state_indices is required when initial_state_source or ReplaySSM staging is used");
        state_indices = *initial_state_indices_opt;
        check_cuda_tensor_sglang(state_indices, "initial_state_indices", q);
        TORCH_CHECK(
            (state_indices.scalar_type() == at::ScalarType::Int ||
             state_indices.scalar_type() == at::ScalarType::Long) &&
                state_indices.dim() == 1,
            "sglang_fused_sigmoid_gating_delta_rule_update: initial_state_indices must be 1D int32 or int64");
        state_indices = state_indices.contiguous();
    }

    torch::Tensor cu_contig;
    if (cu_seqlens.has_value()) {
        check_cuda_tensor_sglang(*cu_seqlens, "cu_seqlens", q);
        TORCH_CHECK(
            cu_seqlens->scalar_type() == at::ScalarType::Int ||
                cu_seqlens->scalar_type() == at::ScalarType::Long,
            "sglang_fused_sigmoid_gating_delta_rule_update: cu_seqlens must be int32 or int64");
        TORCH_CHECK(
            q.size(0) == 1,
            "sglang_fused_sigmoid_gating_delta_rule_update: q.shape[0] must be 1 when cu_seqlens is provided");
        TORCH_CHECK(
            cu_seqlens->dim() == 1 && cu_seqlens->size(0) >= 2 &&
                cu_seqlens->size(0) - 1 <= std::numeric_limits<int>::max(),
            "sglang_fused_sigmoid_gating_delta_rule_update: cu_seqlens must be 1D and cover at least one sequence");
        cu_contig = cu_seqlens->contiguous();
    }
    const bool is_varlen = cu_seqlens.has_value();
    const int N = is_varlen ? static_cast<int>(cu_contig.size(0) - 1)
                            : static_cast<int>(B_i64);
    if (need_state_indices) {
        TORCH_CHECK(
            state_indices.size(0) >= N,
            "sglang_fused_sigmoid_gating_delta_rule_update: initial_state_indices length must cover N");
    }

    const bool cache_intermediate = intermediate_states_buffer.has_value();
    torch::Tensor intermediate;
    torch::Tensor intermediate_indices;
    if (cache_intermediate) {
        intermediate = *intermediate_states_buffer;
        check_cuda_tensor_sglang(intermediate, "intermediate_states_buffer", q);
        cache_dtype = buffer_dtype_sglang(intermediate, "intermediate_states_buffer");
        TORCH_CHECK(
            intermediate.dim() == 5 &&
                intermediate.size(1) >= cache_steps &&
                intermediate.size(2) == HV_i64 &&
                intermediate.size(3) == V_i64 &&
                intermediate.size(4) == K_i64,
            "sglang_fused_sigmoid_gating_delta_rule_update: intermediate_states_buffer must be [slots, cache_steps, HV, V, K]");
        TORCH_CHECK(
            intermediate.stride(4) == 1,
            "sglang_fused_sigmoid_gating_delta_rule_update: intermediate_states_buffer must be K-contiguous");
        TORCH_CHECK(
            intermediate_state_indices.has_value(),
            "sglang_fused_sigmoid_gating_delta_rule_update: intermediate_state_indices is required with intermediate_states_buffer");
        TORCH_CHECK(
            cache_steps > 0,
            "sglang_fused_sigmoid_gating_delta_rule_update: cache_steps must be positive with intermediate_states_buffer");
        TORCH_CHECK(
            is_varlen || T_i64 <= cache_steps,
            "sglang_fused_sigmoid_gating_delta_rule_update: cache_steps must cover the sequence length");
        intermediate_indices = *intermediate_state_indices;
        check_cuda_tensor_sglang(intermediate_indices, "intermediate_state_indices", q);
        TORCH_CHECK(
            (intermediate_indices.scalar_type() == at::ScalarType::Int ||
             intermediate_indices.scalar_type() == at::ScalarType::Long) &&
                intermediate_indices.dim() == 1 &&
                intermediate_indices.size(0) >= N,
            "sglang_fused_sigmoid_gating_delta_rule_update: intermediate_state_indices must be 1D int32 or int64 and cover N");
        intermediate_indices = intermediate_indices.contiguous();
    }

    torch::Tensor retrieve_parent;
    if (retrieve_parent_token.has_value()) {
        check_cuda_tensor_sglang(*retrieve_parent_token, "retrieve_parent_token", q);
        TORCH_CHECK(
            cache_intermediate,
            "sglang_fused_sigmoid_gating_delta_rule_update: retrieve_parent_token requires intermediate_states_buffer");
        TORCH_CHECK(
            (retrieve_parent_token->scalar_type() == at::ScalarType::Int ||
             retrieve_parent_token->scalar_type() == at::ScalarType::Long) &&
                retrieve_parent_token->dim() == 2 &&
                retrieve_parent_token->size(0) >= N &&
                retrieve_parent_token->size(1) >= cache_steps,
            "sglang_fused_sigmoid_gating_delta_rule_update: retrieve_parent_token must be 2D int32 or int64 and cover [N, cache_steps]");
        retrieve_parent = retrieve_parent_token->contiguous();
    }

    torch::Tensor replayssm_rawv;
    torch::Tensor replayssm_rawk;
    torch::Tensor replayssm_g;
    torch::Tensor replayssm_beta;
    int replay_rawv_dtype = kDtypeF32;
    int replay_rawk_dtype = kDtypeF32;
    int64_t replayssm_window_len = 0;

    if (cache_replayssm_inputs) {
        TORCH_CHECK(
            is_kda,
            "sglang_fused_sigmoid_gating_delta_rule_update: ReplaySSM input staging is KDA-only");
        TORCH_CHECK(
            replayssm_rawv_opt.has_value() &&
                replayssm_rawk_opt.has_value() &&
                replayssm_g_opt.has_value() &&
                replayssm_beta_opt.has_value(),
            "sglang_fused_sigmoid_gating_delta_rule_update: all ReplaySSM input buffers are required when cache_replayssm_inputs is true");

        replayssm_rawv = *replayssm_rawv_opt;
        replayssm_rawk = *replayssm_rawk_opt;
        replayssm_g = *replayssm_g_opt;
        replayssm_beta = *replayssm_beta_opt;

        check_cuda_tensor_sglang(replayssm_rawv, "replayssm_rawv", q);
        check_cuda_tensor_sglang(replayssm_rawk, "replayssm_rawk", q);
        check_cuda_tensor_sglang(replayssm_g, "replayssm_g", q);
        check_cuda_tensor_sglang(replayssm_beta, "replayssm_beta", q);

        replay_rawv_dtype = buffer_dtype_sglang(replayssm_rawv, "replayssm_rawv");
        replay_rawk_dtype = buffer_dtype_sglang(replayssm_rawk, "replayssm_rawk");
        check_fp32_dtype_sglang(replayssm_g, "replayssm_g");
        check_fp32_dtype_sglang(replayssm_beta, "replayssm_beta");

        TORCH_CHECK(
            replayssm_rawv.dim() == 4 &&
                replayssm_rawk.dim() == 4 &&
                replayssm_g.dim() == 4 &&
                replayssm_beta.dim() == 3,
            "sglang_fused_sigmoid_gating_delta_rule_update: ReplaySSM buffers must be rawv/rawk/g 4D and beta 3D");

        replayssm_window_len = replayssm_rawv.size(2);
        TORCH_CHECK(
            replayssm_window_len <= std::numeric_limits<int>::max(),
            "sglang_fused_sigmoid_gating_delta_rule_update: ReplaySSM window length is too large");

        TORCH_CHECK(
            replayssm_rawv.size(0) == replayssm_rawk.size(0) &&
                replayssm_rawv.size(0) == replayssm_g.size(0) &&
                replayssm_rawv.size(0) == replayssm_beta.size(0),
            "sglang_fused_sigmoid_gating_delta_rule_update: ReplaySSM slot dimensions must match");

        TORCH_CHECK(
            replayssm_rawv.size(1) == HV_i64 &&
                replayssm_rawv.size(3) == V_i64,
            "sglang_fused_sigmoid_gating_delta_rule_update: replayssm_rawv must be [slots, HV, window, V]");

        TORCH_CHECK(
            replayssm_rawk.size(1) == H_i64 &&
                replayssm_rawk.size(2) == replayssm_window_len &&
                replayssm_rawk.size(3) == K_i64,
            "sglang_fused_sigmoid_gating_delta_rule_update: replayssm_rawk must be [slots, H, window, K]");

        TORCH_CHECK(
            replayssm_g.size(1) == HV_i64 &&
                replayssm_g.size(2) == replayssm_window_len &&
                replayssm_g.size(3) == K_i64,
            "sglang_fused_sigmoid_gating_delta_rule_update: replayssm_g must be [slots, HV, window, K]");

        TORCH_CHECK(
            replayssm_beta.size(1) == HV_i64 &&
                replayssm_beta.size(2) == replayssm_window_len,
            "sglang_fused_sigmoid_gating_delta_rule_update: replayssm_beta must be [slots, HV, window]");
    }

    auto A_log_contig = A_log.to(at::ScalarType::Float).contiguous();
    // Keep FP16/BF16 a/b storage independently of each other and of q.
    auto a_contig = prepare_gate_input(a);
    auto dt_bias_contig = dt_bias.to(at::ScalarType::Float).contiguous();
    auto q_contig = q.contiguous();
    auto k_contig = k.contiguous();
    auto v_contig = v.contiguous();
    auto b_contig = prepare_gate_input(b);
    const int a_dtype = buffer_dtype_sglang(a_contig, "a");
    const int b_dtype = buffer_dtype_sglang(b_contig, "b");

    const float scale_f = static_cast<float>(
        scale.has_value() ? *scale : std::pow(static_cast<double>(K_i64), -0.5));
    TORCH_CHECK(
        std::isfinite(scale_f) && scale_f > 0.0f,
        "sglang_fused_sigmoid_gating_delta_rule_update: scale must be finite and positive");

    const bool use_lower_bound = is_kda && lower_bound.has_value();
    TORCH_CHECK(
        !use_lower_bound || std::isfinite(*lower_bound),
        "sglang_fused_sigmoid_gating_delta_rule_update: lower_bound must be finite");

    auto output = torch::empty_like(v_contig);
    if (output.numel() == 0) {
        return {output};
    }

    const int vrows_req = gdn_env_vrows();

    auto stream = at::hip::getCurrentHIPStream();

    AT_DISPATCH_FLOATING_TYPES_AND2(
        at::ScalarType::Half,
        at::ScalarType::BFloat16,
        q_contig.scalar_type(),
        "sglang_fused_sigmoid_gating_delta_rule_update",
        [&] {
            GdnParams<scalar_t> p{};
            p.A_log = A_log_contig.data_ptr<float>();
            p.a = a_contig.data_ptr();
            p.b = b_contig.data_ptr();
            p.dt_bias = dt_bias_contig.data_ptr<float>();
            p.a_dtype = a_dtype;
            p.b_dtype = b_dtype;
            p.q = q_contig.data_ptr<scalar_t>();
            p.k = k_contig.data_ptr<scalar_t>();
            p.v = v_contig.data_ptr<scalar_t>();
            p.o = output.data_ptr<scalar_t>();

            p.state = use_initial_state ? initial_state.data_ptr() : nullptr;
            p.cache = cache_intermediate ? intermediate.data_ptr() : nullptr;
            p.state_dtype = state_dtype;
            p.cache_dtype = cache_dtype;

            // p is zero-initialized, so disabled ReplaySSM needs no assignments.
            if (cache_replayssm_inputs) {
                p.replayssm_rawv = replayssm_rawv.data_ptr();
                p.replayssm_rawk = replayssm_rawk.data_ptr();
                p.replayssm_g = replayssm_g.data_ptr<float>();
                p.replayssm_beta = replayssm_beta.data_ptr<float>();
                p.replayssm_rawv_dtype = replay_rawv_dtype;
                p.replayssm_rawk_dtype = replay_rawk_dtype;

                p.rv_slot = replayssm_rawv.stride(0);
                p.rv_hv = replayssm_rawv.stride(1);
                p.rv_t = replayssm_rawv.stride(2);
                p.rv_v = replayssm_rawv.stride(3);
                p.rk_slot = replayssm_rawk.stride(0);
                p.rk_h = replayssm_rawk.stride(1);
                p.rk_t = replayssm_rawk.stride(2);
                p.rk_k = replayssm_rawk.stride(3);
                p.rg_slot = replayssm_g.stride(0);
                p.rg_hv = replayssm_g.stride(1);
                p.rg_t = replayssm_g.stride(2);
                p.rg_k = replayssm_g.stride(3);
                p.rb_slot = replayssm_beta.stride(0);
                p.rb_hv = replayssm_beta.stride(1);
                p.rb_t = replayssm_beta.stride(2);
                p.replayssm_window_len = static_cast<int>(replayssm_window_len);
            }

            p.cu_seqlens = is_varlen ? make_index_view(cu_contig) : GdnIndexView{};
            p.state_idx =
                need_state_indices ? make_index_view(state_indices) : GdnIndexView{};
            p.cache_idx = cache_intermediate
                              ? make_index_view(intermediate_indices)
                              : GdnIndexView{};
            p.parent_tok = retrieve_parent_token.has_value()
                               ? make_index_view(retrieve_parent)
                               : GdnIndexView{};

            p.s_slot = use_initial_state ? initial_state.stride(0) : 0;
            p.s_hv = use_initial_state ? initial_state.stride(1) : 0;
            p.s_v = use_initial_state ? initial_state.stride(2) : 0;
            p.c_slot = cache_intermediate ? intermediate.stride(0) : 0;
            p.c_step = cache_intermediate ? intermediate.stride(1) : 0;
            p.c_hv = cache_intermediate ? intermediate.stride(2) : 0;
            p.c_v = cache_intermediate ? intermediate.stride(3) : 0;
            p.p_seq = retrieve_parent_token.has_value() ? retrieve_parent.stride(0) : 0;
            p.p_tok = retrieve_parent_token.has_value() ? retrieve_parent.stride(1) : 0;

            p.sp_beta = softplus_beta;
            p.sp_inv_beta = 1.0f / softplus_beta;
            p.sp_th = softplus_threshold_value;
            p.scale = use_qk_l2norm_in_kernel ? scale_f : -scale_f;
            p.lower_bound = use_lower_bound ? *lower_bound : 0.0f;
            p.beta_scale = beta_scale;
            p.T_total = static_cast<int>(T_i64);
            p.H = static_cast<int>(H_i64);
            p.HV = static_cast<int>(HV_i64);
            p.K = static_cast<int>(K_i64);
            p.V = static_cast<int>(V_i64);
            p.h_ratio = static_cast<int>(HV_i64 / H_i64);
            p.write_state = disable_state_update ? 0 : 1;
            p.has_tree = retrieve_parent_token.has_value() ? 1 : 0;

            gdn_dispatch<scalar_t>(
                p, N, is_kda, cache_intermediate, use_lower_bound,
                cache_replayssm_inputs, vrows_req, stream.stream());
        });

    AITER_HIP_KERNEL_LAUNCH_CHECK();
    return {output};
}
