
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 90135 100855 )
trackPts:    12
defvias:     4
#components: 900
#terminals:  47
#snets:      2
#nets:       358

reading guide ...

#guides:     2107
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 153

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 11148
mcon shape region query size = 10129
met1 shape region query size = 2375
via shape region query size = 300
met2 shape region query size = 172
via2 shape region query size = 300
met3 shape region query size = 165
via3 shape region query size = 300
met4 shape region query size = 98
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 514 pins
  complete 100 unique inst patterns
  complete 147 unique inst patterns
  complete 227 groups
Expt1 runtime (pin-level access point gen): 1.60926
Expt2 runtime (design-level access pattern gen): 0.333493
#scanned instances     = 900
#unique  instances     = 153
#stdCellGenAp          = 3204
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 2222
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1134
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:01, memory = 15.48 (MB), peak = 15.58 (MB)

post process guides ...
GCELLGRID X 0 DO 14 STEP 6900 ;
GCELLGRID Y 0 DO 13 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 848
mcon guide region query size = 0
met1 guide region query size = 599
via guide region query size = 0
met2 guide region query size = 273
via2 guide region query size = 0
met3 guide region query size = 15
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1121 vertical wires in 1 frboxes and 614 horizontal wires in 1 frboxes.
Done with 100 vertical wires in 1 frboxes and 195 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17.06 (MB), peak = 20.07 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17.21 (MB), peak = 20.07 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 29.30 (MB)
    completing 20% with 12 violations
    elapsed time = 00:00:01, memory = 38.06 (MB)
    completing 30% with 46 violations
    elapsed time = 00:00:03, memory = 33.46 (MB)
    completing 40% with 62 violations
    elapsed time = 00:00:04, memory = 37.87 (MB)
  number of violations = 122
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 371.53 (MB), peak = 383.51 (MB)
total wire length = 6689 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 3671 um
total wire length on LAYER met2 = 2945 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2146
up-via summary (total 2146):

-----------------------
 FR_MASTERSLICE       0
            li1    1122
           met1    1007
           met2      17
           met3       0
           met4       0
-----------------------
                   2146


start 1st optimization iteration ...
    completing 10% with 122 violations
    elapsed time = 00:00:00, memory = 372.81 (MB)
    completing 20% with 122 violations
    elapsed time = 00:00:00, memory = 373.94 (MB)
    completing 30% with 122 violations
    elapsed time = 00:00:00, memory = 375.30 (MB)
    completing 40% with 122 violations
    elapsed time = 00:00:00, memory = 375.43 (MB)
    completing 50% with 122 violations
    elapsed time = 00:00:00, memory = 381.61 (MB)
    completing 60% with 122 violations
    elapsed time = 00:00:00, memory = 392.50 (MB)
    completing 70% with 117 violations
    elapsed time = 00:00:00, memory = 388.33 (MB)
    completing 80% with 117 violations
    elapsed time = 00:00:01, memory = 394.54 (MB)
    completing 90% with 103 violations
    elapsed time = 00:00:04, memory = 404.09 (MB)
    completing 100% with 62 violations
    elapsed time = 00:00:04, memory = 378.39 (MB)
  number of violations = 62
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 390.25 (MB), peak = 411.06 (MB)
total wire length = 6677 um
total wire length on LAYER li1 = 11 um
total wire length on LAYER met1 = 3676 um
total wire length on LAYER met2 = 2922 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2123
up-via summary (total 2123):

-----------------------
 FR_MASTERSLICE       0
            li1    1132
           met1     974
           met2      17
           met3       0
           met4       0
-----------------------
                   2123


start 2nd optimization iteration ...
    completing 10% with 62 violations
    elapsed time = 00:00:00, memory = 390.33 (MB)
    completing 20% with 62 violations
    elapsed time = 00:00:00, memory = 390.33 (MB)
    completing 30% with 62 violations
    elapsed time = 00:00:00, memory = 390.33 (MB)
    completing 40% with 62 violations
    elapsed time = 00:00:00, memory = 390.33 (MB)
    completing 50% with 62 violations
    elapsed time = 00:00:00, memory = 393.68 (MB)
    completing 60% with 62 violations
    elapsed time = 00:00:01, memory = 404.60 (MB)
    completing 70% with 77 violations
    elapsed time = 00:00:01, memory = 402.39 (MB)
    completing 80% with 77 violations
    elapsed time = 00:00:01, memory = 406.25 (MB)
    completing 90% with 79 violations
    elapsed time = 00:00:04, memory = 411.89 (MB)
    completing 100% with 68 violations
    elapsed time = 00:00:04, memory = 385.83 (MB)
  number of violations = 68
cpu time = 00:00:05, elapsed time = 00:00:04, memory = 385.83 (MB), peak = 419.91 (MB)
total wire length = 6669 um
total wire length on LAYER li1 = 9 um
total wire length on LAYER met1 = 3686 um
total wire length on LAYER met2 = 2909 um
total wire length on LAYER met3 = 64 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2124
up-via summary (total 2124):

-----------------------
 FR_MASTERSLICE       0
            li1    1131
           met1     978
           met2      15
           met3       0
           met4       0
-----------------------
                   2124


start 3rd optimization iteration ...
    completing 10% with 68 violations
    elapsed time = 00:00:01, memory = 385.83 (MB)
    completing 20% with 62 violations
    elapsed time = 00:00:03, memory = 410.83 (MB)
    completing 30% with 49 violations
    elapsed time = 00:00:03, memory = 406.77 (MB)
    completing 40% with 29 violations
    elapsed time = 00:00:06, memory = 414.35 (MB)
  number of violations = 22
cpu time = 00:00:06, elapsed time = 00:00:06, memory = 385.48 (MB), peak = 419.91 (MB)
total wire length = 6615 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3443 um
total wire length on LAYER met2 = 2942 um
total wire length on LAYER met3 = 225 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2184
up-via summary (total 2184):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1013
           met2      52
           met3       0
           met4       0
-----------------------
                   2184


start 4th optimization iteration ...
    completing 10% with 22 violations
    elapsed time = 00:00:00, memory = 385.48 (MB)
    completing 20% with 22 violations
    elapsed time = 00:00:00, memory = 385.48 (MB)
    completing 30% with 22 violations
    elapsed time = 00:00:00, memory = 385.48 (MB)
    completing 40% with 22 violations
    elapsed time = 00:00:00, memory = 385.48 (MB)
    completing 50% with 22 violations
    elapsed time = 00:00:00, memory = 385.50 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:00, memory = 385.50 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.50 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 386.78 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 387.42 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 387.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 387.48 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 389.52 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 391.84 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 392.01 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 392.01 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 399.48 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 399.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.67 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 402.24 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 402.24 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 404.59 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 404.79 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 404.79 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 406.07 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 406.21 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 406.21 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 406.21 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.39 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 406.39 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.40 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.40 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 406.40 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.47 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 406.47 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 406.47 (MB), peak = 419.91 (MB)
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170


complete detail routing
total wire length = 6613 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 3432 um
total wire length on LAYER met2 = 2941 um
total wire length on LAYER met3 = 235 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2170
up-via summary (total 2170):

-----------------------
 FR_MASTERSLICE       0
            li1    1119
           met1    1007
           met2      44
           met3       0
           met4       0
-----------------------
                   2170

cpu time = 00:00:26, elapsed time = 00:00:22, memory = 406.47 (MB), peak = 419.91 (MB)

post processing ...

Runtime taken (hrt): 25.8937
