$date
	Sat Apr 19 10:30:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1%
1#
#20000
0#
1"
#30000
1$
0%
1#
#40000
0$
1%
0#
0"
1!
#50000
1$
0%
1#
#60000
0#
1"
#70000
1%
1#
#80000
