// Seed: 2976642595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire \id_5 ;
  wire id_6;
  genvar id_7;
  parameter id_8 = id_7;
  always $display(1, 1, id_8, 1'b0 ? id_8 : 1, id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_11;
  wand id_12;
  id_13 :
  assert property (@(posedge -1'b0) id_1) $display(1);
  assign id_5 = 1;
  wire id_14;
  wire id_15;
  initial id_4 <= id_4;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_12,
      id_14
  );
  assign id_10 = -1'b0;
  parameter id_16 = -1 !== id_12;
  id_17(
      1'b0, -1
  );
  wire id_18;
  logic [7:0][1] id_19;
endmodule
