----------------------------------------------------------------------
Copyright 1999-2010 Cadence Design Systems, Inc.
All Rights Reserved Worldwide

Licensed under the Apache License, Version 2.0 (the
"License"); you may not use this file except in
compliance with the License.  You may obtain a copy of
the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in
writing, software distributed under the License is
distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
CONDITIONS OF ANY KIND, either express or implied.  See
the License for the specific language governing
permissions and limitations under the License.
----------------------------------------------------------------------
* Title:            Package for the UART protocol.
* Name:             uart
* Created:          April 2012
* Description:
 
This is the UART UVC.
The UART is a basic protocol implemented in SystemVerilog, designed to
work with the open source UVM library 1.1.

* Directory structure:

This package contains the following directories: 

  sv/	    - All SystemVerilog source files
  examples/ - Verification Environment examples        

