/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.18
Hash     : 82370d4
Date     : Oct 12 2024
Type     : Engineering
Log Time   : Mon Oct 14 05:17:34 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:76: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:76: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:77: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.02 seconds.
RUNNING FUNCTORS
 ... Iteration detected 3 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... done, 0 seconds.
 -F cprop ...
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 24 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 24 dangling signals and 3 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0.01 seconds.
STATISTICS
lex_string: add_count=5198 hit_count=32063
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2667e83e2" -f"/tmp/ivrlg667e83e2" -p"/tmp/ivrli667e83e2" |/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh667e83e2" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
FST info: dumpfile tb.vcd opened for output.
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 20000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 30000 
Data Mismatch: Actual output: 0, Netlist Output 1, Time: 40000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 50000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 60000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 70000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 80000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 90000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 100000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 110000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 120000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 130000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 140000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 150000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 160000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 170000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 180000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 190000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 200000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 210000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 220000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 230000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 240000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 250000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 260000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 270000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 280000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 290000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 300000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 310000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 320000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 330000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 340000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 350000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 360000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 370000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 380000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 390000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 400000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 410000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 420000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 430000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 440000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 450000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 460000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 470000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 480000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 490000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 500000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 510000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 520000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 530000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 540000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 550000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 560000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 570000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 580000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 590000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 600000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 610000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 620000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 630000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 640000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 650000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 660000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 670000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 680000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 690000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 700000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 710000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 720000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 730000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 740000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 750000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 760000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 770000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 780000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 790000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 800000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 810000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 820000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 830000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 840000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 850000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 860000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 870000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 880000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 890000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 900000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 910000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 920000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 930000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 940000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 950000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 960000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 970000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 980000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 990000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 1000000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 1010000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 1020000 
Data Matched: Actual output: 1, Netlist Output 1, Time: 1060000 
3 comparison(s) mismatched
ERROR: SIM: Simulation Failed
FATAL: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/./sim/co_sim_tb/co_sim_clk_buf_primitive_inst.v:53: 
       Time: 1060000  Scope: co_sim_clk_buf_primitive_inst
