Record=TopLevelDocument|FileName=PolySomeCrypto01.SchDoc
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_DDR3|SchDesignator=U_DDR3|FileName=DDR3.SchDoc|SymbolType=Normal|RawFileName=DDR3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_FPGA_A|SchDesignator=U_FPGA_A|FileName=FPGA_A.SchDoc|SymbolType=Normal|RawFileName=FPGA_A.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_FPGA_B|SchDesignator=U_FPGA_B|FileName=FPGA_B.SchDoc|SymbolType=Normal|RawFileName=FPGA_B.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_FPGA_C|SchDesignator=U_FPGA_C|FileName=FPGA_C.SchDoc|SymbolType=Normal|RawFileName=FPGA_C.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_GPIOs|SchDesignator=U_GPIOs|FileName=GPIOs.SchDoc|SymbolType=Normal|RawFileName=GPIOs.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_MiniPCIe|SchDesignator=U_MiniPCIe|FileName=MiniPCIe.SchDoc|SymbolType=Normal|RawFileName=MiniPCIe.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=PolySomeCrypto01.SchDoc|Designator=U_PowerSupply|SchDesignator=U_PowerSupply|FileName=PowerSupply.SchDoc|SymbolType=Normal|RawFileName=PowerSupply.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=FPGA_COMPONENT|BaseComponentDesignator=U3|DocumentName=FPGA_B.SchDoc|LibraryReference=XC6SLX150T-3FGG484I|SubProjectPath= |Configuration= |Description=Spartan-6 LXT 1.2V FPGA, 296 User I/Os, 484-Ball Fine-Pitch BGA (1.0mm Pitch), Speed Grade 3, Industrial Grade, Pb-Free|NexusDeviceId=XC6SLX150T-3FGG484I|SubPartUniqueId1=SJCFXNKT|SubPartDocPath1=FPGA_B.SchDoc|SubPartUniqueId2=BJVENWRJ|SubPartDocPath2=FPGA_A.SchDoc|SubPartUniqueId3=EWNWBRLV|SubPartDocPath3=FPGA_B.SchDoc|SubPartUniqueId4=KSMXLPMQ|SubPartDocPath4=FPGA_A.SchDoc|SubPartUniqueId5=MFCNSRIR|SubPartDocPath5=MiniPCIe.SchDoc|SubPartUniqueId6=PUXPYFTH|SubPartDocPath6=FPGA_C.SchDoc|SubPartUniqueId7=HMMSFCDJ|SubPartDocPath7=FPGA_C.SchDoc|SubPartUniqueId8=QVNWTIBT|SubPartDocPath8=FPGA_C.SchDoc
