INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sources_1/new/t_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_ff_160_163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sim_1/new/tb_t_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_t_ff_160_163
