--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.990ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_4 (SLICE_X14Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (1.644 - 1.820)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X14Y43.SR      net (fanout=127)      2.873   reset_Homade
    SLICE_X14Y43.CLK     Trck                  0.225   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (0.616ns logic, 2.873ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (SLICE_X17Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (1.639 - 1.820)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X17Y43.SR      net (fanout=127)      2.735   reset_Homade
    SLICE_X17Y43.CLK     Trck                  0.313   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.704ns logic, 2.735ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (SLICE_X17Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_Homade (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (1.639 - 1.820)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: reset_Homade to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y25.AQ      Tcko                  0.391   reset_Homade
                                                       reset_Homade
    SLICE_X17Y43.SR      net (fanout=127)      2.735   reset_Homade
    SLICE_X17Y43.CLK     Trck                  0.289   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (0.680ns logic, 2.735ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X16Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X16Y34.C5      net (fanout=2)        0.066   Inst_debounce4/delay2<2>
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.121   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X16Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X16Y34.B5      net (fanout=2)        0.075   Inst_debounce4/delay2<1>
    SLICE_X16Y34.CLK     Tah         (-Th)    -0.121   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_debounce4/delay3<4>/CLK
  Logical resource: Inst_debounce4/delay3_4/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_debounce4/delay3<4>/SR
  Logical resource: Inst_debounce4/delay3_4/SR
  Location pin: SLICE_X16Y29.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758503559 paths analyzed, 5078 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.883ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_3 (SLICE_X24Y32.DX), 17515 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X17Y41.A2      net (fanout=10)       0.662   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.D1      net (fanout=2)        0.449   N881
    SLICE_X24Y32.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y32.DX      net (fanout=4)        0.591   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y32.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (1.849ns logic, 4.501ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X17Y41.A2      net (fanout=10)       0.662   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.C4      net (fanout=2)        0.352   N881
    SLICE_X24Y32.CMUX    Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y32.DX      net (fanout=4)        0.591   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y32.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (1.854ns logic, 4.404ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X17Y41.A3      net (fanout=10)       0.533   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.D1      net (fanout=2)        0.449   N881
    SLICE_X24Y32.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y32.DX      net (fanout=4)        0.591   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y32.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.849ns logic, 4.372ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_1 (SLICE_X24Y32.AX), 17515 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X17Y41.A2      net (fanout=10)       0.662   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.D1      net (fanout=2)        0.449   N881
    SLICE_X24Y32.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y32.AX      net (fanout=4)        0.527   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y32.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (1.849ns logic, 4.437ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X17Y41.A2      net (fanout=10)       0.662   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.C4      net (fanout=2)        0.352   N881
    SLICE_X24Y32.CMUX    Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y32.AX      net (fanout=4)        0.527   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y32.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (1.854ns logic, 4.340ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X17Y41.A3      net (fanout=10)       0.533   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.D1      net (fanout=2)        0.449   N881
    SLICE_X24Y32.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X24Y32.AX      net (fanout=4)        0.527   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X24Y32.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.849ns logic, 4.308ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2 (SLICE_X25Y32.BX), 17515 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X17Y41.A2      net (fanout=10)       0.662   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.D1      net (fanout=2)        0.449   N881
    SLICE_X24Y32.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X25Y32.BX      net (fanout=4)        0.522   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X25Y32.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (1.776ns logic, 4.432ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X17Y41.A2      net (fanout=10)       0.662   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.C4      net (fanout=2)        0.352   N881
    SLICE_X24Y32.CMUX    Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X25Y32.BX      net (fanout=4)        0.522   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X25Y32.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (1.781ns logic, 4.335ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.079ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X17Y41.A3      net (fanout=10)       0.533   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X17Y41.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y39.B1      net (fanout=4)        1.463   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y39.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X27Y33.C6      net (fanout=2)        0.848   my_Master/HCU_Master/retbus<2>
    SLICE_X27Y33.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X24Y32.B4      net (fanout=1)        0.488   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X24Y32.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X24Y32.D1      net (fanout=2)        0.449   N881
    SLICE_X24Y32.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X25Y32.BX      net (fanout=4)        0.522   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X25Y32.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (1.776ns logic, 4.303ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X16Y33.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.956 - 0.729)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.DMUX    Tshcko                0.238   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X16Y33.A4      net (fanout=1)        0.198   Inst_debounce4/delay3<3>
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.428ns logic, 0.198ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1 (SLICE_X17Y28.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_4 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.953 - 0.729)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_4 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.200   Inst_debounce4/delay3<4>
                                                       Inst_debounce4/delay3_4
    SLICE_X17Y28.A4      net (fanout=2)        0.211   Inst_debounce4/delay3<4>
    SLICE_X17Y28.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXN_6
                                                       Inst_debounce4/outp<4>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.415ns logic, 0.211ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X17Y34.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.226ns (0.955 - 0.729)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.CQ      Tcko                  0.200   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X17Y34.A2      net (fanout=2)        0.268   Inst_debounce4/delay2<2>
    SLICE_X17Y34.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.415ns logic, 0.268ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<29>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM5_RAMA/CLK
  Location pin: SLICE_X2Y8.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<29>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM5_RAMA_D1/CLK
  Location pin: SLICE_X2Y8.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      7.942ns|            0|            0|            0|    758504034|
| TS_clk_gen_clk0               |     10.000ns|      3.990ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     15.883ns|          N/A|            0|            0|    758503559|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   15.883|    6.535|    5.919|    5.846|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758504034 paths, 0 nets, and 14050 connections

Design statistics:
   Minimum period:  15.883ns{1}   (Maximum frequency:  62.960MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 25 09:16:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



