{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 10:46:54 2017 " "Info: Processing started: Mon Dec 18 10:46:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch3_ws2812b_1.vhd 2 1 " "Warning: Using design file ch3_ws2812b_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH3_WS2812B_1-Albert " "Info: Found design unit 1: CH3_WS2812B_1-Albert" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH3_WS2812B_1 " "Info: Found entity 1: CH3_WS2812B_1" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_WS2812B_1 " "Info: Elaborating entity \"CH3_WS2812B_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch3_ws2812b_1.vhd(55) " "Warning (10492): VHDL Process Statement warning at ch3_ws2812b_1.vhd(55): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch3_ws2812b_1.vhd(223) " "Warning (10492): VHDL Process Statement warning at ch3_ws2812b_1.vhd(223): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ws2812b_driver.vhd 2 1 " "Warning: Using design file ws2812b_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812B_Driver-Albert " "Info: Found design unit 1: WS2812B_Driver-Albert" {  } { { "ws2812b_driver.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WS2812B_Driver " "Info: Found entity 1: WS2812B_Driver" {  } { { "ws2812b_driver.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812B_Driver WS2812B_Driver:WS2812BN " "Info: Elaborating entity \"WS2812B_Driver\" for hierarchy \"WS2812B_Driver:WS2812BN\"" {  } { { "ch3_ws2812b_1.vhd" "WS2812BN" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_clr ws2812b_driver.vhd(34) " "Warning (10492): VHDL Process Statement warning at ws2812b_driver.vhd(34): signal \"load_clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ws2812b_driver.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reload1 ws2812b_driver.vhd(34) " "Warning (10492): VHDL Process Statement warning at ws2812b_driver.vhd(34): signal \"reload1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ws2812b_driver.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "WS2812BPCK " "Warning: Found clock multiplexer WS2812BPCK" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 30 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 30 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[4\] High " "Critical Warning (18010): Register LED_WS2812B_N\[4\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[3\] High " "Critical Warning (18010): Register LED_WS2812B_N\[3\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[2\] High " "Critical Warning (18010): Register LED_WS2812B_N\[2\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_WS2812B_N\[0\] High " "Critical Warning (18010): Register LED_WS2812B_N\[0\] will power up to High" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[17\] " "Info: Register \"FD\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[18\] " "Info: Register \"FD\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[19\] " "Info: Register \"FD\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[20\] " "Info: Register \"FD\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[21\] " "Info: Register \"FD\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[22\] " "Info: Register \"FD\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[23\] " "Info: Register \"FD\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[24\] " "Info: Register \"FD\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Info: Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Info: Implemented 201 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 10:46:58 2017 " "Info: Processing ended: Mon Dec 18 10:46:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 10:47:01 2017 " "Info: Processing started: Mon Dec 18 10:47:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CH3_WS2812B_1 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"CH3_WS2812B_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH3_WS2812B_1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH3_WS2812B_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[8\] " "Info: Destination node FD\[8\]" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 223 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WS2812BPCK  " "Info: Automatically promoted node WS2812BPCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812BPCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WS2812BCLK  " "Info: Automatically promoted node WS2812BCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812BCLK~0 " "Info: Destination node WS2812BCLK~0" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812BCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loadck  " "Info: Automatically promoted node loadck " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadck~0 " "Info: Destination node loadck~0" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadck~2 " "Info: Destination node loadck~2" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadck~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\WS2812BP:GA\[1\]~0 " "Info: Destination node \\WS2812BP:GA\[1\]~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \WS2812BP:GA[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_WS2812B_N\[6\]~0 " "Info: Destination node LED_WS2812B_N\[6\]~0" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_WS2812B_N[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_WS2812B_N\[1\]~4 " "Info: Destination node LED_WS2812B_N\[1\]~4" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_WS2812B_N[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[6\]~10 " "Info: Destination node delay\[6\]~10" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\WS2812BP:GA\[1\]~1 " "Info: Destination node \\WS2812BP:GA\[1\]~1" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \WS2812BP:GA[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BC\[6\]~7 " "Info: Destination node BC\[6\]~7" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BC[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpeedS~0 " "Info: Destination node SpeedS~0" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SpeedS~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Info: Automatically promoted node rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812B_Driver:WS2812BN\|LEDdata_load~0 " "Info: Destination node WS2812B_Driver:WS2812BN\|LEDdata_load~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812B_Driver:WS2812BN|LEDdata_load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812B_Driver:WS2812BN\|LEDGRBdata0\[23\]~2 " "Info: Destination node WS2812B_Driver:WS2812BN\|LEDGRBdata0\[23\]~2" {  } { { "ws2812b_driver.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ws2812b_driver.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812B_Driver:WS2812BN|LEDGRBdata0[23]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\WS2812BP:GA\[1\]~0 " "Info: Destination node \\WS2812BP:GA\[1\]~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \WS2812BP:GA[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[6\]~10 " "Info: Destination node delay\[6\]~10" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BC\[6\]~6 " "Info: Destination node BC\[6\]~6" {  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 55 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BC[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_1.vhd" "" { Text "F:/KTM626/CH3/CH3_WS2812B_1/ch3_ws2812b_1.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstP99~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/KTM626/CH3/CH3_WS2812B_1/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y10 X41_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 10:47:19 2017 " "Info: Processing ended: Mon Dec 18 10:47:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 10:47:22 2017 " "Info: Processing started: Mon Dec 18 10:47:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CH3_WS2812B_1 -c CH3_WS2812B_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 10:47:22 2017 " "Info: Processing started: Mon Dec 18 10:47:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CH3_WS2812B_1 -c CH3_WS2812B_1 " "Info: Command: quartus_sta CH3_WS2812B_1 -c CH3_WS2812B_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH3_WS2812B_1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH3_WS2812B_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WS2812BCLK WS2812BCLK " "Info: create_clock -period 1.000 -name WS2812BCLK WS2812BCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gckP31 gckP31 " "Info: create_clock -period 1.000 -name gckP31 gckP31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name loadck loadck " "Info: create_clock -period 1.000 -name loadck loadck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[16\] FD\[16\] " "Info: create_clock -period 1.000 -name FD\[16\] FD\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 10:47:27 2017 " "Info: Processing ended: Mon Dec 18 10:47:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.950 " "Info: Worst-case setup slack is -5.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.950      -279.490 FD\[16\]  " "Info:    -5.950      -279.490 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.940       -89.772 WS2812BCLK  " "Info:    -2.940       -89.772 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439       -28.266 gckP31  " "Info:    -2.439       -28.266 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019       -44.360 loadck  " "Info:    -2.019       -44.360 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.448 " "Info: Worst-case hold slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448        -4.916 FD\[16\]  " "Info:    -0.448        -4.916 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.034 gckP31  " "Info:    -0.034        -0.034 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 WS2812BCLK  " "Info:     0.435         0.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702         0.000 loadck  " "Info:     1.702         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.379 " "Info: Worst-case recovery slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379        -1.379 loadck  " "Info:    -1.379        -1.379 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.571 " "Info: Worst-case removal slack is 1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571         0.000 loadck  " "Info:     1.571         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -34.227 gckP31  " "Info:    -3.000       -34.227 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -80.298 FD\[16\]  " "Info:    -1.487       -80.298 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -52.045 WS2812BCLK  " "Info:    -1.487       -52.045 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 loadck  " "Info:    -1.487       -37.175 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.501 " "Info: Worst-case setup slack is -5.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.501      -257.898 FD\[16\]  " "Info:    -5.501      -257.898 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.730       -81.532 WS2812BCLK  " "Info:    -2.730       -81.532 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.213       -24.017 gckP31  " "Info:    -2.213       -24.017 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.839       -39.544 loadck  " "Info:    -1.839       -39.544 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.535 " "Info: Worst-case hold slack is -0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535        -4.907 FD\[16\]  " "Info:    -0.535        -4.907 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.039 gckP31  " "Info:    -0.039        -0.039 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 WS2812BCLK  " "Info:     0.383         0.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.588         0.000 loadck  " "Info:     1.588         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.156 " "Info: Worst-case recovery slack is -1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.156        -1.156 loadck  " "Info:    -1.156        -1.156 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.409 " "Info: Worst-case removal slack is 1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409         0.000 loadck  " "Info:     1.409         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -34.227 gckP31  " "Info:    -3.000       -34.227 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -82.357 FD\[16\]  " "Info:    -1.487       -82.357 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -52.045 WS2812BCLK  " "Info:    -1.487       -52.045 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 loadck  " "Info:    -1.487       -37.175 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.921 " "Info: Worst-case setup slack is -1.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921       -88.155 FD\[16\]  " "Info:    -1.921       -88.155 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675       -17.296 WS2812BCLK  " "Info:    -0.675       -17.296 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495        -3.237 gckP31  " "Info:    -0.495        -3.237 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329        -4.987 loadck  " "Info:    -0.329        -4.987 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.367 " "Info: Worst-case hold slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367        -8.255 FD\[16\]  " "Info:    -0.367        -8.255 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -0.216 gckP31  " "Info:    -0.207        -0.216 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 WS2812BCLK  " "Info:     0.166         0.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694         0.000 loadck  " "Info:     0.694         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.043 " "Info: Worst-case recovery slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043        -0.043 loadck  " "Info:    -0.043        -0.043 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.683 " "Info: Worst-case removal slack is 0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683         0.000 loadck  " "Info:     0.683         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -25.135 gckP31  " "Info:    -3.000       -25.135 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -54.000 FD\[16\]  " "Info:    -1.000       -54.000 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 WS2812BCLK  " "Info:    -1.000       -35.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 loadck  " "Info:    -1.000       -25.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 10:47:55 2017 " "Info: Processing ended: Mon Dec 18 10:47:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
