<stg><name>pixel_pack</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="!0"/>
<literal name="mode_read" val="!1"/>
<literal name="mode_read" val="!2"/>
<literal name="mode_read" val="!3"/>
<literal name="mode_read" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_24_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_24_last_V_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="9" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_24_last_V_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="9" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_24_last_V_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="14" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="15" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_24_last_V_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="stream_in_24_last_V_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="18" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="25" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="26" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)

]]></Node>
<StgValue><ssdm name="alpha_V_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)

]]></Node>
<StgValue><ssdm name="alpha_V_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_24_data_V), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_user_V), !map !87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_last_V), !map !91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_32_data_V), !map !95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_user_V), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_last_V), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8 %alpha_V), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_pack_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln30"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specclockdomain_ln32"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln33"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %alpha_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln34"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln36"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:17  switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader843.preheader
    i32 1, label %hls_label_1.preheader
    i32 2, label %.preheader837.preheader
    i32 3, label %hls_label_3.preheader
    i32 4, label %hls_label_4.preheader
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4.preheader:0  br label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3.preheader:0  br label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader837.preheader:0  br label %.preheader837

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1.preheader:0  br label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader843.preheader:0  br label %.preheader843

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_4:2  %empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="26">
<![CDATA[
hls_label_4:3  %stream_in_24_data_V_11 = extractvalue { i24, i1, i1 } %empty_28, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_11"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:10  %p_Result_s_30 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s_30"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:15  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="24">
<![CDATA[
hls_label_4:20  %trunc_ln647 = trunc i24 %stream_in_24_data_V_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="26">
<![CDATA[
hls_label_4:4  %stream_in_24_user_V_11 = extractvalue { i24, i1, i1 } %empty_28, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_11"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26">
<![CDATA[
hls_label_4:5  %empty_29 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="26">
<![CDATA[
hls_label_4:6  %stream_in_24_data_V_12 = extractvalue { i24, i1, i1 } %empty_29, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_12"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="26">
<![CDATA[
hls_label_4:7  %stream_in_24_user_V_12 = extractvalue { i24, i1, i1 } %empty_29, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_12"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="26">
<![CDATA[
hls_label_4:8  %stream_in_24_last_V_10 = extractvalue { i24, i1, i1 } %empty_29, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_10"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:9  %or_ln126 = or i1 %stream_in_24_user_V_11, %stream_in_24_user_V_12

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
hls_label_4:11  %zext_ln364 = zext i8 %p_Result_s_30 to i9

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:12  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
hls_label_4:13  %zext_ln364_1 = zext i8 %p_Result_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln364_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:14  %out_c1_V = add i9 %zext_ln364, %zext_ln364_1

]]></Node>
<StgValue><ssdm name="out_c1_V"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
hls_label_4:16  %zext_ln364_2 = zext i8 %p_Result_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln364_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:17  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
hls_label_4:18  %zext_ln364_3 = zext i8 %p_Result_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln364_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:19  %out_c2_V = add i9 %zext_ln364_2, %zext_ln364_3

]]></Node>
<StgValue><ssdm name="out_c2_V"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:21  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c1_V, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="24">
<![CDATA[
hls_label_4:22  %trunc_ln647_1 = trunc i24 %stream_in_24_data_V_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:23  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c2_V, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
hls_label_4:24  %p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_8, i8 %trunc_ln647_1, i8 %p_Result_6, i8 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_4:25  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_14, i1 %or_ln126, i1 %stream_in_24_last_V_10)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4:27  br i1 %stream_in_24_last_V_10, label %.loopexit.loopexit, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln122"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_4:25  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_14, i1 %or_ln126, i1 %stream_in_24_last_V_10)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:26  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit69:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln147"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_3:2  %empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="26">
<![CDATA[
hls_label_3:3  %stream_in_24_data_V_9 = extractvalue { i24, i1, i1 } %empty_25, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_9"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="24">
<![CDATA[
hls_label_3:5  %trunc_ln215 = trunc i24 %stream_in_24_data_V_9 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="26">
<![CDATA[
hls_label_3:4  %stream_in_24_user_V_9 = extractvalue { i24, i1, i1 } %empty_25, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_9"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26">
<![CDATA[
hls_label_3:6  %empty_26 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="26">
<![CDATA[
hls_label_3:7  %stream_in_24_data_V_10 = extractvalue { i24, i1, i1 } %empty_26, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_10"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="26">
<![CDATA[
hls_label_3:8  %stream_in_24_user_V_10 = extractvalue { i24, i1, i1 } %empty_26, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_10"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="26">
<![CDATA[
hls_label_3:9  %stream_in_24_last_V_9 = extractvalue { i24, i1, i1 } %empty_26, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_9"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:10  %or_ln109 = or i1 %stream_in_24_user_V_9, %stream_in_24_user_V_10

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="24">
<![CDATA[
hls_label_3:11  %trunc_ln215_1 = trunc i24 %stream_in_24_data_V_10 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:12  %p_Result_35_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln215_1, i16 %trunc_ln215)

]]></Node>
<StgValue><ssdm name="p_Result_35_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_3:13  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %or_ln109, i1 %stream_in_24_last_V_9)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3:15  br i1 %stream_in_24_last_V_9, label %.loopexit.loopexit69, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_3:13  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %or_ln109, i1 %stream_in_24_last_V_9)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:14  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader837:0  %p_0279_0819 = phi i32 [ %p_0279_2_3, %hls_label_2_end ], [ undef, %.preheader837.preheader ]

]]></Node>
<StgValue><ssdm name="p_0279_0819"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader837:1  %delayed_last_2 = phi i1 [ %last_6_3, %hls_label_2_end ], [ false, %.preheader837.preheader ]

]]></Node>
<StgValue><ssdm name="delayed_last_2"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader837:2  %delayed_last_1 = phi i1 [ %delayed_last_2, %hls_label_2_end ], [ false, %.preheader837.preheader ]

]]></Node>
<StgValue><ssdm name="delayed_last_1"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader837:3  br i1 %delayed_last_1, label %.loopexit.loopexit70, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln83"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:2  br i1 %delayed_last_2, label %._crit_edge857.0, label %5

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_5 = extractvalue { i24, i1, i1 } %empty_20, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_5"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_5 = extractvalue { i24, i1, i1 } %empty_20, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_5"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_5 = extractvalue { i24, i1, i1 } %empty_20, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_5"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="24">
<![CDATA[
:4  %trunc_ln647_2 = trunc i24 %stream_in_24_data_V_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_2"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5  %p_Result_12 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_0819, i8 %trunc_ln647_2, i32 0, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge857.0

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.0:2  %last_6_0 = phi i1 [ %stream_in_24_last_V_5, %5 ], [ %delayed_last_2, %hls_label_2_begin ]

]]></Node>
<StgValue><ssdm name="last_6_0"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:1  br label %.preheader837

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge857.0:0  %p_0279_2_0 = phi i32 [ %p_Result_12, %5 ], [ %p_0279_0819, %hls_label_2_begin ]

]]></Node>
<StgValue><ssdm name="p_0279_2_0"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.0:1  %user_1_0 = phi i1 [ %stream_in_24_user_V_5, %5 ], [ false, %hls_label_2_begin ]

]]></Node>
<StgValue><ssdm name="user_1_0"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge857.0:3  br i1 %last_6_0, label %._crit_edge857.1, label %6

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26">
<![CDATA[
:0  %empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_6 = extractvalue { i24, i1, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_6"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_6 = extractvalue { i24, i1, i1 } %empty_21, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_6"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_6 = extractvalue { i24, i1, i1 } %empty_21, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_6"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_ln89 = or i1 %stream_in_24_user_V_6, %user_1_0

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="24">
<![CDATA[
:5  %trunc_ln647_3 = trunc i24 %stream_in_24_data_V_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_33_1 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_2_0, i8 %trunc_ln647_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_33_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge857.1

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.1:2  %last_6_1 = phi i1 [ %stream_in_24_last_V_6, %6 ], [ %last_6_0, %._crit_edge857.0 ]

]]></Node>
<StgValue><ssdm name="last_6_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge857.1:0  %p_0279_2_1 = phi i32 [ %p_Result_33_1, %6 ], [ %p_0279_2_0, %._crit_edge857.0 ]

]]></Node>
<StgValue><ssdm name="p_0279_2_1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.1:1  %user_1_1 = phi i1 [ %or_ln89, %6 ], [ %user_1_0, %._crit_edge857.0 ]

]]></Node>
<StgValue><ssdm name="user_1_1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge857.1:3  br i1 %last_6_1, label %._crit_edge857.2, label %7

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26" op_5_bw="26">
<![CDATA[
:0  %empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_7 = extractvalue { i24, i1, i1 } %empty_22, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_7"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_7 = extractvalue { i24, i1, i1 } %empty_22, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_7"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_7 = extractvalue { i24, i1, i1 } %empty_22, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_7"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_ln89_1 = or i1 %stream_in_24_user_V_7, %user_1_1

]]></Node>
<StgValue><ssdm name="or_ln89_1"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="24">
<![CDATA[
:5  %trunc_ln647_4 = trunc i24 %stream_in_24_data_V_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_4"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_33_2 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_2_1, i8 %trunc_ln647_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_33_2"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge857.2

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.2:2  %last_6_2 = phi i1 [ %stream_in_24_last_V_7, %7 ], [ %last_6_1, %._crit_edge857.1 ]

]]></Node>
<StgValue><ssdm name="last_6_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge857.2:0  %p_0279_2_2 = phi i32 [ %p_Result_33_2, %7 ], [ %p_0279_2_1, %._crit_edge857.1 ]

]]></Node>
<StgValue><ssdm name="p_0279_2_2"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.2:1  %user_1_2 = phi i1 [ %or_ln89_1, %7 ], [ %user_1_1, %._crit_edge857.1 ]

]]></Node>
<StgValue><ssdm name="user_1_2"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge857.2:3  br i1 %last_6_2, label %._crit_edge857.3, label %8

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26" op_5_bw="26" op_6_bw="26">
<![CDATA[
:0  %empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_8 = extractvalue { i24, i1, i1 } %empty_23, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_8"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_8 = extractvalue { i24, i1, i1 } %empty_23, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_8"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_8 = extractvalue { i24, i1, i1 } %empty_23, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_8"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_ln89_2 = or i1 %stream_in_24_user_V_8, %user_1_2

]]></Node>
<StgValue><ssdm name="or_ln89_2"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="24">
<![CDATA[
:5  %trunc_ln647_5 = trunc i24 %stream_in_24_data_V_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_5"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_33_3 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_2_2, i8 %trunc_ln647_5, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_33_3"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="last_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge857.3

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge857.3:0  %p_0279_2_3 = phi i32 [ %p_Result_33_3, %8 ], [ %p_0279_2_2, %._crit_edge857.2 ]

]]></Node>
<StgValue><ssdm name="p_0279_2_3"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.3:1  %user_1_3 = phi i1 [ %or_ln89_2, %8 ], [ %user_1_2, %._crit_edge857.2 ]

]]></Node>
<StgValue><ssdm name="user_1_3"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge857.3:2  %last_6_3 = phi i1 [ %stream_in_24_last_V_8, %8 ], [ %last_6_2, %._crit_edge857.2 ]

]]></Node>
<StgValue><ssdm name="last_6_3"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge857.3:3  br i1 %delayed_last_2, label %hls_label_2_end, label %9

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_1" val="0"/>
<literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0279_2_3, i1 %user_1_3, i1 %last_6_3)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="158" st_id="14" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0279_2_3, i1 %user_1_3, i1 %last_6_3)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit70:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="161" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_1:2  %empty_18 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="26">
<![CDATA[
hls_label_1:3  %stream_in_24_data_V_4 = extractvalue { i24, i1, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_4"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="26">
<![CDATA[
hls_label_1:4  %stream_in_24_user_V_4 = extractvalue { i24, i1, i1 } %empty_18, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_4"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="26">
<![CDATA[
hls_label_1:5  %stream_in_24_last_V_4 = extractvalue { i24, i1, i1 } %empty_18, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_4"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
hls_label_1:6  %p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %alpha_V_read, i24 %stream_in_24_data_V_4)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_1:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_13, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1:9  br i1 %stream_in_24_last_V_4, label %.loopexit.loopexit71, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
hls_label_1:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_13, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:8  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit71:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader843:0  %p_0147_0817 = phi i4 [ %p_0147_2_3, %hls_label_0_end ], [ undef, %.preheader843.preheader ]

]]></Node>
<StgValue><ssdm name="p_0147_0817"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader843:1  %p_0151_0816 = phi i4 [ %p_0151_2_3, %hls_label_0_end ], [ undef, %.preheader843.preheader ]

]]></Node>
<StgValue><ssdm name="p_0151_0816"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
.preheader843:2  %p_0563_0815 = phi i96 [ %p_0563_2_3, %hls_label_0_end ], [ undef, %.preheader843.preheader ]

]]></Node>
<StgValue><ssdm name="p_0563_0815"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader843:3  %delayed_last = phi i1 [ %last_2_3, %hls_label_0_end ], [ false, %.preheader843.preheader ]

]]></Node>
<StgValue><ssdm name="delayed_last"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader843:4  %delayed_last_0 = phi i1 [ %delayed_last, %hls_label_0_end ], [ false, %.preheader843.preheader ]

]]></Node>
<StgValue><ssdm name="delayed_last_0"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader843:5  br i1 %delayed_last_0, label %.loopexit.loopexit72, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:2  br i1 %delayed_last, label %._crit_edge.0, label %1

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_s = extractvalue { i24, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_s"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_s = extractvalue { i24, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_s"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_s = extractvalue { i24, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_s"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_9 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_0815, i24 %stream_in_24_data_V_s, i32 0, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_5 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_0817, i32 0, i1 %stream_in_24_user_V_s)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_6 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_0816, i32 0, i1 %stream_in_24_last_V_s)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.0:3  %last_2_0 = phi i1 [ %stream_in_24_last_V_s, %1 ], [ %delayed_last, %hls_label_0_begin ]

]]></Node>
<StgValue><ssdm name="last_2_0"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %.preheader843

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.0:0  %p_0147_2_0 = phi i4 [ %tmp_5, %1 ], [ %p_0147_0817, %hls_label_0_begin ]

]]></Node>
<StgValue><ssdm name="p_0147_2_0"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.0:1  %p_0151_2_0 = phi i4 [ %tmp_6, %1 ], [ %p_0151_0816, %hls_label_0_begin ]

]]></Node>
<StgValue><ssdm name="p_0151_2_0"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
._crit_edge.0:2  %p_0563_2_0 = phi i96 [ %p_Result_9, %1 ], [ %p_0563_0815, %hls_label_0_begin ]

]]></Node>
<StgValue><ssdm name="p_0563_2_0"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:4  br i1 %last_2_0, label %._crit_edge.1, label %2

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26">
<![CDATA[
:0  %empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_1 = extractvalue { i24, i1, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_1"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_1 = extractvalue { i24, i1, i1 } %empty_14, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_1"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_1 = extractvalue { i24, i1, i1 } %empty_14, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_1"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_26_1 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_2_0, i24 %stream_in_24_data_V_1, i32 24, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_26_1"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_7 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_2_0, i32 1, i1 %stream_in_24_user_V_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_8 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_2_0, i32 1, i1 %stream_in_24_last_V_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.1:3  %last_2_1 = phi i1 [ %stream_in_24_last_V_1, %2 ], [ %last_2_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="last_2_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.1:0  %p_0147_2_1 = phi i4 [ %tmp_7, %2 ], [ %p_0147_2_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="p_0147_2_1"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.1:1  %p_0151_2_1 = phi i4 [ %tmp_8, %2 ], [ %p_0151_2_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="p_0151_2_1"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
._crit_edge.1:2  %p_0563_2_1 = phi i96 [ %p_Result_26_1, %2 ], [ %p_0563_2_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="p_0563_2_1"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:4  br i1 %last_2_1, label %._crit_edge.2, label %3

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26" op_5_bw="26">
<![CDATA[
:0  %empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_2 = extractvalue { i24, i1, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_2"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_2 = extractvalue { i24, i1, i1 } %empty_15, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_2"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_2 = extractvalue { i24, i1, i1 } %empty_15, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_2"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_26_2 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_2_1, i24 %stream_in_24_data_V_2, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_26_2"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_9 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_2_1, i32 2, i1 %stream_in_24_user_V_2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_10 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_2_1, i32 2, i1 %stream_in_24_last_V_2)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.2:3  %last_2_2 = phi i1 [ %stream_in_24_last_V_2, %3 ], [ %last_2_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="last_2_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.2:0  %p_0147_2_2 = phi i4 [ %tmp_9, %3 ], [ %p_0147_2_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="p_0147_2_2"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.2:1  %p_0151_2_2 = phi i4 [ %tmp_10, %3 ], [ %p_0151_2_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="p_0151_2_2"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
._crit_edge.2:2  %p_0563_2_2 = phi i96 [ %p_Result_26_2, %3 ], [ %p_0563_2_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="p_0563_2_2"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:4  br i1 %last_2_2, label %._crit_edge.3, label %4

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="26" op_5_bw="26" op_6_bw="26">
<![CDATA[
:0  %empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="26">
<![CDATA[
:1  %stream_in_24_data_V_3 = extractvalue { i24, i1, i1 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="stream_in_24_data_V_3"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="26">
<![CDATA[
:2  %stream_in_24_user_V_3 = extractvalue { i24, i1, i1 } %empty_16, 1

]]></Node>
<StgValue><ssdm name="stream_in_24_user_V_3"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="26">
<![CDATA[
:3  %stream_in_24_last_V_3 = extractvalue { i24, i1, i1 } %empty_16, 2

]]></Node>
<StgValue><ssdm name="stream_in_24_last_V_3"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %p_Result_26_3 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_2_2, i24 %stream_in_24_data_V_3, i32 72, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_26_3"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:5  %tmp_11 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_2_2, i32 3, i1 %stream_in_24_user_V_3)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="32" op_3_bw="1">
<![CDATA[
:6  %tmp_12 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_2_2, i32 3, i1 %stream_in_24_last_V_3)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="last_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.3:0  %p_0147_2_3 = phi i4 [ %tmp_11, %4 ], [ %p_0147_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="p_0147_2_3"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.3:1  %p_0151_2_3 = phi i4 [ %tmp_12, %4 ], [ %p_0151_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="p_0151_2_3"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
._crit_edge.3:2  %p_0563_2_3 = phi i96 [ %p_Result_26_3, %4 ], [ %p_0563_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="p_0563_2_3"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge.3:3  %last_2_3 = phi i1 [ %stream_in_24_last_V_3, %4 ], [ %last_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="last_2_3"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:4  br i1 %delayed_last, label %hls_label_0_end, label %.preheader841.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="96">
<![CDATA[
.preheader841.preheader:0  %trunc_ln647_6 = trunc i96 %p_0563_2_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647_6"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader841.preheader:1  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0147_2_3, i4 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader841.preheader:2  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0151_2_3, i4 1)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader841.preheader:3  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %trunc_ln647_6, i1 %p_Result_s, i1 %p_Result_11)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader841.preheader:4  %p_Result_29_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_0563_2_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_29_1"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader841.preheader:5  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0147_2_3, i4 1)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader841.preheader:6  %p_Result_1_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0151_2_3, i4 2)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader841.preheader:8  %p_Result_29_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_0563_2_3, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_29_2"/></StgValue>
</operation>

<operation id="244" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader841.preheader:9  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0147_2_3, i4 2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last_0" val="0"/>
<literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader841.preheader:10  %p_Result_1_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0151_2_3, i4 3)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="246" st_id="23" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
.preheader841.preheader:3  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %trunc_ln647_6, i1 %p_Result_s, i1 %p_Result_11)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
.preheader841.preheader:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %p_Result_10, i1 %p_Result_1_1)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="248" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
.preheader841.preheader:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %p_Result_10, i1 %p_Result_1_1)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
.preheader841.preheader:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %p_Result_2, i1 %p_Result_1_2)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="250" st_id="25" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0">
<![CDATA[
.preheader841.preheader:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %p_Result_2, i1 %p_Result_1_2)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="delayed_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
.preheader841.preheader:12  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit72:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
