<stg><name>store_output</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="5">
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="6" to="7">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="7" to="8">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %output_offset)

]]></Node>
<StgValue><ssdm name="output_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %output_r, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [12 x i8]* @p_str11, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="30">
<![CDATA[
:2  %sext = zext i30 %output_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %output_addr = getelementptr float* %output_r, i64 %sext

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %output_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %output_addr, i32 10)

]]></Node>
<StgValue><ssdm name="output_addr_wr_req"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_4 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_oc_addr = getelementptr [10 x float]* %output_oc, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="output_oc_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_oc_load = load float* %output_oc_addr, align 4

]]></Node>
<StgValue><ssdm name="output_oc_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_oc_load = load float* %output_oc_addr, align 4

]]></Node>
<StgValue><ssdm name="output_oc_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.floatP(float* %output_addr, float %output_oc_load, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="output_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %output_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %output_addr)

]]></Node>
<StgValue><ssdm name="output_addr_wr_resp"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="output_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="43" name="output_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_offset"/></StgValue>
</port>
<port id="44" name="output_oc" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_oc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i30" to="output_offset_read" fromId="45" toId="9">
</dataflow>
<dataflow id="47" from="output_offset" to="output_offset_read" fromId="43" toId="9">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="StgValue_10" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="output_r" to="StgValue_10" fromId="42" toId="10">
</dataflow>
<dataflow id="52" from="p_str6" to="StgValue_10" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_53" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="57" from="p_str1" to="StgValue_10" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_53" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_59" to="StgValue_10" fromId="59" toId="10">
</dataflow>
<dataflow id="62" from="p_str11" to="StgValue_10" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="p_str8" to="StgValue_10" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="p_str1" to="StgValue_10" fromId="56" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_66" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_66" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_66" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_66" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="71" from="p_str1" to="StgValue_10" fromId="56" toId="10">
</dataflow>
<dataflow id="72" from="p_str1" to="StgValue_10" fromId="56" toId="10">
</dataflow>
<dataflow id="73" from="output_offset_read" to="sext" fromId="9" toId="11">
</dataflow>
<dataflow id="74" from="output_r" to="output_addr" fromId="42" toId="12">
</dataflow>
<dataflow id="75" from="sext" to="output_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_WriteReq.m_axi.floatP" to="output_addr_wr_req" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="output_addr" to="output_addr_wr_req" fromId="12" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_59" to="output_addr_wr_req" fromId="59" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="i" fromId="80" toId="15">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="StgValue_14" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="83" from="i_4" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="StgValue_26" to="i" fromId="26" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="85" from="i" to="exitcond" fromId="15" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="exitcond" fromId="86" toId="16">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="empty" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_90" to="empty" fromId="90" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_90" to="empty" fromId="90" toId="17">
</dataflow>
<dataflow id="94" from="i" to="i_4" fromId="15" toId="18">
</dataflow>
<dataflow id="96" from="StgValue_95" to="i_4" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="exitcond" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="98" from="i" to="tmp" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="output_oc" to="output_oc_addr" fromId="44" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_100" to="output_oc_addr" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="tmp" to="output_oc_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="103" from="output_oc_addr" to="output_oc_load" fromId="21" toId="22">
</dataflow>
<dataflow id="105" from="_ssdm_op_WriteResp.m_axi.floatP" to="output_addr_wr_resp" fromId="104" toId="23">
</dataflow>
<dataflow id="106" from="output_addr" to="output_addr_wr_resp" fromId="12" toId="23">
</dataflow>
<dataflow id="107" from="output_oc_addr" to="output_oc_load" fromId="21" toId="24">
</dataflow>
<dataflow id="109" from="_ssdm_op_Write.m_axi.floatP" to="StgValue_25" fromId="108" toId="25">
</dataflow>
<dataflow id="110" from="output_addr" to="StgValue_25" fromId="12" toId="25">
</dataflow>
<dataflow id="111" from="output_oc_load" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_112" to="StgValue_25" fromId="112" toId="25">
</dataflow>
<dataflow id="114" from="_ssdm_op_WriteResp.m_axi.floatP" to="output_addr_wr_resp" fromId="104" toId="27">
</dataflow>
<dataflow id="115" from="output_addr" to="output_addr_wr_resp" fromId="12" toId="27">
</dataflow>
<dataflow id="116" from="_ssdm_op_WriteResp.m_axi.floatP" to="output_addr_wr_resp" fromId="104" toId="28">
</dataflow>
<dataflow id="117" from="output_addr" to="output_addr_wr_resp" fromId="12" toId="28">
</dataflow>
<dataflow id="118" from="_ssdm_op_WriteResp.m_axi.floatP" to="output_addr_wr_resp" fromId="104" toId="29">
</dataflow>
<dataflow id="119" from="output_addr" to="output_addr_wr_resp" fromId="12" toId="29">
</dataflow>
<dataflow id="120" from="_ssdm_op_WriteResp.m_axi.floatP" to="output_addr_wr_resp" fromId="104" toId="30">
</dataflow>
<dataflow id="121" from="output_addr" to="output_addr_wr_resp" fromId="12" toId="30">
</dataflow>
<dataflow id="122" from="exitcond" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
