****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu Apr 10 23:20:45 2025
****************************************

  Timing Path Group '**async_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   0.350
  Critical Path Slack:                    0.036
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.321
  Critical Path Slack:                    0.171
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.202
  Critical Path Slack:                    0.050
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   0.224
  Critical Path Slack:                   -0.001
  Total Negative Slack:                  -0.003
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                   0.225
  Critical Path Slack:                    0.118
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.045
  Critical Path Slack:                    0.057
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.221
  Critical Path Slack:                    0.092
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   0.361
  Critical Path Slack:                    0.011
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   64
  Hierarchical Port Count:                 3002
  Leaf Cell Count:                        37771
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              61100.457
  Total cell area:                   375705.469
  Design Area:                       436805.938
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           165633
  max_capacitance Count:                    194
  min_capacitance Count:                     16
  max_transition Count:                       4
  max_capacitance Cost:                -253.584
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.009
  Total DRC Cost:                      -255.017
  ---------------------------------------------

1
