// Seed: 1044644061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_1.id_19 = 0;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
  ;
  wire id_7;
  id_8 :
  assert property (@(posedge id_5 or posedge -1 - id_6) 1);
endmodule
module module_1 #(
    parameter id_15 = 32'd39,
    parameter id_5  = 32'd95
) (
    output uwire id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 _id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10
    , id_23,
    output logic id_11,
    output wire id_12,
    input wand id_13,
    output wire id_14,
    input wor _id_15,
    input tri0 id_16,
    output supply1 id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri id_20,
    output tri0 id_21
);
  always id_11 = id_1;
  reg id_24;
  logic [1 'b0 : id_5] id_25;
  assign id_14#(
      .id_10(-1),
      .id_18("")
  ) = 1;
  always id_24 = "";
  wire [id_15 : -1  *  id_5] id_26;
  logic id_27;
  ;
  assign id_17 = id_1 * -1'b0;
  module_0 modCall_1 (
      id_27,
      id_23,
      id_27,
      id_23,
      id_23
  );
endmodule
