# IC-Layout-Design-Cadence-Labs
A series of IC layout design labs using Cadence tools, focused on practical exercises with the TSMC 65nm technology node, covering everything from basic transistor layouts to advanced circuit simulations.
