<strong>verilog-mode-hook</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is verilog-set-compile-command<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Hook run after Verilog mode is loaded.<br/>
<br/>
You can customize this variable.