# PicoRV32 with AES-128 Co-Processor Extension

> **âš¡ Extended Version** with hardware AES-128 encryption/decryption and 8-lane parallel SPI output

---

## ğŸ¯ Key Features of This Extension

- âœ… **AES-128 Encryption/Decryption Co-Processors** via PCPI interface
- âœ… **8-Lane Parallel SPI** - 8Ã— faster than serial (128 bits in 16 cycles)
- âœ… **Timing Optimized** - On-the-fly key expansion meets 100 MHz @ FPGA
- âœ… **Low Latency** - Complete encryption + transmission in ~610 ns
- âœ… **FIPS-197 Compliant** - Passes all standard test vectors

## ğŸ“Š Quick Stats

| Metric | Value |
|--------|-------|
| **AES Throughput** | 210 Mbps @ 100 MHz |
| **Latency** | ~45 cycles encryption + 16 cycles SPI |
| **Speed-up vs SW** | 164Ã— faster than software AES |
| **FPGA Resource** | ~3800 LUTs, ~1330 FFs (18% of XC7A35T) |
| **Timing @ 100MHz** | +6.5 ns positive slack (timing closure achieved) |

## ğŸ“– Documentation

### ğŸš€ **[Complete Architecture & Flow Diagrams â†’](README_AES_EXTENSION.md)**

**What's inside:**
- System overview with all components and bit widths
- Detailed AES encryption datapath (with on-the-fly key expansion)
- AES decryption datapath
- 8-lane parallel SPI controller timing diagrams
- Control FSM state machine
- Custom instruction encoding and examples
- Performance metrics and resource utilization
- FIPS-197 test vectors

### ğŸ“‹ Additional Resources

- **[Timing Fix Documentation](docs/TIMING_FIX_README.md)** - How we achieved 100 MHz timing closure
  - Before: -16.7 ns slack (FAILED) âŒ
  - After: +6.5 ns slack (PASSED) âœ…
  - 7.6Ã— critical path reduction through on-the-fly key expansion

- **[Build & Test Guide](CLAUDE.md)** - Quick start instructions
  - Prerequisites and toolchain setup
  - Compilation commands
  - Testbench execution
  - FPGA synthesis workflow

- **[Data Flow & Checksum Integration](docs/DATA_FLOW_AND_CHECKSUM_INTEGRATION.md)** - Adding SHA-256
  - Current system data flow
  - 3 SHA-256 integration options
  - Implementation steps

## ğŸ—ï¸ System Architecture (High-Level)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PicoRV32 CPU (RV32IMC)                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ Fetch/     â”‚â”€â–¶â”‚  Register  â”‚â”€â–¶â”‚  ALU + MUL/DIV      â”‚    â”‚
â”‚  â”‚ Decode     â”‚  â”‚  File      â”‚  â”‚                     â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  (x0-x31)  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚                         â”‚ 32-bit                             â”‚
â”‚                  â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚                  â”‚   PCPI Interface        â”‚                 â”‚
â”‚                  â”‚   (Co-Processor Bus)    â”‚                 â”‚
â”‚                  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                       â”‚              â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  AES Encrypt   â”‚    â”‚  AES Decrypt      â”‚
           â”‚  Co-Processor  â”‚    â”‚  Co-Processor     â”‚
           â”‚  â€¢ 128-bit I/O â”‚    â”‚  â€¢ 128-bit I/O    â”‚
           â”‚  â€¢ 10 rounds   â”‚    â”‚  â€¢ 10 rounds      â”‚
           â”‚  â€¢ ~45 cycles  â”‚    â”‚  â€¢ ~45 cycles     â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚ 128-bit ciphertext
           â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  8-Lane Parallel SPI        â”‚
           â”‚  â€¢ 8 bits per clock pulse   â”‚
           â”‚  â€¢ 16 cycles for 128 bits   â”‚
           â”‚  â€¢ Auto-triggered           â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚
                   â–¼ [7:0] data + clk + cs_n
              (To External Receiver)
```

## ğŸš€ Quick Start

```bash
# Clone repository
git clone <your-repo-url>
cd picorv32-aes-co-processor

# Run testbench (requires Icarus Verilog)
make test_aes_pico

# Expected output:
#   OVERALL TEST RESULT: *** PASS ***
#   [OK] AES-128 encryption correct (FIPS-197)
#   [OK] 8-Lane SPI successful (16 bytes in 16 clocks)

# Synthesize for FPGA (Vivado)
cd fpga
vivado -mode batch -source ../scripts/synth.tcl

# Or manually:
synth_design -top aes_soc_top -part xc7a35tcpg236-1
report_timing_summary
# Expected: WNS = +6.5 ns (timing met!)
```

## ğŸ“ Custom Instructions Example

```assembly
# Load plaintext (128 bits = 4Ã—32-bit words)
li   x5, 0xCCDDEEFF        # PT[31:0]
li   x1, 0                 # Index 0
AES_LOAD_PT x1, x5

# Load key (128 bits = 4Ã—32-bit words)
li   x5, 0x0C0D0E0F        # KEY[31:0]
li   x1, 0                 # Index 0
AES_LOAD_KEY x1, x5

# Start encryption
AES_START

# Poll for completion
poll_loop:
    AES_STATUS x7          # Check if done
    beqz x7, poll_loop     # Loop if not done

# Read ciphertext
li   x1, 0                 # Index 0
AES_READ x8, x1            # Result in x8

# Ciphertext is also automatically transmitted via 8-lane SPI!
```

## â±ï¸ Performance Comparison

| Implementation | Cycles | Time @ 100MHz | Throughput |
|----------------|--------|---------------|------------|
| **Hardware AES (this)** | 61 | 610 ns | 210 Mbps |
| Software AES (PicoRV32) | 10,000 | 100 Î¼s | 1.28 Mbps |
| **Speed-up** | **164Ã—** | **164Ã—** | **164Ã—** |

---

# PicoRV32 - Original Documentation

> **Note:** This is an extended version of PicoRV32 with additional AES co-processor functionality.
> The original PicoRV32 documentation follows below.

---
