#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 19 19:26:42 2022
# Process ID: 637682
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.runs/synth_1
# Command line: vivado -log MAYO_SHAKE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAYO_SHAKE.tcl
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.runs/synth_1/MAYO_SHAKE.vds
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MAYO_SHAKE.tcl -notrace
Command: synth_design -top MAYO_SHAKE -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 637788
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2352.363 ; gain = 0.000 ; free physical = 3764 ; free virtual = 9580
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAYO_SHAKE' [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:3]
	Parameter C_BRAMSIZE bound to: 31 - type: integer 
	Parameter C_WRITE_DESC_SIZE bound to: 16 - type: integer 
	Parameter C_READ_DESC_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-251] SHAKE: Start Block Fetch [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:160]
INFO: [Synth 8-251] SHAKE : Read 0xxxxxxxxx from 0xxxxxxxxx! [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:177]
INFO: [Synth 8-251] SHAKE : read_desc_adr :  x, c0 : x [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:178]
INFO: [Synth 8-251] SHAKE : Write 0xxxxxxxxx to 0xxxxxxxxx! [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:227]
INFO: [Synth 8-251] SHAKE: Write Done [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:247]
INFO: [Synth 8-251] SHAKE: done! [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:319]
WARNING: [Synth 8-567] referenced signal 'write_ctr' should be on the sensitivity list [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:338]
WARNING: [Synth 8-567] referenced signal 'read_ctr' should be on the sensitivity list [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:351]
INFO: [Synth 8-6157] synthesizing module 'SHA_SHAKE_wrapper' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v:27]
INFO: [Synth 8-638] synthesizing module 'keccak' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd:39]
INFO: [Synth 8-3491] module 'keccak_round' declared at '/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round.vhd:21' bound to instance 'round_map' of component 'keccak_round' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd:100]
INFO: [Synth 8-638] synthesizing module 'keccak_round' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'keccak_round' (1#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round.vhd:31]
INFO: [Synth 8-3491] module 'keccak_round_constants_gen' declared at '/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd:20' bound to instance 'round_constants_gen' of component 'keccak_round_constants_gen' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd:101]
INFO: [Synth 8-638] synthesizing module 'keccak_round_constants_gen' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'keccak_round_constants_gen' (2#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_round_constants_gen.vhd:28]
INFO: [Synth 8-3491] module 'keccak_buffer' declared at '/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_buffer.vhd:19' bound to instance 'buffer_in' of component 'keccak_buffer' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd:102]
INFO: [Synth 8-638] synthesizing module 'keccak_buffer' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_buffer.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'keccak_buffer' (3#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak_buffer.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'keccak' (4#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/keccak.vhd:39]
INFO: [Synth 8-6155] done synthesizing module 'SHA_SHAKE_wrapper' (5#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/SABER_HW/Verilog_src/Keccak_Core/SHA_SHAKE_wrapper.v:27]
INFO: [Synth 8-6155] done synthesizing module 'MAYO_SHAKE' (6#1) [/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.srcs/sources_1/new/MAYO_SHAKE.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2352.363 ; gain = 0.000 ; free physical = 4288 ; free virtual = 10107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2352.363 ; gain = 0.000 ; free physical = 4275 ; free virtual = 10093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2372.145 ; gain = 19.781 ; free physical = 4274 ; free virtual = 10092
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SHA_SHAKE_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                     000000000001 |                             0000
                 iSTATE2 |                     000000000010 |                             1010
                 iSTATE3 |                     000000000100 |                             0001
                 iSTATE0 |                     000000001000 |                             0010
                  iSTATE |                     000000010000 |                             0011
                 iSTATE8 |                     000000100000 |                             0110
                 iSTATE6 |                     000001000000 |                             0111
                 iSTATE9 |                     000010000000 |                             1111
                iSTATE10 |                     000100000000 |                             1110
                 iSTATE7 |                     001000000000 |                             1000
                 iSTATE5 |                     010000000000 |                             1001
                 iSTATE1 |                     100000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SHA_SHAKE_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:02:00 . Memory (MB): peak = 2372.145 ; gain = 19.781 ; free physical = 1849 ; free virtual = 7671
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 4096  
+---Registers : 
	             1344 Bit    Registers := 1     
	               64 Bit    Registers := 49    
	               32 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input 1344 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 61    
	   8 Input   64 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 9     
	   8 Input   32 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 23    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 11    
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 51    
	  12 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 14    
	   9 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:03:51 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 317 ; free virtual = 6064
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:03:58 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 311 ; free virtual = 6065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:04:06 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 330 ; free virtual = 6076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:04:15 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 314 ; free virtual = 6076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:04:15 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 314 ; free virtual = 6076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:04:16 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 320 ; free virtual = 6075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:50 ; elapsed = 00:04:16 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 320 ; free virtual = 6074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:04:18 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 336 ; free virtual = 6075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:04:19 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 336 ; free virtual = 6075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    59|
|3     |LUT1   |    92|
|4     |LUT2   |    63|
|5     |LUT3   |  1345|
|6     |LUT4   |  1815|
|7     |LUT5   |  3019|
|8     |LUT6   |  1748|
|9     |MUXF7  |   192|
|10    |FDCE   |  2974|
|11    |FDPE   |     1|
|12    |FDRE   |  1928|
|13    |FDSE   |     2|
|14    |IBUF   |   163|
|15    |OBUF   |    71|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           | 13473|
|2     |  SH                      |SHA_SHAKE_wrapper          | 10442|
|3     |    KECCAK                |keccak                     | 10182|
|4     |      buffer_in           |keccak_buffer              |  8566|
|5     |      round_constants_gen |keccak_round_constants_gen |     7|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:04:19 . Memory (MB): peak = 2518.004 ; gain = 165.641 ; free physical = 336 ; free virtual = 6075
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:01 ; elapsed = 00:04:24 . Memory (MB): peak = 2521.914 ; gain = 169.551 ; free physical = 4355 ; free virtual = 10099
Synthesis Optimization Complete : Time (s): cpu = 00:03:01 ; elapsed = 00:04:24 . Memory (MB): peak = 2521.914 ; gain = 169.551 ; free physical = 4355 ; free virtual = 10099
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2521.914 ; gain = 0.000 ; free physical = 4353 ; free virtual = 10091
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2534.012 ; gain = 0.000 ; free physical = 4292 ; free virtual = 10030
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:04:32 . Memory (MB): peak = 2534.012 ; gain = 181.793 ; free physical = 4346 ; free virtual = 10084
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.runs/synth_1/MAYO_SHAKE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MAYO_SHAKE_utilization_synth.rpt -pb MAYO_SHAKE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 19 19:31:42 2022...
