Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Mar 31 19:05:07 2023
| Host             : EangXPS running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.131        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.059        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |        3 |       --- |             --- |
| Slice Logic             |     0.011 |    24687 |       --- |             --- |
|   LUT as Logic          |     0.010 |    14463 |     20800 |           69.53 |
|   CARRY4                |    <0.001 |      842 |      8150 |           10.33 |
|   Register              |    <0.001 |     6091 |     41600 |           14.64 |
|   BUFG                  |    <0.001 |        9 |        32 |           28.13 |
|   F7/F8 Muxes           |    <0.001 |     1393 |     32600 |            4.27 |
|   LUT as Shift Register |    <0.001 |        2 |      9600 |            0.02 |
|   Others                |     0.000 |      242 |       --- |             --- |
| Signals                 |     0.011 |    15682 |       --- |             --- |
| DSPs                    |     0.002 |        2 |        90 |            2.22 |
| I/O                     |     0.025 |       68 |       106 |           64.15 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.131 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.035 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLOCK  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Top_Student           |     0.059 |
|   Mouse               |     0.004 |
|     Inst_Ps2Interface |     0.001 |
|   PS2Clk_IOBUF_inst   |     0.000 |
|   PS2Data_IOBUF_inst  |     0.000 |
|   aud                 |    <0.001 |
|   cartMaster          |     0.002 |
|     KHz               |    <0.001 |
|     blks              |    <0.001 |
|     car_pos           |    <0.001 |
|       db_btnD         |    <0.001 |
|         D0            |     0.000 |
|         D1            |    <0.001 |
|         D2            |     0.000 |
|       db_btnL         |     0.000 |
|         D0            |     0.000 |
|         D1            |     0.000 |
|         D2            |     0.000 |
|       db_btnR         |     0.000 |
|         D0            |     0.000 |
|         D1            |     0.000 |
|         D2            |     0.000 |
|       db_btnU         |    <0.001 |
|         D0            |     0.000 |
|         D1            |    <0.001 |
|         D2            |     0.000 |
|     clk               |    <0.001 |
|     coin              |    <0.001 |
|     digit_count       |    <0.001 |
|       clk             |    <0.001 |
|       cnt             |     0.000 |
|     disp              |    <0.001 |
|     pts_cnt           |    <0.001 |
|     rng               |     0.000 |
|   clapper             |    <0.001 |
|   clock_1kHz          |    <0.001 |
|   clock_20kHz         |    <0.001 |
|   clock_50MHz         |    <0.001 |
|   clock_oled666       |    <0.001 |
|   d                   |     0.002 |
|     clock_10          |    <0.001 |
|     d                 |    <0.001 |
|     l                 |    <0.001 |
|       clock_20k       |    <0.001 |
|     s                 |    <0.001 |
|       clock_20k       |    <0.001 |
|     sg_display        |    <0.001 |
|       b0              |    <0.001 |
|       b1              |    <0.001 |
|       b2              |    <0.001 |
|       b3              |    <0.001 |
|       count100k       |    <0.001 |
|         clock_100k    |    <0.001 |
|     v                 |    <0.001 |
|       clock_20k       |    <0.001 |
|   dbM_btnC            |    <0.001 |
|     D0                |     0.000 |
|     D1                |    <0.001 |
|     D2                |    <0.001 |
|   db_btnC             |     0.000 |
|     D0                |     0.000 |
|     D1                |     0.000 |
|     D2                |     0.000 |
|   db_btnD             |     0.000 |
|     D0                |     0.000 |
|     D1                |     0.000 |
|     D2                |     0.000 |
|   db_btnL             |     0.000 |
|     D0                |     0.000 |
|     D1                |     0.000 |
|     D2                |     0.000 |
|   db_btnR             |     0.000 |
|     D0                |     0.000 |
|     D1                |     0.000 |
|     D2                |     0.000 |
|   db_btnU             |     0.000 |
|     D0                |     0.000 |
|     D1                |     0.000 |
|     D2                |     0.000 |
|   indv                |     0.003 |
|     aud_in_indv       |    <0.001 |
|     aud_out_indv      |     0.001 |
|       clk2f           |    <0.001 |
|       clkf            |    <0.001 |
|       ringer          |    <0.001 |
|     mouseClk          |    <0.001 |
|     nolabel_line51    |     0.000 |
|     nolabel_line52    |     0.000 |
|     nolabel_line56    |    <0.001 |
|       Oled_clock      |    <0.001 |
|       xy_conv         |    <0.001 |
|     oled_dig_indv     |    <0.001 |
|       Zero            |    <0.001 |
|   my_audio_unit       |    <0.001 |
|   nolabel_line116     |    <0.001 |
|     debounce_clk      |    <0.001 |
|     nolabel_line58    |    <0.001 |
|     nolabel_line67    |    <0.001 |
|     nolabel_line68    |     0.000 |
|     nolabel_line69    |    <0.001 |
|     xy_conv           |    <0.001 |
|   nolabel_line129     |     0.011 |
|     img_blur          |     0.001 |
|     img_outline       |     0.008 |
|     led_clock         |    <0.001 |
|     nolabel_line76    |    <0.001 |
|     nolabel_line77    |    <0.001 |
|     nolabel_line78    |    <0.001 |
|     nolabel_line79    |    <0.001 |
|     nolabel_line80    |    <0.001 |
|     nolabel_line81    |    <0.001 |
|     nolabel_line82    |    <0.001 |
|     nolabel_line83    |    <0.001 |
|     oled_clock        |    <0.001 |
|     segment_clock     |    <0.001 |
|   od0                 |     0.003 |
|   od1                 |    <0.001 |
|   team                |     0.002 |
|     clickHandler      |    <0.001 |
|     clock             |    <0.001 |
|     debounce_clk      |    <0.001 |
|     nolabel_line68    |    <0.001 |
|     nolabel_line69    |     0.000 |
|     nolabel_line77    |    <0.001 |
|     sb                |    <0.001 |
|     sd                |    <0.001 |
|     sgr               |     0.002 |
|       beeper          |    <0.001 |
|       seg_clock       |    <0.001 |
|       sound_clock     |    <0.001 |
|     xy_conv           |    <0.001 |
|   unc0                |    <0.001 |
|   unc1                |    <0.001 |
|   unc2                |    <0.001 |
+-----------------------+-----------+


