Timing Analyzer report for ps2m_jc
Thu May 24 15:39:21 2018
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clkin'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                     ; To                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.521 ns                                       ; kbclk                                                                                    ; clk1                                                                                     ; --         ; clkin    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.383 ns                                      ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[0]                                                                                  ; clkin      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.671 ns                                      ; check                                                                                    ; m[3]                                                                                     ; --         ; clkin    ; 0            ;
; Clock Setup: 'clkin'         ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[0]                                                                                     ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; clkin      ; clkin    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                          ;                                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clkin           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkin'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------+------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 220.95 MHz ( period = 4.526 ns )               ; c[9] ; m[8]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 2.005 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; s[8] ; m[7]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; m[5] ; c[5]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.586 ns                ;
; N/A   ; 281.06 MHz ( period = 3.558 ns )               ; c[7] ; m[6]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; 282.01 MHz ( period = 3.546 ns )               ; c[8] ; m[7]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; 282.17 MHz ( period = 3.544 ns )               ; c[5] ; m[4]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; m[8] ; c[8]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[0] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; clkin      ; clkin    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; m[6] ; c[6]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 331.35 MHz ( period = 3.018 ns )               ; c[4] ; m[3]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.245 ns                ;
; N/A   ; 332.67 MHz ( period = 3.006 ns )               ; c[3] ; m[2]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; 337.38 MHz ( period = 2.964 ns )               ; m[3] ; c[3]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; 338.98 MHz ( period = 2.950 ns )               ; m[4] ; c[4]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; m[6] ; s[6]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; 345.30 MHz ( period = 2.896 ns )               ; s[4] ; m[3]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; 346.26 MHz ( period = 2.888 ns )               ; s[3] ; m[2]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; 348.92 MHz ( period = 2.866 ns )               ; s[6] ; m[5]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; s[1] ; m[0]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; 354.86 MHz ( period = 2.818 ns )               ; c[2] ; m[1]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.145 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; m[0] ; c[0]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; c[6] ; m[5]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[9] ; c[9]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[7] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; clkin      ; clkin    ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[3] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; clkin      ; clkin    ; None                        ; None                      ; 1.089 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[5] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; clkin      ; clkin    ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[2] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; clkin      ; clkin    ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[1] ; c[1]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[4] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; clkin      ; clkin    ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[2] ; c[2]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[6] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; clkin      ; clkin    ; None                        ; None                      ; 1.075 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; m[1] ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; clkin      ; clkin    ; None                        ; None                      ; 1.075 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; c[1] ; m[0]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 1.018 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[7] ; c[7]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; s[5] ; m[4]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[4] ; s[4]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; s[2] ; m[1]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[7] ; s[7]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[1] ; s[1]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[5] ; s[5]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.912 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[2] ; s[2]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[3] ; s[3]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[0] ; s[0]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; s[7] ; m[6]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[8] ; s[8]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; m[9] ; s[9]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; s[9] ; m[8]                                                                                     ; clkin      ; clkin    ; None                        ; None                      ; 0.739 ns                ;
+-------+------------------------------------------------+------+------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                              ;
+-------+--------------+------------+--------+------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                       ; To Clock ;
+-------+--------------+------------+--------+------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.521 ns   ; kbclk  ; clk1                                                                                     ; clkin    ;
; N/A   ; None         ; 2.909 ns   ; kbdata ; m[9]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.771 ns   ; check  ; s[8]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.771 ns   ; check  ; s[9]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.699 ns   ; check  ; m[8]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[1]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[2]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[3]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[4]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[5]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[6]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[7]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.447 ns   ; check  ; s[0]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.418 ns   ; check  ; m[7]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.415 ns   ; check  ; m[6]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.411 ns   ; check  ; m[4]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.387 ns   ; check  ; m[5]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.386 ns   ; check  ; m[1]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.383 ns   ; check  ; m[0]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[1]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[2]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[3]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[4]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[5]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[6]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[7]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[8]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[9]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.374 ns   ; check  ; c[0]                                                                                     ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; clkin    ;
; N/A   ; None         ; 2.175 ns   ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; clkin    ;
; N/A   ; None         ; 1.944 ns   ; check  ; m[2]                                                                                     ; clkin    ;
; N/A   ; None         ; 1.937 ns   ; check  ; m[3]                                                                                     ; clkin    ;
+-------+--------------+------------+--------+------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                  ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                     ; To       ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.383 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[0]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.324 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[6]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.187 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[5]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.043 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[1]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 15.033 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[4]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.959 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[3]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 14.918 ns  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; dout[2]  ; clkin      ;
; N/A   ; None         ; 13.580 ns  ; c[7]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 13.181 ns  ; c[2]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.807 ns  ; s[1]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.752 ns  ; s[2]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.732 ns  ; s[5]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.687 ns  ; c[1]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.666 ns  ; c[6]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.387 ns  ; c[5]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.307 ns  ; s[4]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.265 ns  ; s[0]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.168 ns  ; s[7]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.074 ns  ; s[6]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 12.039 ns  ; c[4]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 11.884 ns  ; s[3]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 11.710 ns  ; c[0]                                                                                     ; jgout[0] ; clkin      ;
; N/A   ; None         ; 11.323 ns  ; c[3]                                                                                     ; jgout[0] ; clkin      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------+----------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                     ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                       ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.671 ns ; check  ; m[3]                                                                                     ; clkin    ;
; N/A           ; None        ; -1.678 ns ; check  ; m[2]                                                                                     ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg1 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg2 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg3 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg4 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg5 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg6 ; clkin    ;
; N/A           ; None        ; -1.862 ns ; check  ; altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg7 ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[1]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[2]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[3]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[4]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[5]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[6]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[7]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[8]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[9]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.108 ns ; check  ; c[0]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.117 ns ; check  ; m[0]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.120 ns ; check  ; m[1]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.121 ns ; check  ; m[5]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.145 ns ; check  ; m[4]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.149 ns ; check  ; m[6]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.152 ns ; check  ; m[7]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[1]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[2]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[3]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[4]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[5]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[6]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[7]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.181 ns ; check  ; s[0]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.433 ns ; check  ; m[8]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.505 ns ; check  ; s[8]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.505 ns ; check  ; s[9]                                                                                     ; clkin    ;
; N/A           ; None        ; -2.643 ns ; kbdata ; m[9]                                                                                     ; clkin    ;
; N/A           ; None        ; -5.255 ns ; kbclk  ; clk1                                                                                     ; clkin    ;
+---------------+-------------+-----------+--------+------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Thu May 24 15:39:21 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2m_jc -c ps2m_jc --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clkin" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk1" as buffer
Info: Clock "clkin" has Internal fmax of 220.95 MHz between source register "c[9]" and destination register "m[8]" (period= 4.526 ns)
    Info: + Longest register to register delay is 2.005 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'c[9]'
        Info: 2: + IC(1.531 ns) + CELL(0.366 ns) = 1.897 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 1; COMB Node = 'm~118'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.005 ns; Loc. = LCFF_X13_Y4_N13; Fanout = 2; REG Node = 'm[8]'
        Info: Total cell delay = 0.474 ns ( 23.64 % )
        Info: Total interconnect delay = 1.531 ns ( 76.36 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "clkin" to destination register is 5.509 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'
            Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'
            Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'
            Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 5.509 ns; Loc. = LCFF_X13_Y4_N13; Fanout = 2; REG Node = 'm[8]'
            Info: Total cell delay = 2.571 ns ( 46.67 % )
            Info: Total interconnect delay = 2.938 ns ( 53.33 % )
        Info: - Longest clock path from clock "clkin" to source register is 5.503 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'
            Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'
            Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'
            Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'c[9]'
            Info: Total cell delay = 2.571 ns ( 46.72 % )
            Info: Total interconnect delay = 2.932 ns ( 53.28 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: tsu for register "clk1" (data pin = "kbclk", clock pin = "clkin") is 5.521 ns
    Info: + Longest pin to register delay is 8.081 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_121; Fanout = 1; PIN Node = 'kbclk'
        Info: 2: + IC(6.687 ns) + CELL(0.460 ns) = 8.081 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'
        Info: Total cell delay = 1.394 ns ( 17.25 % )
        Info: Total interconnect delay = 6.687 ns ( 82.75 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clkin" to destination register is 2.520 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'
        Info: 2: + IC(0.919 ns) + CELL(0.666 ns) = 2.520 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'
        Info: Total cell delay = 1.601 ns ( 63.53 % )
        Info: Total interconnect delay = 0.919 ns ( 36.47 % )
Info: tco from clock "clkin" to destination pin "dout[0]" through memory "altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0" is 15.383 ns
    Info: + Longest clock path from clock "clkin" to source memory is 5.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'
        Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'
        Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'
        Info: 4: + IC(0.765 ns) + CELL(0.835 ns) = 5.600 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 2.740 ns ( 48.93 % )
        Info: Total interconnect delay = 2.860 ns ( 51.07 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 9.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0]'
        Info: 3: + IC(2.516 ns) + CELL(3.246 ns) = 9.523 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'dout[0]'
        Info: Total cell delay = 7.007 ns ( 73.58 % )
        Info: Total interconnect delay = 2.516 ns ( 26.42 % )
Info: th for register "m[3]" (data pin = "check", clock pin = "clkin") is -1.671 ns
    Info: + Longest clock path from clock "clkin" to destination register is 5.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'
        Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'
        Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'
        Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X12_Y5_N7; Fanout = 3; REG Node = 'm[3]'
        Info: Total cell delay = 2.571 ns ( 46.72 % )
        Info: Total interconnect delay = 2.932 ns ( 53.28 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 37; PIN Node = 'check'
        Info: 2: + IC(6.231 ns) + CELL(0.206 ns) = 7.372 ns; Loc. = LCCOMB_X12_Y5_N6; Fanout = 1; COMB Node = 'm~113'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.480 ns; Loc. = LCFF_X12_Y5_N7; Fanout = 3; REG Node = 'm[3]'
        Info: Total cell delay = 1.249 ns ( 16.70 % )
        Info: Total interconnect delay = 6.231 ns ( 83.30 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Thu May 24 15:39:21 2018
    Info: Elapsed time: 00:00:01


