Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 26 13:16:30 2024
| Host         : JARVIS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   269 |
| Unused register locations in slices containing registers |   488 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            3 |
|      6 |            5 |
|      8 |           16 |
|     10 |            5 |
|     12 |           36 |
|     14 |            1 |
|    16+ |          201 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2906 |          543 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             970 |          187 |
| Yes          | No                    | No                     |            3536 |          449 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5180 |          891 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                           Enable Signal                                                                                                          |                                                                                                         Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mlp_oled_0/inst/mFind/temp_write_ascii_reg[0][1] |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/mFind/AR[1]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                       |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                  |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                 |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mlp_oled_0/inst/mFind/temp_write_ascii_reg[0][1] |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/mFind/AS[1]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/mlp_oled_0/inst/mFind/temp_write_ascii_reg[0][1] |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/mFind/AR[0]                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mlp_oled_0/inst/mFind/temp_write_ascii_reg[0][1] |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/mFind/AS[0]                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/FSM_onehot_state[3]_i_1_n_30                                                                                                                                             |                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_byte_count[2]_i_1_n_30                                                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/E[0]                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1125]                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/startup_count[3]_i_1_n_30                                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/gen_axi3.r_last_offset                                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_2_n_30                                                                                                                                                | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_1_n_30                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/state_reg[2]                                                                                                                                                             |                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/state_reg[2]                                                                                                                                                             | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/SPI_CTRL/state_reg[2]_0                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/after_state[5]_i_1_n_30                                                                                                                                                           |                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_page[1]_i_1_n_30                                                                                                                                                             |                                                                                                                                                                                                                                 |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/SPI_CTRL/counter[4]_i_1__0_n_30                                                                                                                                                  |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_base_addr                                                                                                                                                                   | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_base_addr_reg[8]                                                                                                                                                           |                1 |             10 |
|  design_1_i/mlp_oled_0/inst/mFind/temp_write_ascii_reg[0][1] |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/mFind/AS[2]                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_1/sum[15]_i_1__54_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_2/sum[14]_i_1__58_n_30                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_3/sum[14]_i_1__57_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_0/sum[15]_i_1__53_n_30                                                                                                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_6/sum[15]_i_1__50_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_7/sum[14]_i_1__55_n_30                                                                                                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_5/sum[15]_i_1__56_n_30                                                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_4/sum[15]_i_1__51_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_4/sum[15]_i_1__46_n_30                                                                                                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_9/sum[15]_i_1__44_n_30                                                                                                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_5/sum[15]_i_1__45_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_6/sum[14]_i_1__56_n_30                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_8/sum[14]_i_1__54_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_2/sum[15]_i_1__52_n_30                                                                                                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_9/sum[15]_i_1__58_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_17/sum[15]_i_1__40_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_3/sum[15]_i_1__55_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_7/sum[15]_i_1__57_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l3/n_8/sum[15]_i_1__49_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_14/sum[14]_i_1__51_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_0/sum[15]_i_1__48_n_30                                                                                                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_12/sum[15]_i_1__42_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_1/sum[15]_i_1__47_n_30                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_10/sum[14]_i_1__53_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_11/sum[15]_i_1__43_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_13/sum[14]_i_1__52_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_15/sum[14]_i_1__50_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_16/sum[15]_i_1__41_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_18/sum[14]_i_1__49_n_30                                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/l2/n_19/sum[15]_i_1__39_n_30                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/all_is_idle_d1_reg                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                               |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_1_n_0                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/holdData_4_reg[72]                                                                                                                                                                             | design_1_i/mlp_oled_0/inst/alw/holdData_4_reg[79]                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/out_data_2_reg[7][0]                                                                                                                                                                              |                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/out_data_1_reg[7][0]                                                                                                                                                                              |                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_spi_data[7]_i_1_n_30                                                                                                                                                         |                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_delay_ms[7]_i_1_n_30                                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/SPI_CTRL/shift_register[7]_i_1_n_30                                                                                                                                               |                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/stop_time_0                                                                                                                                                              |                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             18 |
|  design_1_i/mlp_oled_0/inst/mFind/temp_write_ascii_reg[0][0] |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/mFind/AS[3]                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l3/n_0/sigValid_reg_0                                                                                                                                                                                |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_index[6]_i_1_n_30                                                                                                                                                            |                                                                                                                                                                                                                                 |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_10/sum[15]_i_1__27_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_14/sum[15]_i_1__26_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_15/sum[15]_i_1__33_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_16/sum[14]_i_1__38_n_30                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_17/sum[15]_i_1__34_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_18/sum[15]_i_1__25_n_30                                                                                                                                                                         |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_2/sum[15]_i_1__28_n_30                                                                                                                                                                          |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_20/sum[14]_i_1__37_n_30                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_21/sum[15]_i_1__36_n_30                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_22/sum[14]_i_1__36_n_30                                                                                                                                                                         |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_23/sum[14]_i_1__47_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_24/sum[15]_i_1__24_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_25/sum[15]_i_1__37_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_26/sum[15]_i_1__23_n_30                                                                                                                                                                         |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_27/sum[15]_i_1__38_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_28/sum[14]_i_1__35_n_30                                                                                                                                                                         |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_29/sum[14]_i_1__48_n_30                                                                                                                                                                         |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_3/sum[15]_i_1__30_n_30                                                                                                                                                                          |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_4/sum[14]_i_1__42_n_30                                                                                                                                                                          |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_5/sum[14]_i_1__44_n_30                                                                                                                                                                          |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_6/sum[14]_i_1__41_n_30                                                                                                                                                                          |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_7/sum[14]_i_1__45_n_30                                                                                                                                                                          |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_8/sum[14]_i_1__40_n_30                                                                                                                                                                          |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_9/sum[14]_i_1__46_n_30                                                                                                                                                                          |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_19/sum[15]_i_1__35_n_30                                                                                                                                                                         |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_13/sum[15]_i_1__32_n_30                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_12/sum[14]_i_1__39_n_30                                                                                                                                                                         |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_0/sum[15]_i_1__29_n_30                                                                                                                                                                          |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_11/sum[15]_i_1__31_n_30                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     | design_1_i/mlp_oled_0/inst/l1/n_1/sum[14]_i_1__43_n_30                                                                                                                                                                          |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/ms_counter                                                                                                                                                               | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/ms_counter[0]_i_1_n_30                                                                                                                                                  |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                        |                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                               |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                    |                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                   |                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                               |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[6]_i_1_n_30                                                                                                                                                      |                                                                                                                                                                                                                                 |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                               |                                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0   |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                 |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                 |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_10                                                                                                                                                                                 | design_1_i/mlp_oled_0/inst/l1/n_22/sum[14]_i_1__36_n_30                                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_1                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_4/sum[14]_i_1__42_n_30                                                                                                                                                                          |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_13                                                                                                                                                                                 | design_1_i/mlp_oled_0/inst/l1/n_29/sum[14]_i_1__48_n_30                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_7                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_12/sum[14]_i_1__39_n_30                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_9                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_20/sum[14]_i_1__37_n_30                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_4                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_10/sum[14]_i_1__53_n_30                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_12                                                                                                                                                                                 | design_1_i/mlp_oled_0/inst/l1/n_28/sum[14]_i_1__35_n_30                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_11                                                                                                                                                                                 | design_1_i/mlp_oled_0/inst/l1/n_23/sum[14]_i_1__47_n_30                                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_3                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_6/sum[14]_i_1__41_n_30                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_2                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_5/sum[14]_i_1__44_n_30                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_6                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_9/sum[14]_i_1__46_n_30                                                                                                                                                                          |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_8                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_16/sum[14]_i_1__38_n_30                                                                                                                                                                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_5                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_8/sum[14]_i_1__40_n_30                                                                                                                                                                          |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_7                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_15/sum[14]_i_1__50_n_30                                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_0                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_2/sum[14]_i_1__58_n_30                                                                                                                                                                          |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[0]_0                                                                                                                                                                                   | design_1_i/mlp_oled_0/inst/l2/n_7/sum[14]_i_1__55_n_30                                                                                                                                                                          |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_1                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_3/sum[14]_i_1__57_n_30                                                                                                                                                                          |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_3                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_8/sum[14]_i_1__54_n_30                                                                                                                                                                          |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/iop_data[7]_i_1_n_30                                                                                                                                                              |                                                                                                                                                                                                                                 |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_5                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_13/sum[14]_i_1__52_n_30                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_0                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_1/sum[14]_i_1__43_n_30                                                                                                                                                                          |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_6                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_14/sum[14]_i_1__51_n_30                                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_8                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_18/sum[14]_i_1__49_n_30                                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[14]_2                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l2/n_6/sum[14]_i_1__56_n_30                                                                                                                                                                          |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[14]_4                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_7/sum[14]_i_1__45_n_30                                                                                                                                                                          |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/oled_top/get_dBtnD/count[0]_i_1__1_n_30                                                                                                                                                              |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/oled_top/get_dBtnU/count[0]_i_1__0_n_30                                                                                                                                                              |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/oled_top/get_rst/count[0]_i_1__2_n_30                                                                                                                                                                |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                |                                                                                                                                                                                                                                 |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/p_0_in                                                                                                                                                                                         | design_1_i/mlp_oled_0/inst/l1/n_0/sum[15]_i_1__29_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/E[0]                                                                                                                                                                                           | design_1_i/mlp_oled_0/inst/l1/n_2/sum[15]_i_1__28_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_0[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_3/sum[15]_i_1__30_n_30                                                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_1[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_10/sum[15]_i_1__27_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_11[0]                                                                                                                                                                              | design_1_i/mlp_oled_0/inst/l1/n_25/sum[15]_i_1__37_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_2[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_11/sum[15]_i_1__31_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_13[0]                                                                                                                                                                              | design_1_i/mlp_oled_0/inst/l1/n_27/sum[15]_i_1__38_n_30                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_10[0]                                                                                                                                                                              | design_1_i/mlp_oled_0/inst/l1/n_24/sum[15]_i_1__24_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_12[0]                                                                                                                                                                              | design_1_i/mlp_oled_0/inst/l1/n_26/sum[15]_i_1__23_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_3[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_13/sum[15]_i_1__32_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_9[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_21/sum[15]_i_1__36_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_7[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_18/sum[15]_i_1__25_n_30                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_8[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_19/sum[15]_i_1__35_n_30                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_4[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_14/sum[15]_i_1__26_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_5[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_15/sum[15]_i_1__33_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l1/n_0/sum_reg[15]_6[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l1/n_17/sum[15]_i_1__34_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/p_0_in                                                                                                                                                                                         | design_1_i/mlp_oled_0/inst/l3/n_0/sum[15]_i_1__53_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/p_0_in                                                                                                                                                                                         | design_1_i/mlp_oled_0/inst/l2/n_0/sum[15]_i_1__48_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/E[0]                                                                                                                                                                                           | design_1_i/mlp_oled_0/inst/l2/n_1/sum[15]_i_1__47_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_0[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_4/sum[15]_i_1__46_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_1[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_5/sum[15]_i_1__45_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_2[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_9/sum[15]_i_1__44_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_6[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_17/sum[15]_i_1__40_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_5[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_16/sum[15]_i_1__41_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_3[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_11/sum[15]_i_1__43_n_30                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_7[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_19/sum[15]_i_1__39_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l2/n_0/sum_reg[15]_4[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l2/n_12/sum[15]_i_1__42_n_30                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_0[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_1/sum[15]_i_1__54_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_4[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_5/sum[15]_i_1__56_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_6[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_7/sum[15]_i_1__57_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_5[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_6/sum[15]_i_1__50_n_30                                                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_3[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_4/sum[15]_i_1__51_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_7[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_8/sum[15]_i_1__49_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_8[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_9/sum[15]_i_1__58_n_30                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                   |                                                                                                                                                                                                                                 |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_2[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_3/sum[15]_i_1__55_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/sum_reg[15]_1[0]                                                                                                                                                                               | design_1_i/mlp_oled_0/inst/l3/n_2/sum[15]_i_1__52_n_30                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/oled_top/get_dBtnC/count[0]_i_1_n_30                                                                                                                                                                 |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                           |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/MS_DELAY/clk_counter                                                                                                                                                             |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                               |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                     |                                                                                                                                                                                                                                 |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                   |                                                                                                                                                                                                                                 |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                      |                9 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                          |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/l1/n_0/sigValid_reg_0                                                                                                                                                                                |               30 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               12 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                               |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/biasReg                                                                                                                                                                                           | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/layerReg                                                                                                                                                                                          | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/slv_reg_rden                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                           |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/mFind/intr                                                                                                                                                                                            | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/mFind/counter_0                                                                                                                                                                                       | design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[0]                                                                                                                                                                                |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/mFind/E[0]                                                                                                                                                                                            | design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[0]                                                                                                                                                                                |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/alw/count_1                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/mlp_oled_0/inst/alw/count_2                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/weightReg                                                                                                                                                                                         | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/neuronReg                                                                                                                                                                                         | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/controlReg_0                                                                                                                                                                                      | design_1_i/mlp_oled_0/inst/alw/axi_awready_i_1_n_30                                                                                                                                                                             |               13 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                  |                                                                                                                                                                                                                                 |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                 |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                 |                7 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                                 |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                 |                7 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                 |               10 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               17 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                             |                                                                                                                                                                                                                                 |                6 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                |                                                                                                                                                                                                                                 |                7 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                              |                                                                                                                                                                                                                                 |               10 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                           |                9 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out                                                                                                     |                                                                                                                                                                                                                                 |               32 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                 |               11 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]_0                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                               |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                 |                                                                                                                                                                                                                                 |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                |                                                                                                                                                                                                                                 |               12 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                  |                                                                                                                                                                                                                                 |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                       |               16 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                  |                                                                                                                                                                                                                                 |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                       |                                                                                                                                                                                                                                 |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                    |                                                                                                                                                                                                                                 |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                       |                                                                                                                                                                                                                                 |               11 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |               17 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               15 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                           |               13 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                 |               14 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                  |                                                                                                                                                                                                                                 |               14 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/holdData_4_reg[72]                                                                                                                                                                             |                                                                                                                                                                                                                                 |               14 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                          |               16 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_2                                                                                                                                                                                      |                                                                                                                                                                                                                                 |               23 |            152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                 |               23 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                              |                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                               |                                                                                                                                                                                                                                 |               13 |            208 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/data_out_valid_1                                                                                                                                                                                      |                                                                                                                                                                                                                                 |               41 |            270 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/y_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                 |               23 |            304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mlp_oled_0/inst/alw/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                 |               35 |            464 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                 |              545 |           2910 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


