# Systolic_Array

Created a Systolic Array and its controller from scratch.

Verilog/SV code for design given in src directory

Top level testbench : sim/tb_corelet.sv
