

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Fri Jan 26 21:45:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    26.870|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Sum_Loop         |   24|   24|         7|          2|          1|    10|    yes   |
        |- Prediction_Loop  |   19|   19|        11|          1|          1|    10|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|     589|   2229|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        0|      -|     295|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|     884|   2500|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U139  |cnn_fadd_32ns_32nkbM  |        0|      2|  177|  385|    0|
    |cnn_fdiv_32ns_32nbYs_U140  |cnn_fdiv_32ns_32nbYs  |        0|      0|  268|  978|    0|
    |cnn_fexp_32ns_32nbZs_U141  |cnn_fexp_32ns_32nbZs  |        0|      7|  144|  866|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      9|  589| 2229|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_152_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_169_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln10_fu_146_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_163_p2      |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  50|          20|          15|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter10      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_100_p4  |   9|          2|    4|          8|
    |dense_array_address0          |  15|          3|    4|         12|
    |i_0_reg_96                    |   9|          2|    4|          8|
    |j_0_reg_107                   |   9|          2|    4|          8|
    |prediction_WEN_A              |   9|          2|    4|          8|
    |sum_0_reg_84                  |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 125|         26|   56|        121|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |i_0_reg_96                |   4|   0|    4|          0|
    |i_reg_184                 |   4|   0|    4|          0|
    |icmp_ln10_reg_180         |   1|   0|    1|          0|
    |icmp_ln16_reg_199         |   1|   0|    1|          0|
    |j_0_reg_107               |   4|   0|    4|          0|
    |reg_140                   |  32|   0|   32|          0|
    |sum_0_reg_84              |  32|   0|   32|          0|
    |zext_ln18_reg_208         |   4|   0|   64|         60|
    |icmp_ln10_reg_180         |  64|  32|    1|          0|
    |icmp_ln16_reg_199         |  64|  32|    1|          0|
    |zext_ln18_reg_208         |  64|  32|   64|         60|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 295|  96|  229|        120|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   soft_max   | return value |
|dense_array_address0  | out |    4|  ap_memory |  dense_array |     array    |
|dense_array_ce0       | out |    1|  ap_memory |  dense_array |     array    |
|dense_array_q0        |  in |   32|  ap_memory |  dense_array |     array    |
|prediction_Addr_A     | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A       | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A      | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A      | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A     |  in |   32|    bram    |  prediction  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 2
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
  Pipeline-1 : II = 1, D = 11, States = { 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 21 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 10 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x float]* %prediction, [1 x i8]* @p_str137, [12 x i8]* @p_str440, [1 x i8]* @p_str137, i32 -1, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137)"   --->   Operation 22 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %0 ], [ %sum, %Sum_Loop ]"   --->   Operation 25 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %Sum_Loop ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln10 = icmp eq i4 %i_0, -6" [cnn/dense.cpp:10]   --->   Operation 27 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn/dense.cpp:10]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.preheader, label %Sum_Loop" [cnn/dense.cpp:10]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %i_0 to i64" [cnn/dense.cpp:12]   --->   Operation 31 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln12" [cnn/dense.cpp:12]   --->   Operation 32 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [cnn/dense.cpp:12]   --->   Operation 33 'load' 'dense_array_load' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 23.2>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [cnn/dense.cpp:12]   --->   Operation 34 'load' 'dense_array_load' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 35 [4/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12]   --->   Operation 35 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 20.8>
ST_4 : Operation 36 [3/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12]   --->   Operation 36 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 20.8>
ST_5 : Operation 37 [2/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12]   --->   Operation 37 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 20.8>
ST_6 : Operation 38 [1/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12]   --->   Operation 38 'fexp' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 39 [2/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [cnn/dense.cpp:12]   --->   Operation 39 'fadd' 'sum' <Predicate = (!icmp_ln10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn/dense.cpp:11]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn/dense.cpp:11]   --->   Operation 41 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str117) nounwind" [cnn/dense.cpp:12]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [cnn/dense.cpp:12]   --->   Operation 43 'fadd' 'sum' <Predicate = (!icmp_ln10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_1)" [cnn/dense.cpp:13]   --->   Operation 44 'specregionend' 'empty_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [cnn/dense.cpp:10]   --->   Operation 45 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 1.76>
ST_9 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn/dense.cpp:16]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 3> <Delay = 2.32>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %j_0, -6" [cnn/dense.cpp:16]   --->   Operation 48 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 49 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn/dense.cpp:16]   --->   Operation 50 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %Prediction_Loop" [cnn/dense.cpp:16]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %j_0 to i64" [cnn/dense.cpp:18]   --->   Operation 52 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln18" [cnn/dense.cpp:18]   --->   Operation 53 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 54 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_1, align 4" [cnn/dense.cpp:18]   --->   Operation 54 'load' 'dense_array_load_1' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 11 <SV = 4> <Delay = 23.2>
ST_11 : Operation 55 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_1, align 4" [cnn/dense.cpp:18]   --->   Operation 55 'load' 'dense_array_load_1' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_11 : Operation 56 [4/4] (20.8ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18]   --->   Operation 56 'fexp' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 5> <Delay = 20.8>
ST_12 : Operation 57 [3/4] (20.8ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18]   --->   Operation 57 'fexp' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 6> <Delay = 20.8>
ST_13 : Operation 58 [2/4] (20.8ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18]   --->   Operation 58 'fexp' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 7> <Delay = 20.8>
ST_14 : Operation 59 [1/4] (20.8ns)   --->   "%tmp_2 = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18]   --->   Operation 59 'fexp' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 8> <Delay = 23.6>
ST_15 : Operation 60 [6/6] (23.6ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [cnn/dense.cpp:18]   --->   Operation 60 'fdiv' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 23.6>
ST_16 : Operation 61 [5/6] (23.6ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [cnn/dense.cpp:18]   --->   Operation 61 'fdiv' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 23.6>
ST_17 : Operation 62 [4/6] (23.6ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [cnn/dense.cpp:18]   --->   Operation 62 'fdiv' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 23.6>
ST_18 : Operation 63 [3/6] (23.6ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [cnn/dense.cpp:18]   --->   Operation 63 'fdiv' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 23.6>
ST_19 : Operation 64 [2/6] (23.6ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [cnn/dense.cpp:18]   --->   Operation 64 'fdiv' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 26.8>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str218) nounwind" [cnn/dense.cpp:17]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str218)" [cnn/dense.cpp:17]   --->   Operation 66 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str117) nounwind" [cnn/dense.cpp:18]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 68 [1/6] (23.6ns)   --->   "%tmp_3 = fdiv float %tmp_2, %sum_0" [cnn/dense.cpp:18]   --->   Operation 68 'fdiv' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln18" [cnn/dense.cpp:18]   --->   Operation 69 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 70 [1/1] (3.25ns)   --->   "store float %tmp_3, float* %prediction_addr, align 4" [cnn/dense.cpp:18]   --->   Operation 70 'store' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str218, i32 %tmp_4)" [cnn/dense.cpp:19]   --->   Operation 71 'specregionend' 'empty_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn/dense.cpp:16]   --->   Operation 72 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 0.00>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [cnn/dense.cpp:21]   --->   Operation 73 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 0000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000]
br_ln10            (br               ) [ 0111111110000000000000]
sum_0              (phi              ) [ 0011111111111111111110]
i_0                (phi              ) [ 0010000000000000000000]
icmp_ln10          (icmp             ) [ 0011111110000000000000]
empty              (speclooptripcount) [ 0000000000000000000000]
i                  (add              ) [ 0111111110000000000000]
br_ln10            (br               ) [ 0000000000000000000000]
zext_ln12          (zext             ) [ 0000000000000000000000]
dense_array_addr   (getelementptr    ) [ 0001000000000000000000]
dense_array_load   (load             ) [ 0011111000000000000000]
tmp                (fexp             ) [ 0011000110000000000000]
specloopname_ln11  (specloopname     ) [ 0000000000000000000000]
tmp_1              (specregionbegin  ) [ 0000000000000000000000]
specpipeline_ln12  (specpipeline     ) [ 0000000000000000000000]
sum                (fadd             ) [ 0111111110000000000000]
empty_7            (specregionend    ) [ 0000000000000000000000]
br_ln10            (br               ) [ 0111111110000000000000]
br_ln16            (br               ) [ 0000000001111111111110]
j_0                (phi              ) [ 0000000000100000000000]
icmp_ln16          (icmp             ) [ 0000000000111111111110]
empty_8            (speclooptripcount) [ 0000000000000000000000]
j                  (add              ) [ 0000000001111111111110]
br_ln16            (br               ) [ 0000000000000000000000]
zext_ln18          (zext             ) [ 0000000000111111111110]
dense_array_addr_1 (getelementptr    ) [ 0000000000110000000000]
dense_array_load_1 (load             ) [ 0000000000101110000000]
tmp_2              (fexp             ) [ 0000000000100001111110]
specloopname_ln17  (specloopname     ) [ 0000000000000000000000]
tmp_4              (specregionbegin  ) [ 0000000000000000000000]
specpipeline_ln18  (specpipeline     ) [ 0000000000000000000000]
tmp_3              (fdiv             ) [ 0000000000000000000000]
prediction_addr    (getelementptr    ) [ 0000000000000000000000]
store_ln18         (store            ) [ 0000000000000000000000]
empty_9            (specregionend    ) [ 0000000000000000000000]
br_ln16            (br               ) [ 0000000001111111111110]
ret_ln21           (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str440"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="dense_array_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_load/2 dense_array_load_1/10 "/>
</bind>
</comp>

<comp id="63" class="1004" name="dense_array_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/10 "/>
</bind>
</comp>

<comp id="71" class="1004" name="prediction_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="10"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/20 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln18_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/20 "/>
</bind>
</comp>

<comp id="84" class="1005" name="sum_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="j_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="5"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="7"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/3 tmp_2/11 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln10_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln16_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/10 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln18_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/10 "/>
</bind>
</comp>

<comp id="180" class="1005" name="icmp_ln10_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="189" class="1005" name="dense_array_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="sum_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln16_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="208" class="1005" name="zext_ln18_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="10"/>
<pin id="210" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="213" class="1005" name="dense_array_addr_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="84" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="123" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="128"><net_src comp="84" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="57" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="57" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="143"><net_src comp="129" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="150"><net_src comp="100" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="100" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="100" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="167"><net_src comp="111" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="111" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="111" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="183"><net_src comp="146" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="152" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="192"><net_src comp="50" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="197"><net_src comp="118" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="202"><net_src comp="163" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="169" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="211"><net_src comp="175" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="216"><net_src comp="63" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {20 }
 - Input state : 
	Port: soft_max : dense_array | {2 3 10 11 }
	Port: soft_max : prediction | {}
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln12 : 1
		dense_array_addr : 2
		dense_array_load : 3
	State 3
		tmp : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		empty_7 : 1
	State 9
	State 10
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		zext_ln18 : 1
		dense_array_addr_1 : 2
		dense_array_load_1 : 3
	State 11
		tmp_2 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		store_ln18 : 1
		empty_9 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fdiv   |    grp_fu_123    |    0    |   268   |   978   |
|----------|------------------|---------|---------|---------|
|   fexp   |    grp_fu_129    |    7    |   144   |   866   |
|----------|------------------|---------|---------|---------|
|   fadd   |    grp_fu_118    |    2    |   177   |   385   |
|----------|------------------|---------|---------|---------|
|    add   |     i_fu_152     |    0    |    0    |    13   |
|          |     j_fu_169     |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln10_fu_146 |    0    |    0    |    9    |
|          | icmp_ln16_fu_163 |    0    |    0    |    9    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln12_fu_158 |    0    |    0    |    0    |
|          | zext_ln18_fu_175 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    9    |   589   |   2273  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|dense_array_addr_1_reg_213|    4   |
| dense_array_addr_reg_189 |    4   |
|        i_0_reg_96        |    4   |
|         i_reg_184        |    4   |
|     icmp_ln10_reg_180    |    1   |
|     icmp_ln16_reg_199    |    1   |
|        j_0_reg_107       |    4   |
|         j_reg_203        |    4   |
|          reg_135         |   32   |
|          reg_140         |   32   |
|       sum_0_reg_84       |   32   |
|        sum_reg_194       |   32   |
|     zext_ln18_reg_208    |   64   |
+--------------------------+--------+
|           Total          |   218  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   4  |   4  |   16   ||    21   |
|   sum_0_reg_84   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_129    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  5.3985 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   589  |  2273  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    5   |   807  |  2312  |
+-----------+--------+--------+--------+--------+
