Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 74decd8987844eb8ae1e39eac47d7f05 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot floating_test_behav xil_defaultlib.floating_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture full_adder_arch of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.summation_unit [summation_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.array_multiplier [\array_multiplier(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.floating_point_multiplier [floating_point_multiplier_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.floating_test
Built simulation snapshot floating_test_behav
