#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11be04170 .scope module, "regfile_tb" "regfile_tb" 2 1;
 .timescale 0 0;
v0x11be15b20_0 .var "clk", 0 0;
v0x11be15bb0_0 .var "reset", 0 0;
v0x11be15c40_0 .net "rs1_data", 31 0, L_0x11be16640;  1 drivers
v0x11be15cd0_0 .net "rs2_data", 31 0, L_0x11be16c70;  1 drivers
v0x11be15d60_0 .var "rs_1", 4 0;
v0x11be15e30_0 .var "rs_2", 4 0;
v0x11be15ee0_0 .var "wData", 31 0;
v0x11be15f90_0 .var "wDest", 4 0;
v0x11be16040_0 .var "writeEn", 0 0;
E_0x11be042f0 .event negedge, v0x11be15640_0;
S_0x11be04350 .scope module, "DUT" "register_file" 2 20, 3 1 0, S_0x11be04170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "readAddr1";
    .port_info 3 /INPUT 5 "readAddr2";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 5 "writeAddr";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x11be046b0_0 .net *"_ivl_0", 31 0, L_0x11be16170;  1 drivers
v0x11be14770_0 .net *"_ivl_10", 31 0, L_0x11be16400;  1 drivers
v0x11be14810_0 .net *"_ivl_12", 6 0, L_0x11be16500;  1 drivers
L_0x1100400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11be148c0_0 .net *"_ivl_15", 1 0, L_0x1100400e8;  1 drivers
v0x11be14970_0 .net *"_ivl_18", 31 0, L_0x11be167e0;  1 drivers
L_0x110040130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11be14a60_0 .net *"_ivl_21", 26 0, L_0x110040130;  1 drivers
L_0x110040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11be14b10_0 .net/2u *"_ivl_22", 31 0, L_0x110040178;  1 drivers
v0x11be14bc0_0 .net *"_ivl_24", 0 0, L_0x11be16940;  1 drivers
L_0x1100401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11be14c60_0 .net/2u *"_ivl_26", 31 0, L_0x1100401c0;  1 drivers
v0x11be14d70_0 .net *"_ivl_28", 31 0, L_0x11be16aa0;  1 drivers
L_0x110040010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11be14e20_0 .net *"_ivl_3", 26 0, L_0x110040010;  1 drivers
v0x11be14ed0_0 .net *"_ivl_30", 6 0, L_0x11be16b40;  1 drivers
L_0x110040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11be14f80_0 .net *"_ivl_33", 1 0, L_0x110040208;  1 drivers
L_0x110040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11be15030_0 .net/2u *"_ivl_4", 31 0, L_0x110040058;  1 drivers
v0x11be150e0_0 .net *"_ivl_6", 0 0, L_0x11be162e0;  1 drivers
L_0x1100400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11be15180_0 .net/2u *"_ivl_8", 31 0, L_0x1100400a0;  1 drivers
v0x11be15230_0 .net "clk", 0 0, v0x11be15b20_0;  1 drivers
v0x11be153c0_0 .var/i "i", 31 0;
v0x11be15450_0 .net "readAddr1", 4 0, v0x11be15d60_0;  1 drivers
v0x11be154f0_0 .net "readAddr2", 4 0, v0x11be15e30_0;  1 drivers
v0x11be155a0 .array "register", 0 31, 31 0;
v0x11be15640_0 .net "reset", 0 0, v0x11be15bb0_0;  1 drivers
v0x11be156e0_0 .net "rs1_data", 31 0, L_0x11be16640;  alias, 1 drivers
v0x11be15790_0 .net "rs2_data", 31 0, L_0x11be16c70;  alias, 1 drivers
v0x11be15840_0 .net "writeAddr", 4 0, v0x11be15f90_0;  1 drivers
v0x11be158f0_0 .net "writeData", 31 0, v0x11be15ee0_0;  1 drivers
v0x11be159a0_0 .net "writeEnable", 0 0, v0x11be16040_0;  1 drivers
E_0x11be04650 .event posedge, v0x11be15230_0;
L_0x11be16170 .concat [ 5 27 0 0], v0x11be15d60_0, L_0x110040010;
L_0x11be162e0 .cmp/eq 32, L_0x11be16170, L_0x110040058;
L_0x11be16400 .array/port v0x11be155a0, L_0x11be16500;
L_0x11be16500 .concat [ 5 2 0 0], v0x11be15d60_0, L_0x1100400e8;
L_0x11be16640 .functor MUXZ 32, L_0x11be16400, L_0x1100400a0, L_0x11be162e0, C4<>;
L_0x11be167e0 .concat [ 5 27 0 0], v0x11be15e30_0, L_0x110040130;
L_0x11be16940 .cmp/eq 32, L_0x11be167e0, L_0x110040178;
L_0x11be16aa0 .array/port v0x11be155a0, L_0x11be16b40;
L_0x11be16b40 .concat [ 5 2 0 0], v0x11be15e30_0, L_0x110040208;
L_0x11be16c70 .functor MUXZ 32, L_0x11be16aa0, L_0x1100401c0, L_0x11be16940, C4<>;
    .scope S_0x11be04350;
T_0 ;
    %wait E_0x11be04650;
    %load/vec4 v0x11be15640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11be153c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x11be153c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11be153c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11be155a0, 0, 4;
    %load/vec4 v0x11be153c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11be153c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11be159a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x11be15840_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11be158f0_0;
    %load/vec4 v0x11be15840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11be155a0, 0, 4;
    %vpi_call 3 29 "$display", "WRITE @ t=%0t: reg[%0d] <= 0x%h", $time, v0x11be15840_0, v0x11be158f0_0 {0 0 0};
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11be04170;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11be15b20_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x11be04170;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x11be15b20_0;
    %inv;
    %store/vec4 v0x11be15b20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11be04170;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11be15bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11be16040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11be15ee0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11be15f90_0, 0, 5;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11be15bb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x11be04170;
T_4 ;
    %vpi_call 2 45 "$dumpfile", "waveforms/regfile.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11be04170 {0 0 0};
    %wait E_0x11be042f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11be16040_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x11be15f90_0, 0, 5;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x11be15ee0_0, 0, 32;
    %vpi_call 2 53 "$display", ">>> t=%0t | WRITE: x%d <= 0x%h", $time, v0x11be15f90_0, v0x11be15ee0_0 {0 0 0};
    %delay 1, 0;
    %wait E_0x11be04650;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x11be15f90_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x11be15ee0_0, 0, 32;
    %vpi_call 2 60 "$display", ">>> t=%0t | WRITE: x%d <= 0x%h", $time, v0x11be15f90_0, v0x11be15ee0_0 {0 0 0};
    %delay 1, 0;
    %wait E_0x11be04650;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11be16040_0, 0, 1;
    %wait E_0x11be04650;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x11be15d60_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x11be15e30_0, 0, 5;
    %wait E_0x11be04650;
    %delay 1, 0;
    %vpi_call 2 76 "$display", "readAdd1 = %b, readAdd2 = %b, readData1 = %h, readData2 = %h\012", v0x11be15d60_0, v0x11be15e30_0, v0x11be15c40_0, v0x11be15cd0_0 {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb/regfile_tb.v";
    "./rtl/register_file.v";
