<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim" simType="ModelSim">
    <Source worklib="work" path="sim/and00.vhdl" type="VHDL" include="none"/>
    <Source worklib="work" path="sim/osctestbench00.vhdl" type="VHDL" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="oscTestBench00"/>
</BaliSimProject>
