###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Nov  7 10:27:18 2020
#  Design:            Filter
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Filter_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin reg_DOUT_Q_reg_10_/CK 
Endpoint:   reg_DOUT_Q_reg_10_/D (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q    (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  3.543
= Slack Time                    9.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |    9.980 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |    9.980 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.164 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.165 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.235 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.236 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.284 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.284 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.360 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.361 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.398 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.398 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.457 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.457 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.554 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.554 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   10.568 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   10.568 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   10.647 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   10.647 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   10.661 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   10.661 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   10.741 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   10.741 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   10.756 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   10.756 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   10.836 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   10.836 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   10.850 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   10.850 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   10.928 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   10.928 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   10.943 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   10.943 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.021 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.021 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.037 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.037 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.117 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.117 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.131 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.131 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.202 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.202 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.275 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.275 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.348 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.349 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.421 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.421 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.533 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.533 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.544 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.544 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   11.621 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   11.621 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   11.693 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   11.693 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   11.765 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   11.765 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   11.836 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   11.836 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   11.908 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   11.908 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   11.980 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   11.980 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.051 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.051 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.217 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.219 | 
     | mul_b0_mult_18_U384/ZN |  v   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.027 |   2.266 |   12.246 | 
     | mul_b0_mult_18_U381/B1 |  v   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.266 |   12.246 | 
     | mul_b0_mult_18_U381/ZN |  ^   | mul_b0_mult_18_n220     | OAI22_X1  | 0.056 |   2.322 |   12.302 | 
     | mul_b0_mult_18_U60/CI  |  ^   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.302 | 
     | mul_b0_mult_18_U60/S   |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.102 |   2.424 |   12.404 | 
     | mul_b0_mult_18_U58/CI  |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.424 |   12.404 | 
     | mul_b0_mult_18_U58/S   |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.116 |   2.540 |   12.520 | 
     | mul_b0_mult_18_U57/CI  |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.541 |   12.520 | 
     | mul_b0_mult_18_U57/S   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.096 |   2.636 |   12.616 | 
     | mul_b0_mult_18_U15/A   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.636 |   12.616 | 
     | mul_b0_mult_18_U15/CO  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.080 |   2.717 |   12.696 | 
     | mul_b0_mult_18_U14/CI  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.000 |   2.717 |   12.697 | 
     | mul_b0_mult_18_U14/CO  |  v   | mul_b0_mult_18_n13      | FA_X1     | 0.073 |   2.790 |   12.770 | 
     | mul_b0_mult_18_U13/CI  |  v   | mul_b0_mult_18_n13      | FA_X1     | 0.000 |   2.790 |   12.770 | 
     | mul_b0_mult_18_U13/CO  |  v   | mul_b0_mult_18_n12      | FA_X1     | 0.073 |   2.863 |   12.843 | 
     | mul_b0_mult_18_U12/CI  |  v   | mul_b0_mult_18_n12      | FA_X1     | 0.000 |   2.863 |   12.843 | 
     | mul_b0_mult_18_U12/CO  |  v   | mul_b0_mult_18_n11      | FA_X1     | 0.072 |   2.935 |   12.915 | 
     | mul_b0_mult_18_U11/CI  |  v   | mul_b0_mult_18_n11      | FA_X1     | 0.000 |   2.935 |   12.915 | 
     | mul_b0_mult_18_U11/CO  |  v   | mul_b0_mult_18_n10      | FA_X1     | 0.071 |   3.007 |   12.986 | 
     | mul_b0_mult_18_U10/CI  |  v   | mul_b0_mult_18_n10      | FA_X1     | 0.000 |   3.007 |   12.986 | 
     | mul_b0_mult_18_U10/CO  |  v   | mul_b0_mult_18_n9       | FA_X1     | 0.072 |   3.078 |   13.058 | 
     | mul_b0_mult_18_U9/CI   |  v   | mul_b0_mult_18_n9       | FA_X1     | 0.000 |   3.078 |   13.058 | 
     | mul_b0_mult_18_U9/CO   |  v   | mul_b0_mult_18_n8       | FA_X1     | 0.072 |   3.151 |   13.130 | 
     | mul_b0_mult_18_U8/CI   |  v   | mul_b0_mult_18_n8       | FA_X1     | 0.000 |   3.151 |   13.131 | 
     | mul_b0_mult_18_U8/CO   |  v   | mul_b0_mult_18_n7       | FA_X1     | 0.072 |   3.223 |   13.202 | 
     | mul_b0_mult_18_U7/CI   |  v   | mul_b0_mult_18_n7       | FA_X1     | 0.000 |   3.223 |   13.202 | 
     | mul_b0_mult_18_U7/CO   |  v   | mul_b0_mult_18_n6       | FA_X1     | 0.072 |   3.295 |   13.275 | 
     | mul_b0_mult_18_U6/CI   |  v   | mul_b0_mult_18_n6       | FA_X1     | 0.000 |   3.295 |   13.275 | 
     | mul_b0_mult_18_U6/S    |  ^   | y_temp[20]              | FA_X1     | 0.118 |   3.414 |   13.394 | 
     | a_Y_add_18_U1_10/B     |  ^   | y_temp[20]              | FA_X1     | 0.000 |   3.414 |   13.394 | 
     | a_Y_add_18_U1_10/S     |  v   | DOUT_int[10]            | FA_X1     | 0.093 |   3.507 |   13.487 | 
     | reg_DOUT_U3/A1         |  v   | DOUT_int[10]            | NAND2_X1  | 0.000 |   3.507 |   13.487 | 
     | reg_DOUT_U3/ZN         |  ^   | reg_DOUT_n58            | NAND2_X1  | 0.017 |   3.524 |   13.504 | 
     | reg_DOUT_U2/A          |  ^   | reg_DOUT_n58            | OAI21_X1  | 0.000 |   3.524 |   13.504 | 
     | reg_DOUT_U2/ZN         |  v   | reg_DOUT_n36            | OAI21_X1  | 0.019 |   3.543 |   13.523 | 
     | reg_DOUT_Q_reg_10_/D   |  v   | reg_DOUT_n36            | DFFR_X1   | 0.000 |   3.543 |   13.523 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |   -9.980 | 
     | reg_DOUT_Q_reg_10_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -9.980 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin reg_DOUT_Q_reg_9_/CK 
Endpoint:   reg_DOUT_Q_reg_9_/D (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  3.470
= Slack Time                   10.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.053 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.053 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.238 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.238 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.309 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.309 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.357 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.358 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.434 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.435 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.472 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.472 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.531 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.531 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.627 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.627 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   10.642 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   10.642 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   10.721 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   10.721 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   10.735 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   10.735 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   10.814 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   10.814 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   10.829 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   10.829 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   10.909 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   10.909 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   10.924 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   10.924 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.001 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.001 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.017 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.017 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.095 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.095 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.111 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.111 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.190 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.190 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.204 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.204 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.276 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.276 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.349 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.349 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.422 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.422 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.494 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.495 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.606 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.606 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.618 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.618 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   11.694 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   11.695 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   11.767 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   11.767 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   11.839 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   11.839 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   11.910 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   11.910 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   11.982 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   11.982 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.053 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.053 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.125 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.125 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.290 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.293 | 
     | mul_b0_mult_18_U384/ZN |  v   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.027 |   2.266 |   12.319 | 
     | mul_b0_mult_18_U381/B1 |  v   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.266 |   12.319 | 
     | mul_b0_mult_18_U381/ZN |  ^   | mul_b0_mult_18_n220     | OAI22_X1  | 0.056 |   2.322 |   12.375 | 
     | mul_b0_mult_18_U60/CI  |  ^   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.375 | 
     | mul_b0_mult_18_U60/S   |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.102 |   2.424 |   12.478 | 
     | mul_b0_mult_18_U58/CI  |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.424 |   12.478 | 
     | mul_b0_mult_18_U58/S   |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.116 |   2.540 |   12.594 | 
     | mul_b0_mult_18_U57/CI  |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.541 |   12.594 | 
     | mul_b0_mult_18_U57/S   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.096 |   2.636 |   12.690 | 
     | mul_b0_mult_18_U15/A   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.636 |   12.690 | 
     | mul_b0_mult_18_U15/CO  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.080 |   2.717 |   12.770 | 
     | mul_b0_mult_18_U14/CI  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.000 |   2.717 |   12.770 | 
     | mul_b0_mult_18_U14/CO  |  v   | mul_b0_mult_18_n13      | FA_X1     | 0.073 |   2.790 |   12.843 | 
     | mul_b0_mult_18_U13/CI  |  v   | mul_b0_mult_18_n13      | FA_X1     | 0.000 |   2.790 |   12.843 | 
     | mul_b0_mult_18_U13/CO  |  v   | mul_b0_mult_18_n12      | FA_X1     | 0.073 |   2.863 |   12.917 | 
     | mul_b0_mult_18_U12/CI  |  v   | mul_b0_mult_18_n12      | FA_X1     | 0.000 |   2.863 |   12.917 | 
     | mul_b0_mult_18_U12/CO  |  v   | mul_b0_mult_18_n11      | FA_X1     | 0.072 |   2.935 |   12.989 | 
     | mul_b0_mult_18_U11/CI  |  v   | mul_b0_mult_18_n11      | FA_X1     | 0.000 |   2.935 |   12.989 | 
     | mul_b0_mult_18_U11/CO  |  v   | mul_b0_mult_18_n10      | FA_X1     | 0.071 |   3.007 |   13.060 | 
     | mul_b0_mult_18_U10/CI  |  v   | mul_b0_mult_18_n10      | FA_X1     | 0.000 |   3.007 |   13.060 | 
     | mul_b0_mult_18_U10/CO  |  v   | mul_b0_mult_18_n9       | FA_X1     | 0.072 |   3.078 |   13.132 | 
     | mul_b0_mult_18_U9/CI   |  v   | mul_b0_mult_18_n9       | FA_X1     | 0.000 |   3.078 |   13.132 | 
     | mul_b0_mult_18_U9/CO   |  v   | mul_b0_mult_18_n8       | FA_X1     | 0.072 |   3.151 |   13.204 | 
     | mul_b0_mult_18_U8/CI   |  v   | mul_b0_mult_18_n8       | FA_X1     | 0.000 |   3.151 |   13.204 | 
     | mul_b0_mult_18_U8/CO   |  v   | mul_b0_mult_18_n7       | FA_X1     | 0.072 |   3.223 |   13.276 | 
     | mul_b0_mult_18_U7/CI   |  v   | mul_b0_mult_18_n7       | FA_X1     | 0.000 |   3.223 |   13.276 | 
     | mul_b0_mult_18_U7/S    |  ^   | y_temp[19]              | FA_X1     | 0.118 |   3.341 |   13.395 | 
     | a_Y_add_18_U1_9/B      |  ^   | y_temp[19]              | FA_X1     | 0.000 |   3.341 |   13.395 | 
     | a_Y_add_18_U1_9/S      |  v   | DOUT_int[9]             | FA_X1     | 0.092 |   3.434 |   13.487 | 
     | reg_DOUT_U5/A1         |  v   | DOUT_int[9]             | NAND2_X1  | 0.000 |   3.434 |   13.487 | 
     | reg_DOUT_U5/ZN         |  ^   | reg_DOUT_n59            | NAND2_X1  | 0.017 |   3.451 |   13.504 | 
     | reg_DOUT_U4/A          |  ^   | reg_DOUT_n59            | OAI21_X1  | 0.000 |   3.451 |   13.504 | 
     | reg_DOUT_U4/ZN         |  v   | reg_DOUT_n37            | OAI21_X1  | 0.019 |   3.470 |   13.523 | 
     | reg_DOUT_Q_reg_9_/D    |  v   | reg_DOUT_n37            | DFFR_X1   | 0.000 |   3.470 |   13.523 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.053 | 
     | reg_DOUT_Q_reg_9_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.053 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin reg_DOUT_Q_reg_8_/CK 
Endpoint:   reg_DOUT_Q_reg_8_/D (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  3.398
= Slack Time                   10.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.125 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.125 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.310 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.310 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.381 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.381 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.430 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.430 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.506 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.507 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.544 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.544 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.603 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.603 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.699 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.699 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   10.714 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   10.714 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   10.793 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   10.793 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   10.807 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   10.807 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   10.886 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   10.887 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   10.901 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   10.901 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   10.981 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   10.981 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   10.996 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   10.996 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.073 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.073 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.089 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.089 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.167 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.167 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.183 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.183 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.262 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.262 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.276 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.276 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.348 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.348 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.421 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.421 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.494 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.494 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.567 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.567 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.679 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.679 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.690 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.690 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   11.767 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   11.767 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   11.839 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   11.839 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   11.911 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   11.911 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   11.982 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   11.982 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.054 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.054 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.125 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.125 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.197 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.197 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.363 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.365 | 
     | mul_b0_mult_18_U384/ZN |  v   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.027 |   2.266 |   12.391 | 
     | mul_b0_mult_18_U381/B1 |  v   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.266 |   12.392 | 
     | mul_b0_mult_18_U381/ZN |  ^   | mul_b0_mult_18_n220     | OAI22_X1  | 0.056 |   2.322 |   12.447 | 
     | mul_b0_mult_18_U60/CI  |  ^   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.447 | 
     | mul_b0_mult_18_U60/S   |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.102 |   2.424 |   12.550 | 
     | mul_b0_mult_18_U58/CI  |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.424 |   12.550 | 
     | mul_b0_mult_18_U58/S   |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.116 |   2.540 |   12.666 | 
     | mul_b0_mult_18_U57/CI  |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.541 |   12.666 | 
     | mul_b0_mult_18_U57/S   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.096 |   2.636 |   12.762 | 
     | mul_b0_mult_18_U15/A   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.636 |   12.762 | 
     | mul_b0_mult_18_U15/CO  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.080 |   2.717 |   12.842 | 
     | mul_b0_mult_18_U14/CI  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.000 |   2.717 |   12.842 | 
     | mul_b0_mult_18_U14/CO  |  v   | mul_b0_mult_18_n13      | FA_X1     | 0.073 |   2.790 |   12.915 | 
     | mul_b0_mult_18_U13/CI  |  v   | mul_b0_mult_18_n13      | FA_X1     | 0.000 |   2.790 |   12.915 | 
     | mul_b0_mult_18_U13/CO  |  v   | mul_b0_mult_18_n12      | FA_X1     | 0.073 |   2.863 |   12.989 | 
     | mul_b0_mult_18_U12/CI  |  v   | mul_b0_mult_18_n12      | FA_X1     | 0.000 |   2.863 |   12.989 | 
     | mul_b0_mult_18_U12/CO  |  v   | mul_b0_mult_18_n11      | FA_X1     | 0.072 |   2.935 |   13.061 | 
     | mul_b0_mult_18_U11/CI  |  v   | mul_b0_mult_18_n11      | FA_X1     | 0.000 |   2.935 |   13.061 | 
     | mul_b0_mult_18_U11/CO  |  v   | mul_b0_mult_18_n10      | FA_X1     | 0.071 |   3.007 |   13.132 | 
     | mul_b0_mult_18_U10/CI  |  v   | mul_b0_mult_18_n10      | FA_X1     | 0.000 |   3.007 |   13.132 | 
     | mul_b0_mult_18_U10/CO  |  v   | mul_b0_mult_18_n9       | FA_X1     | 0.072 |   3.078 |   13.204 | 
     | mul_b0_mult_18_U9/CI   |  v   | mul_b0_mult_18_n9       | FA_X1     | 0.000 |   3.078 |   13.204 | 
     | mul_b0_mult_18_U9/CO   |  v   | mul_b0_mult_18_n8       | FA_X1     | 0.072 |   3.151 |   13.276 | 
     | mul_b0_mult_18_U8/CI   |  v   | mul_b0_mult_18_n8       | FA_X1     | 0.000 |   3.151 |   13.276 | 
     | mul_b0_mult_18_U8/S    |  ^   | y_temp[18]              | FA_X1     | 0.117 |   3.268 |   13.394 | 
     | a_Y_add_18_U1_8/B      |  ^   | y_temp[18]              | FA_X1     | 0.000 |   3.268 |   13.394 | 
     | a_Y_add_18_U1_8/S      |  v   | DOUT_int[8]             | FA_X1     | 0.093 |   3.361 |   13.487 | 
     | reg_DOUT_U21/A1        |  v   | DOUT_int[8]             | NAND2_X1  | 0.000 |   3.361 |   13.487 | 
     | reg_DOUT_U21/ZN        |  ^   | reg_DOUT_n60            | NAND2_X1  | 0.017 |   3.378 |   13.504 | 
     | reg_DOUT_U20/A         |  ^   | reg_DOUT_n60            | OAI21_X1  | 0.000 |   3.378 |   13.504 | 
     | reg_DOUT_U20/ZN        |  v   | reg_DOUT_n38            | OAI21_X1  | 0.019 |   3.398 |   13.523 | 
     | reg_DOUT_Q_reg_8_/D    |  v   | reg_DOUT_n38            | DFFR_X1   | 0.000 |   3.398 |   13.523 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.125 | 
     | reg_DOUT_Q_reg_8_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.125 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin reg_DOUT_Q_reg_7_/CK 
Endpoint:   reg_DOUT_Q_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  3.335
= Slack Time                   10.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.198 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.198 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.383 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.383 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.454 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.454 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.503 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.503 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.579 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.580 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.617 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.617 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.676 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.676 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.772 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.772 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   10.787 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   10.787 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   10.866 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   10.866 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   10.880 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   10.880 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   10.960 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   10.960 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   10.974 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   10.974 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.054 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.055 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.069 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.069 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.147 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.147 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.162 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.162 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.240 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.240 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.256 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.256 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.335 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.336 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.349 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.349 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.421 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.421 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.494 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.494 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.567 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.567 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.640 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.640 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.752 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.752 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.763 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.763 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   11.840 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   11.840 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   11.912 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   11.912 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   11.984 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   11.984 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.055 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.055 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.127 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.127 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.198 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.198 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.270 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.270 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.436 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.438 | 
     | mul_b0_mult_18_U384/ZN |  ^   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.054 |   2.293 |   12.492 | 
     | mul_b0_mult_18_U381/B1 |  ^   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.293 |   12.492 | 
     | mul_b0_mult_18_U381/ZN |  v   | mul_b0_mult_18_n220     | OAI22_X1  | 0.028 |   2.322 |   12.520 | 
     | mul_b0_mult_18_U60/CI  |  v   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.520 | 
     | mul_b0_mult_18_U60/S   |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.118 |   2.440 |   12.638 | 
     | mul_b0_mult_18_U58/CI  |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.440 |   12.638 | 
     | mul_b0_mult_18_U58/S   |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.093 |   2.533 |   12.732 | 
     | mul_b0_mult_18_U57/CI  |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.533 |   12.732 | 
     | mul_b0_mult_18_U57/S   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.118 |   2.651 |   12.850 | 
     | mul_b0_mult_18_U15/A   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.651 |   12.850 | 
     | mul_b0_mult_18_U15/S   |  v   | y_temp[11]              | FA_X1     | 0.094 |   2.745 |   12.944 | 
     | a_Y_add_18_U1_1/B      |  v   | y_temp[11]              | FA_X1     | 0.000 |   2.746 |   12.944 | 
     | a_Y_add_18_U1_1/CO     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.082 |   2.828 |   13.026 | 
     | a_Y_add_18_U1_2/CI     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.000 |   2.828 |   13.026 | 
     | a_Y_add_18_U1_2/CO     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.072 |   2.900 |   13.098 | 
     | a_Y_add_18_U1_3/CI     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.000 |   2.900 |   13.099 | 
     | a_Y_add_18_U1_3/CO     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.073 |   2.973 |   13.171 | 
     | a_Y_add_18_U1_4/CI     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.000 |   2.973 |   13.172 | 
     | a_Y_add_18_U1_4/CO     |  v   | a_Y_add_18_carry[5]     | FA_X1     | 0.072 |   3.045 |   13.243 | 
     | a_Y_add_18_U1_5/CI     |  v   | a_Y_add_18_carry[5]     | FA_X1     | 0.000 |   3.045 |   13.243 | 
     | a_Y_add_18_U1_5/CO     |  v   | a_Y_add_18_carry[6]     | FA_X1     | 0.072 |   3.116 |   13.315 | 
     | a_Y_add_18_U1_6/CI     |  v   | a_Y_add_18_carry[6]     | FA_X1     | 0.000 |   3.116 |   13.315 | 
     | a_Y_add_18_U1_6/CO     |  v   | a_Y_add_18_carry[7]     | FA_X1     | 0.071 |   3.188 |   13.386 | 
     | a_Y_add_18_U1_7/CI     |  v   | a_Y_add_18_carry[7]     | FA_X1     | 0.000 |   3.188 |   13.386 | 
     | a_Y_add_18_U1_7/S      |  ^   | DOUT_int[7]             | FA_X1     | 0.112 |   3.299 |   13.498 | 
     | reg_DOUT_U19/A1        |  ^   | DOUT_int[7]             | NAND2_X1  | 0.000 |   3.299 |   13.498 | 
     | reg_DOUT_U19/ZN        |  v   | reg_DOUT_n61            | NAND2_X1  | 0.013 |   3.312 |   13.511 | 
     | reg_DOUT_U18/A         |  v   | reg_DOUT_n61            | OAI21_X1  | 0.000 |   3.312 |   13.511 | 
     | reg_DOUT_U18/ZN        |  ^   | reg_DOUT_n39            | OAI21_X1  | 0.023 |   3.335 |   13.534 | 
     | reg_DOUT_Q_reg_7_/D    |  ^   | reg_DOUT_n39            | DFFR_X1   | 0.000 |   3.335 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.199 | 
     | reg_DOUT_Q_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.199 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin reg_DOUT_Q_reg_6_/CK 
Endpoint:   reg_DOUT_Q_reg_6_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  3.264
= Slack Time                   10.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.270 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.270 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.454 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.455 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.525 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.525 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.574 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.574 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.650 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.651 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.688 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.688 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.747 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.747 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.844 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.844 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   10.858 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   10.858 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   10.937 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   10.937 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   10.951 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   10.951 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   11.031 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   11.031 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   11.045 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   11.046 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.126 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.126 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.140 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.140 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.218 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.218 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.233 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.233 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.311 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.311 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.327 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.327 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.407 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.407 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.420 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.421 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.492 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.492 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.565 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.565 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.638 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.639 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.711 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.711 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.823 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.823 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.834 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.834 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   11.911 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   11.911 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   11.983 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   11.983 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   12.055 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   12.055 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.126 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.126 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.198 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.198 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.270 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.270 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.341 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.341 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.507 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.509 | 
     | mul_b0_mult_18_U384/ZN |  ^   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.054 |   2.293 |   12.563 | 
     | mul_b0_mult_18_U381/B1 |  ^   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.293 |   12.563 | 
     | mul_b0_mult_18_U381/ZN |  v   | mul_b0_mult_18_n220     | OAI22_X1  | 0.028 |   2.322 |   12.591 | 
     | mul_b0_mult_18_U60/CI  |  v   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.592 | 
     | mul_b0_mult_18_U60/S   |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.118 |   2.440 |   12.709 | 
     | mul_b0_mult_18_U58/CI  |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.440 |   12.709 | 
     | mul_b0_mult_18_U58/S   |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.093 |   2.533 |   12.803 | 
     | mul_b0_mult_18_U57/CI  |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.533 |   12.803 | 
     | mul_b0_mult_18_U57/S   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.118 |   2.651 |   12.921 | 
     | mul_b0_mult_18_U15/A   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.651 |   12.921 | 
     | mul_b0_mult_18_U15/S   |  v   | y_temp[11]              | FA_X1     | 0.094 |   2.745 |   13.015 | 
     | a_Y_add_18_U1_1/B      |  v   | y_temp[11]              | FA_X1     | 0.000 |   2.746 |   13.015 | 
     | a_Y_add_18_U1_1/CO     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.082 |   2.828 |   13.097 | 
     | a_Y_add_18_U1_2/CI     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.000 |   2.828 |   13.098 | 
     | a_Y_add_18_U1_2/CO     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.072 |   2.900 |   13.170 | 
     | a_Y_add_18_U1_3/CI     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.000 |   2.900 |   13.170 | 
     | a_Y_add_18_U1_3/CO     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.073 |   2.973 |   13.243 | 
     | a_Y_add_18_U1_4/CI     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.000 |   2.973 |   13.243 | 
     | a_Y_add_18_U1_4/CO     |  v   | a_Y_add_18_carry[5]     | FA_X1     | 0.072 |   3.045 |   13.314 | 
     | a_Y_add_18_U1_5/CI     |  v   | a_Y_add_18_carry[5]     | FA_X1     | 0.000 |   3.045 |   13.315 | 
     | a_Y_add_18_U1_5/CO     |  v   | a_Y_add_18_carry[6]     | FA_X1     | 0.072 |   3.116 |   13.386 | 
     | a_Y_add_18_U1_6/CI     |  v   | a_Y_add_18_carry[6]     | FA_X1     | 0.000 |   3.116 |   13.386 | 
     | a_Y_add_18_U1_6/S      |  ^   | DOUT_int[6]             | FA_X1     | 0.112 |   3.228 |   13.498 | 
     | reg_DOUT_U17/A1        |  ^   | DOUT_int[6]             | NAND2_X1  | 0.000 |   3.228 |   13.498 | 
     | reg_DOUT_U17/ZN        |  v   | reg_DOUT_n62            | NAND2_X1  | 0.013 |   3.241 |   13.511 | 
     | reg_DOUT_U16/A         |  v   | reg_DOUT_n62            | OAI21_X1  | 0.000 |   3.241 |   13.511 | 
     | reg_DOUT_U16/ZN        |  ^   | reg_DOUT_n40            | OAI21_X1  | 0.023 |   3.264 |   13.534 | 
     | reg_DOUT_Q_reg_6_/D    |  ^   | reg_DOUT_n40            | DFFR_X1   | 0.000 |   3.264 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.270 | 
     | reg_DOUT_Q_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.270 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin reg_DOUT_Q_reg_5_/CK 
Endpoint:   reg_DOUT_Q_reg_5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  3.193
= Slack Time                   10.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.341 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.341 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.525 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.526 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.596 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.596 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.645 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.645 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.721 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.722 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.759 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.759 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.818 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.818 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.914 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.914 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   10.929 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   10.929 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.008 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.008 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   11.022 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   11.022 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   11.102 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   11.102 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   11.116 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   11.116 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.196 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.197 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.211 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.211 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.289 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.289 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.304 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.304 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.382 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.382 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.398 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.398 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.477 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.478 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.491 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.491 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.563 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.563 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.636 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.636 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.709 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.709 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.782 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.782 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.894 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.894 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.905 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.905 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   11.982 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   11.982 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   12.054 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   12.054 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   12.126 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   12.126 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.197 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.197 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.269 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.269 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.340 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.340 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.412 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.412 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.578 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.580 | 
     | mul_b0_mult_18_U384/ZN |  ^   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.054 |   2.293 |   12.634 | 
     | mul_b0_mult_18_U381/B1 |  ^   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.293 |   12.634 | 
     | mul_b0_mult_18_U381/ZN |  v   | mul_b0_mult_18_n220     | OAI22_X1  | 0.028 |   2.322 |   12.662 | 
     | mul_b0_mult_18_U60/CI  |  v   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.662 | 
     | mul_b0_mult_18_U60/S   |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.118 |   2.440 |   12.780 | 
     | mul_b0_mult_18_U58/CI  |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.440 |   12.780 | 
     | mul_b0_mult_18_U58/S   |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.093 |   2.533 |   12.874 | 
     | mul_b0_mult_18_U57/CI  |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.533 |   12.874 | 
     | mul_b0_mult_18_U57/S   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.118 |   2.651 |   12.992 | 
     | mul_b0_mult_18_U15/A   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.651 |   12.992 | 
     | mul_b0_mult_18_U15/S   |  v   | y_temp[11]              | FA_X1     | 0.094 |   2.745 |   13.086 | 
     | a_Y_add_18_U1_1/B      |  v   | y_temp[11]              | FA_X1     | 0.000 |   2.746 |   13.086 | 
     | a_Y_add_18_U1_1/CO     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.082 |   2.828 |   13.168 | 
     | a_Y_add_18_U1_2/CI     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.000 |   2.828 |   13.168 | 
     | a_Y_add_18_U1_2/CO     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.072 |   2.900 |   13.240 | 
     | a_Y_add_18_U1_3/CI     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.000 |   2.900 |   13.241 | 
     | a_Y_add_18_U1_3/CO     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.073 |   2.973 |   13.313 | 
     | a_Y_add_18_U1_4/CI     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.000 |   2.973 |   13.314 | 
     | a_Y_add_18_U1_4/CO     |  v   | a_Y_add_18_carry[5]     | FA_X1     | 0.072 |   3.045 |   13.385 | 
     | a_Y_add_18_U1_5/CI     |  v   | a_Y_add_18_carry[5]     | FA_X1     | 0.000 |   3.045 |   13.385 | 
     | a_Y_add_18_U1_5/S      |  ^   | DOUT_int[5]             | FA_X1     | 0.112 |   3.157 |   13.497 | 
     | reg_DOUT_U15/A1        |  ^   | DOUT_int[5]             | NAND2_X1  | 0.000 |   3.157 |   13.497 | 
     | reg_DOUT_U15/ZN        |  v   | reg_DOUT_n63            | NAND2_X1  | 0.013 |   3.169 |   13.510 | 
     | reg_DOUT_U14/A         |  v   | reg_DOUT_n63            | OAI21_X1  | 0.000 |   3.169 |   13.510 | 
     | reg_DOUT_U14/ZN        |  ^   | reg_DOUT_n41            | OAI21_X1  | 0.024 |   3.193 |   13.534 | 
     | reg_DOUT_Q_reg_5_/D    |  ^   | reg_DOUT_n41            | DFFR_X1   | 0.000 |   3.193 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.341 | 
     | reg_DOUT_Q_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.341 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin reg_DOUT_Q_reg_4_/CK 
Endpoint:   reg_DOUT_Q_reg_4_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  3.120
= Slack Time                   10.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.413 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.413 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.598 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.598 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.669 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.669 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.717 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.718 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.794 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.795 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.832 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.832 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.891 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.891 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   10.987 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   10.987 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   11.002 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   11.002 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.081 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.081 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   11.095 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   11.095 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   11.174 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   11.174 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   11.189 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   11.189 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.269 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.269 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.284 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.284 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.361 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.361 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.377 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.377 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.455 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.455 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.471 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.471 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.550 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.550 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.564 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.564 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.636 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.636 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.709 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.709 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.782 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.782 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.854 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.855 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   11.967 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   11.967 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   11.978 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   11.978 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   12.055 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   12.055 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   12.127 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   12.127 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   12.199 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   12.199 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.270 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.270 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.342 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.342 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.413 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.413 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.485 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.485 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.651 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.653 | 
     | mul_b0_mult_18_U384/ZN |  ^   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.054 |   2.293 |   12.707 | 
     | mul_b0_mult_18_U381/B1 |  ^   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.293 |   12.707 | 
     | mul_b0_mult_18_U381/ZN |  v   | mul_b0_mult_18_n220     | OAI22_X1  | 0.028 |   2.322 |   12.735 | 
     | mul_b0_mult_18_U60/CI  |  v   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.735 | 
     | mul_b0_mult_18_U60/S   |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.118 |   2.440 |   12.853 | 
     | mul_b0_mult_18_U58/CI  |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.440 |   12.853 | 
     | mul_b0_mult_18_U58/S   |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.093 |   2.533 |   12.946 | 
     | mul_b0_mult_18_U57/CI  |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.533 |   12.947 | 
     | mul_b0_mult_18_U57/S   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.118 |   2.651 |   13.065 | 
     | mul_b0_mult_18_U15/A   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.651 |   13.065 | 
     | mul_b0_mult_18_U15/S   |  v   | y_temp[11]              | FA_X1     | 0.094 |   2.745 |   13.159 | 
     | a_Y_add_18_U1_1/B      |  v   | y_temp[11]              | FA_X1     | 0.000 |   2.746 |   13.159 | 
     | a_Y_add_18_U1_1/CO     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.082 |   2.828 |   13.241 | 
     | a_Y_add_18_U1_2/CI     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.000 |   2.828 |   13.241 | 
     | a_Y_add_18_U1_2/CO     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.072 |   2.900 |   13.313 | 
     | a_Y_add_18_U1_3/CI     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.000 |   2.900 |   13.313 | 
     | a_Y_add_18_U1_3/CO     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.073 |   2.973 |   13.386 | 
     | a_Y_add_18_U1_4/CI     |  v   | a_Y_add_18_carry[4]     | FA_X1     | 0.000 |   2.973 |   13.386 | 
     | a_Y_add_18_U1_4/S      |  ^   | DOUT_int[4]             | FA_X1     | 0.111 |   3.084 |   13.498 | 
     | reg_DOUT_U13/A1        |  ^   | DOUT_int[4]             | NAND2_X1  | 0.000 |   3.084 |   13.498 | 
     | reg_DOUT_U13/ZN        |  v   | reg_DOUT_n64            | NAND2_X1  | 0.013 |   3.097 |   13.511 | 
     | reg_DOUT_U12/A         |  v   | reg_DOUT_n64            | OAI21_X1  | 0.000 |   3.097 |   13.511 | 
     | reg_DOUT_U12/ZN        |  ^   | reg_DOUT_n42            | OAI21_X1  | 0.023 |   3.120 |   13.534 | 
     | reg_DOUT_Q_reg_4_/D    |  ^   | reg_DOUT_n42            | DFFR_X1   | 0.000 |   3.120 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.413 | 
     | reg_DOUT_Q_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.413 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin reg_DOUT_Q_reg_3_/CK 
Endpoint:   reg_DOUT_Q_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  3.048
= Slack Time                   10.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.486 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.486 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.670 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.671 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.742 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.742 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.790 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.790 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.866 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.867 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.905 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.905 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   10.964 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   10.964 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   11.060 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   11.060 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   11.074 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   11.074 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.153 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.153 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   11.167 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   11.168 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   11.247 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   11.247 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   11.262 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   11.262 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.342 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.342 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.356 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.356 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.434 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.434 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.449 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.449 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.528 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.528 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.543 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.543 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.623 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.623 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.637 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.637 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.708 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.709 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.781 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.781 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.855 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.855 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   11.927 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   11.927 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   12.039 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   12.039 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   12.050 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   12.050 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   12.127 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   12.127 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   12.199 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   12.199 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   12.271 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   12.271 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.342 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.342 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.414 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.414 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.486 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.486 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.557 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.557 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.723 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.725 | 
     | mul_b0_mult_18_U384/ZN |  ^   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.054 |   2.293 |   12.779 | 
     | mul_b0_mult_18_U381/B1 |  ^   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.293 |   12.779 | 
     | mul_b0_mult_18_U381/ZN |  v   | mul_b0_mult_18_n220     | OAI22_X1  | 0.028 |   2.322 |   12.808 | 
     | mul_b0_mult_18_U60/CI  |  v   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.808 | 
     | mul_b0_mult_18_U60/S   |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.118 |   2.440 |   12.926 | 
     | mul_b0_mult_18_U58/CI  |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.440 |   12.926 | 
     | mul_b0_mult_18_U58/S   |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.093 |   2.533 |   13.019 | 
     | mul_b0_mult_18_U57/CI  |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.533 |   13.019 | 
     | mul_b0_mult_18_U57/S   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.118 |   2.651 |   13.137 | 
     | mul_b0_mult_18_U15/A   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.652 |   13.137 | 
     | mul_b0_mult_18_U15/S   |  v   | y_temp[11]              | FA_X1     | 0.094 |   2.745 |   13.231 | 
     | a_Y_add_18_U1_1/B      |  v   | y_temp[11]              | FA_X1     | 0.000 |   2.746 |   13.232 | 
     | a_Y_add_18_U1_1/CO     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.082 |   2.828 |   13.314 | 
     | a_Y_add_18_U1_2/CI     |  v   | a_Y_add_18_carry[2]     | FA_X1     | 0.000 |   2.828 |   13.314 | 
     | a_Y_add_18_U1_2/CO     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.072 |   2.900 |   13.386 | 
     | a_Y_add_18_U1_3/CI     |  v   | a_Y_add_18_carry[3]     | FA_X1     | 0.000 |   2.900 |   13.386 | 
     | a_Y_add_18_U1_3/S      |  ^   | DOUT_int[3]             | FA_X1     | 0.112 |   3.012 |   13.498 | 
     | reg_DOUT_U23/A1        |  ^   | DOUT_int[3]             | NAND2_X1  | 0.000 |   3.012 |   13.498 | 
     | reg_DOUT_U23/ZN        |  v   | reg_DOUT_n65            | NAND2_X1  | 0.013 |   3.024 |   13.510 | 
     | reg_DOUT_U22/A         |  v   | reg_DOUT_n65            | OAI21_X1  | 0.000 |   3.024 |   13.510 | 
     | reg_DOUT_U22/ZN        |  ^   | reg_DOUT_n43            | OAI21_X1  | 0.024 |   3.048 |   13.534 | 
     | reg_DOUT_Q_reg_3_/D    |  ^   | reg_DOUT_n43            | DFFR_X1   | 0.000 |   3.048 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.486 | 
     | reg_DOUT_Q_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.486 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin reg_DOUT_Q_reg_2_/CK 
Endpoint:   reg_DOUT_Q_reg_2_/D (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  2.964
= Slack Time                   10.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.559 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.559 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.743 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.744 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.814 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.814 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.863 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.863 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   10.939 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   10.940 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   10.977 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   10.977 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   11.036 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   11.036 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   11.132 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   11.132 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   11.147 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   11.147 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.226 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.226 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   11.240 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   11.240 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   11.320 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   11.320 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   11.334 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   11.334 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.414 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.415 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.429 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.429 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.507 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.507 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.522 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.522 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.600 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.600 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.616 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.616 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.695 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.696 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.709 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.709 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.781 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.781 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.854 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.854 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.927 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.927 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   12.000 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   12.000 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   12.112 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   12.112 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   12.123 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   12.123 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   12.200 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   12.200 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   12.272 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   12.272 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   12.344 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   12.344 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.415 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.415 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.487 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.487 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.558 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.558 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.630 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.630 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.796 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.798 | 
     | mul_b0_mult_18_U384/ZN |  v   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.027 |   2.266 |   12.825 | 
     | mul_b0_mult_18_U381/B1 |  v   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.266 |   12.825 | 
     | mul_b0_mult_18_U381/ZN |  ^   | mul_b0_mult_18_n220     | OAI22_X1  | 0.056 |   2.322 |   12.880 | 
     | mul_b0_mult_18_U60/CI  |  ^   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.881 | 
     | mul_b0_mult_18_U60/S   |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.102 |   2.424 |   12.983 | 
     | mul_b0_mult_18_U58/CI  |  v   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.424 |   12.983 | 
     | mul_b0_mult_18_U58/S   |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.116 |   2.540 |   13.099 | 
     | mul_b0_mult_18_U57/CI  |  ^   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.541 |   13.099 | 
     | mul_b0_mult_18_U57/S   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.096 |   2.636 |   13.195 | 
     | mul_b0_mult_18_U15/A   |  v   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.636 |   13.195 | 
     | mul_b0_mult_18_U15/CO  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.080 |   2.717 |   13.275 | 
     | mul_b0_mult_18_U14/CI  |  v   | mul_b0_mult_18_n14      | FA_X1     | 0.000 |   2.717 |   13.275 | 
     | mul_b0_mult_18_U14/S   |  ^   | y_temp[12]              | FA_X1     | 0.118 |   2.835 |   13.394 | 
     | a_Y_add_18_U1_2/B      |  ^   | y_temp[12]              | FA_X1     | 0.000 |   2.836 |   13.394 | 
     | a_Y_add_18_U1_2/S      |  v   | DOUT_int[2]             | FA_X1     | 0.092 |   2.928 |   13.487 | 
     | reg_DOUT_U11/A1        |  v   | DOUT_int[2]             | NAND2_X1  | 0.000 |   2.928 |   13.487 | 
     | reg_DOUT_U11/ZN        |  ^   | reg_DOUT_n66            | NAND2_X1  | 0.017 |   2.945 |   13.503 | 
     | reg_DOUT_U10/A         |  ^   | reg_DOUT_n66            | OAI21_X1  | 0.000 |   2.945 |   13.503 | 
     | reg_DOUT_U10/ZN        |  v   | reg_DOUT_n44            | OAI21_X1  | 0.020 |   2.964 |   13.523 | 
     | reg_DOUT_Q_reg_2_/D    |  v   | reg_DOUT_n44            | DFFR_X1   | 0.000 |   2.964 |   13.523 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.559 | 
     | reg_DOUT_Q_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.559 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin reg_DOUT_Q_reg_1_/CK 
Endpoint:   reg_DOUT_Q_reg_1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  2.906
= Slack Time                   10.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   10.628 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   10.628 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   10.812 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   10.813 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   10.884 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   10.884 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   10.932 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   10.932 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   11.008 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   11.009 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   11.047 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   11.047 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   11.106 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   11.106 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   11.202 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   11.202 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   11.216 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   11.216 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.295 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.295 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   11.309 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   11.310 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   11.389 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   11.389 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   11.404 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   11.404 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   11.484 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   11.484 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   11.498 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   11.498 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   11.576 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   11.576 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   11.591 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   11.591 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   11.670 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   11.670 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   11.685 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   11.685 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   11.765 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   11.765 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   11.779 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   11.779 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   11.850 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   11.851 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   11.923 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   11.923 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   11.997 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   11.997 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   12.069 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   12.069 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   12.181 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   12.181 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   12.192 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   12.192 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   12.269 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   12.269 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   12.341 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   12.341 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   12.413 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   12.413 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   12.484 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   12.484 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   12.556 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.928 |   12.556 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   12.628 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   12.628 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   12.699 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   12.699 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   12.865 | 
     | mul_b0_mult_18_U384/A  |  ^   | w[11]                   | XNOR2_X1  | 0.002 |   2.239 |   12.867 | 
     | mul_b0_mult_18_U384/ZN |  ^   | mul_b0_mult_18_n483     | XNOR2_X1  | 0.054 |   2.293 |   12.921 | 
     | mul_b0_mult_18_U381/B1 |  ^   | mul_b0_mult_18_n483     | OAI22_X1  | 0.000 |   2.293 |   12.921 | 
     | mul_b0_mult_18_U381/ZN |  v   | mul_b0_mult_18_n220     | OAI22_X1  | 0.028 |   2.322 |   12.950 | 
     | mul_b0_mult_18_U60/CI  |  v   | mul_b0_mult_18_n220     | FA_X1     | 0.000 |   2.322 |   12.950 | 
     | mul_b0_mult_18_U60/S   |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.118 |   2.440 |   13.068 | 
     | mul_b0_mult_18_U58/CI  |  ^   | mul_b0_mult_18_n92      | FA_X1     | 0.000 |   2.440 |   13.068 | 
     | mul_b0_mult_18_U58/S   |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.093 |   2.533 |   13.161 | 
     | mul_b0_mult_18_U57/CI  |  v   | mul_b0_mult_18_n88      | FA_X1     | 0.000 |   2.533 |   13.161 | 
     | mul_b0_mult_18_U57/S   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.118 |   2.651 |   13.279 | 
     | mul_b0_mult_18_U15/A   |  ^   | mul_b0_mult_18_n86      | FA_X1     | 0.000 |   2.651 |   13.279 | 
     | mul_b0_mult_18_U15/S   |  v   | y_temp[11]              | FA_X1     | 0.094 |   2.745 |   13.373 | 
     | a_Y_add_18_U1_1/B      |  v   | y_temp[11]              | FA_X1     | 0.000 |   2.746 |   13.374 | 
     | a_Y_add_18_U1_1/S      |  ^   | DOUT_int[1]             | FA_X1     | 0.122 |   2.868 |   13.496 | 
     | reg_DOUT_U9/A1         |  ^   | DOUT_int[1]             | NAND2_X1  | 0.000 |   2.868 |   13.496 | 
     | reg_DOUT_U9/ZN         |  v   | reg_DOUT_n67            | NAND2_X1  | 0.014 |   2.882 |   13.510 | 
     | reg_DOUT_U8/A          |  v   | reg_DOUT_n67            | OAI21_X1  | 0.000 |   2.882 |   13.510 | 
     | reg_DOUT_U8/ZN         |  ^   | reg_DOUT_n45            | OAI21_X1  | 0.024 |   2.906 |   13.534 | 
     | reg_DOUT_Q_reg_1_/D    |  ^   | reg_DOUT_n45            | DFFR_X1   | 0.000 |   2.906 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.628 | 
     | reg_DOUT_Q_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.628 | 
     +--------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin reg_DOUT_Q_reg_0_/CK 
Endpoint:   reg_DOUT_Q_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q   (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  2.779
= Slack Time                   10.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   10.755 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   10.755 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   10.939 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   10.940 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   11.010 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   11.011 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   11.059 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   11.059 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   11.135 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   11.136 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   11.173 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   11.173 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   11.232 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   11.232 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   11.329 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   11.329 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   11.343 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   11.343 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   11.422 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   11.422 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   11.436 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   11.436 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   11.516 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   11.516 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   11.531 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   11.531 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   11.611 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   11.611 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   11.625 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   11.625 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   11.703 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   11.703 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   11.718 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   11.718 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   11.796 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   11.796 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   11.812 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   11.812 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   11.892 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   11.892 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   11.906 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   11.906 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   11.977 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   11.977 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   12.050 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   12.050 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.073 |   1.369 |   12.123 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.000 |   1.369 |   12.124 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.072 |   1.441 |   12.196 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.000 |   1.441 |   12.196 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]            | FA_X1     | 0.112 |   1.553 |   12.308 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]            | INV_X1    | 0.000 |   1.553 |   12.308 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9       | INV_X1    | 0.011 |   1.564 |   12.319 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9       | FA_X1     | 0.000 |   1.564 |   12.319 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.077 |   1.641 |   12.396 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.000 |   1.641 |   12.396 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.072 |   1.713 |   12.468 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.000 |   1.713 |   12.468 | 
     | sub_fb_sub_18_U2_6/S   |  ^   | w[6]                   | FA_X1     | 0.166 |   1.880 |   12.635 | 
     | mul_b0_mult_18_U374/A  |  ^   | w[6]                   | XNOR2_X1  | 0.001 |   1.881 |   12.636 | 
     | mul_b0_mult_18_U374/ZN |  ^   | mul_b0_mult_18_n478    | XNOR2_X1  | 0.054 |   1.935 |   12.690 | 
     | mul_b0_mult_18_U371/B1 |  ^   | mul_b0_mult_18_n478    | OAI22_X1  | 0.000 |   1.935 |   12.690 | 
     | mul_b0_mult_18_U371/ZN |  v   | mul_b0_mult_18_n225    | OAI22_X1  | 0.030 |   1.965 |   12.719 | 
     | mul_b0_mult_18_U77/A   |  v   | mul_b0_mult_18_n225    | FA_X1     | 0.000 |   1.965 |   12.720 | 
     | mul_b0_mult_18_U77/S   |  ^   | mul_b0_mult_18_n126    | FA_X1     | 0.120 |   2.085 |   12.840 | 
     | mul_b0_mult_18_U76/CI  |  ^   | mul_b0_mult_18_n126    | FA_X1     | 0.000 |   2.085 |   12.840 | 
     | mul_b0_mult_18_U76/S   |  v   | mul_b0_mult_18_n124    | FA_X1     | 0.094 |   2.178 |   12.933 | 
     | mul_b0_mult_18_U503/C2 |  v   | mul_b0_mult_18_n124    | AOI222_X1 | 0.000 |   2.178 |   12.933 | 
     | mul_b0_mult_18_U503/ZN |  ^   | mul_b0_mult_18_n538    | AOI222_X1 | 0.096 |   2.275 |   13.029 | 
     | mul_b0_mult_18_U319/A  |  ^   | mul_b0_mult_18_n538    | INV_X1    | 0.000 |   2.275 |   13.029 | 
     | mul_b0_mult_18_U319/ZN |  v   | mul_b0_mult_18_n431    | INV_X1    | 0.014 |   2.289 |   13.044 | 
     | mul_b0_mult_18_U502/B1 |  v   | mul_b0_mult_18_n431    | AOI222_X1 | 0.000 |   2.289 |   13.044 | 
     | mul_b0_mult_18_U502/ZN |  ^   | mul_b0_mult_18_n537    | AOI222_X1 | 0.079 |   2.369 |   13.123 | 
     | mul_b0_mult_18_U322/A  |  ^   | mul_b0_mult_18_n537    | INV_X1    | 0.000 |   2.369 |   13.124 | 
     | mul_b0_mult_18_U322/ZN |  v   | mul_b0_mult_18_n430    | INV_X1    | 0.015 |   2.384 |   13.138 | 
     | mul_b0_mult_18_U501/B1 |  v   | mul_b0_mult_18_n430    | AOI222_X1 | 0.000 |   2.384 |   13.138 | 
     | mul_b0_mult_18_U501/ZN |  ^   | mul_b0_mult_18_n536    | AOI222_X1 | 0.079 |   2.462 |   13.217 | 
     | mul_b0_mult_18_U321/A  |  ^   | mul_b0_mult_18_n536    | INV_X1    | 0.000 |   2.462 |   13.217 | 
     | mul_b0_mult_18_U321/ZN |  v   | mul_b0_mult_18_n429    | INV_X1    | 0.014 |   2.477 |   13.232 | 
     | mul_b0_mult_18_U500/B1 |  v   | mul_b0_mult_18_n429    | AOI222_X1 | 0.000 |   2.477 |   13.232 | 
     | mul_b0_mult_18_U500/ZN |  ^   | mul_b0_mult_18_n535    | AOI222_X1 | 0.079 |   2.556 |   13.311 | 
     | mul_b0_mult_18_U318/A  |  ^   | mul_b0_mult_18_n535    | INV_X1    | 0.000 |   2.556 |   13.311 | 
     | mul_b0_mult_18_U318/ZN |  v   | mul_b0_mult_18_n428    | INV_X1    | 0.014 |   2.570 |   13.325 | 
     | mul_b0_mult_18_U16/CI  |  v   | mul_b0_mult_18_n428    | FA_X1     | 0.000 |   2.570 |   13.325 | 
     | mul_b0_mult_18_U16/S   |  ^   | y_temp[10]             | FA_X1     | 0.119 |   2.689 |   13.444 | 
     | a_Y_add_18_U1/A        |  ^   | y_temp[10]             | XOR2_X1   | 0.000 |   2.689 |   13.444 | 
     | a_Y_add_18_U1/Z        |  ^   | DOUT_int[0]            | XOR2_X1   | 0.048 |   2.737 |   13.492 | 
     | reg_DOUT_U7/A2         |  ^   | DOUT_int[0]            | NAND2_X1  | 0.000 |   2.737 |   13.492 | 
     | reg_DOUT_U7/ZN         |  v   | reg_DOUT_n68           | NAND2_X1  | 0.016 |   2.753 |   13.508 | 
     | reg_DOUT_U6/A          |  v   | reg_DOUT_n68           | OAI21_X1  | 0.000 |   2.753 |   13.508 | 
     | reg_DOUT_U6/ZN         |  ^   | reg_DOUT_n46           | OAI21_X1  | 0.026 |   2.779 |   13.534 | 
     | reg_DOUT_Q_reg_0_/D    |  ^   | reg_DOUT_n46           | DFFR_X1   | 0.000 |   2.779 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -10.755 | 
     | reg_DOUT_Q_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -10.755 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin reg_w_Q_reg_11_/CK 
Endpoint:   reg_w_Q_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  2.284
= Slack Time                   11.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   11.250 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   11.250 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   11.434 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   11.435 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   11.506 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   11.506 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   11.554 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   11.554 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   11.630 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   11.631 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   11.668 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   11.669 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   11.727 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   11.728 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   11.824 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   11.824 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   11.838 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   11.838 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.917 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.917 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   11.931 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   11.931 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   12.011 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   12.011 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   12.026 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   12.026 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   12.106 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   12.106 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   12.120 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   12.120 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   12.198 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   12.198 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   12.213 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   12.213 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   12.292 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   12.292 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   12.307 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   12.307 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   12.387 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   12.387 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   12.401 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   12.401 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   12.472 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   12.472 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   12.545 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   12.545 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   12.618 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   12.619 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   12.691 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   12.691 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   12.803 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   12.803 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   12.814 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   12.814 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   12.891 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   12.891 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   12.963 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.713 |   12.963 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   13.035 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   13.035 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.856 |   13.106 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.856 |   13.106 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   13.178 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.929 |   13.178 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   13.250 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   13.250 | 
     | sub_fb_sub_18_U2_10/CO |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.071 |   2.071 |   13.321 | 
     | sub_fb_sub_18_U2_11/CI |  v   | sub_fb_sub_18_carry[11] | FA_X1     | 0.000 |   2.071 |   13.321 | 
     | sub_fb_sub_18_U2_11/S  |  ^   | w[11]                   | FA_X1     | 0.166 |   2.237 |   13.487 | 
     | reg_w_U13/A1           |  ^   | w[11]                   | NAND2_X1  | 0.004 |   2.241 |   13.491 | 
     | reg_w_U13/ZN           |  v   | reg_w_n12               | NAND2_X1  | 0.019 |   2.260 |   13.510 | 
     | reg_w_U12/A            |  v   | reg_w_n12               | OAI21_X1  | 0.000 |   2.261 |   13.510 | 
     | reg_w_U12/ZN           |  ^   | reg_w_n36               | OAI21_X1  | 0.023 |   2.284 |   13.534 | 
     | reg_w_Q_reg_11_/D      |  ^   | reg_w_n36               | DFFR_X1   | 0.000 |   2.284 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -11.250 | 
     | reg_w_Q_reg_11_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.250 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin reg_w_Q_reg_10_/CK 
Endpoint:   reg_w_Q_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  2.203
= Slack Time                   11.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                         |           |       |  Time   |   Time   | 
     |------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                     |           |       |   0.000 |   11.331 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                     | DFFR_X1   | 0.000 |   0.000 |   11.331 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]               | DFFR_X1   | 0.184 |   0.184 |   11.516 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]               | XOR2_X1   | 0.000 |   0.185 |   11.516 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543     | XOR2_X1   | 0.071 |   0.256 |   11.587 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543     | INV_X1    | 0.000 |   0.256 |   11.587 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439     | INV_X1    | 0.048 |   0.304 |   11.635 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439     | NAND2_X1  | 0.000 |   0.304 |   11.636 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461     | NAND2_X1  | 0.076 |   0.380 |   11.712 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461     | OAI22_X1  | 0.001 |   0.381 |   11.713 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217     | OAI22_X1  | 0.037 |   0.419 |   11.750 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217     | HA_X1     | 0.000 |   0.419 |   11.750 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134     | HA_X1     | 0.059 |   0.478 |   11.809 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134     | AOI222_X1 | 0.000 |   0.478 |   11.809 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540     | AOI222_X1 | 0.096 |   0.574 |   11.905 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540     | INV_X1    | 0.000 |   0.574 |   11.905 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435     | INV_X1    | 0.014 |   0.588 |   11.920 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435     | AOI222_X1 | 0.000 |   0.588 |   11.920 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539     | AOI222_X1 | 0.079 |   0.667 |   11.999 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539     | INV_X1    | 0.000 |   0.667 |   11.999 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434     | INV_X1    | 0.014 |   0.681 |   12.013 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434     | AOI222_X1 | 0.000 |   0.682 |   12.013 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538     | AOI222_X1 | 0.079 |   0.761 |   12.092 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538     | INV_X1    | 0.000 |   0.761 |   12.092 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430     | INV_X1    | 0.015 |   0.776 |   12.107 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430     | AOI222_X1 | 0.000 |   0.776 |   12.107 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537     | AOI222_X1 | 0.080 |   0.856 |   12.187 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537     | INV_X1    | 0.000 |   0.856 |   12.187 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429     | INV_X1    | 0.014 |   0.870 |   12.202 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429     | AOI222_X1 | 0.000 |   0.870 |   12.202 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536     | AOI222_X1 | 0.078 |   0.948 |   12.279 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536     | INV_X1    | 0.000 |   0.948 |   12.279 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425     | INV_X1    | 0.015 |   0.963 |   12.295 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425     | AOI222_X1 | 0.000 |   0.963 |   12.295 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535     | AOI222_X1 | 0.078 |   1.042 |   12.373 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535     | INV_X1    | 0.000 |   1.042 |   12.373 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424     | INV_X1    | 0.016 |   1.057 |   12.389 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424     | AOI222_X1 | 0.000 |   1.057 |   12.389 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534     | AOI222_X1 | 0.079 |   1.137 |   12.468 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534     | INV_X1    | 0.000 |   1.137 |   12.468 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420     | INV_X1    | 0.014 |   1.151 |   12.482 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420     | FA_X1     | 0.000 |   1.151 |   12.482 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.072 |   1.222 |   12.554 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15      | FA_X1     | 0.000 |   1.223 |   12.554 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.073 |   1.295 |   12.627 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14      | FA_X1     | 0.000 |   1.295 |   12.627 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.073 |   1.369 |   12.700 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13      | FA_X1     | 0.000 |   1.369 |   12.700 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.072 |   1.441 |   12.772 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12      | FA_X1     | 0.000 |   1.441 |   12.773 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]             | FA_X1     | 0.112 |   1.553 |   12.884 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]             | INV_X1    | 0.000 |   1.553 |   12.884 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9        | INV_X1    | 0.011 |   1.564 |   12.896 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9        | FA_X1     | 0.000 |   1.564 |   12.896 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.077 |   1.641 |   12.972 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5]  | FA_X1     | 0.000 |   1.641 |   12.973 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.072 |   1.713 |   13.045 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6]  | FA_X1     | 0.000 |   1.714 |   13.045 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.072 |   1.785 |   13.117 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7]  | FA_X1     | 0.000 |   1.785 |   13.117 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.071 |   1.857 |   13.188 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8]  | FA_X1     | 0.000 |   1.857 |   13.188 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.072 |   1.928 |   13.260 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9]  | FA_X1     | 0.000 |   1.929 |   13.260 | 
     | sub_fb_sub_18_U2_9/CO  |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.071 |   2.000 |   13.331 | 
     | sub_fb_sub_18_U2_10/CI |  v   | sub_fb_sub_18_carry[10] | FA_X1     | 0.000 |   2.000 |   13.331 | 
     | sub_fb_sub_18_U2_10/S  |  ^   | w[10]                   | FA_X1     | 0.159 |   2.159 |   13.490 | 
     | reg_w_U11/A1           |  ^   | w[10]                   | NAND2_X1  | 0.001 |   2.160 |   13.491 | 
     | reg_w_U11/ZN           |  v   | reg_w_n11               | NAND2_X1  | 0.019 |   2.179 |   13.510 | 
     | reg_w_U10/A            |  v   | reg_w_n11               | OAI21_X1  | 0.000 |   2.179 |   13.510 | 
     | reg_w_U10/ZN           |  ^   | reg_w_n35               | OAI21_X1  | 0.023 |   2.203 |   13.534 | 
     | reg_w_Q_reg_10_/D      |  ^   | reg_w_n35               | DFFR_X1   | 0.000 |   2.203 |   13.534 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -11.331 | 
     | reg_w_Q_reg_10_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.331 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin reg_w_Q_reg_9_/CK 
Endpoint:   reg_w_Q_reg_9_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  2.135
= Slack Time                   11.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   11.399 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   11.399 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   11.583 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   11.584 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   11.654 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   11.654 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   11.703 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   11.703 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   11.779 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   11.780 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   11.817 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   11.817 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   11.876 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   11.876 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   11.973 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   11.973 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   11.987 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   11.987 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   12.066 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   12.066 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   12.080 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   12.080 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   12.160 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   12.160 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   12.174 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   12.175 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   12.255 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   12.255 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   12.269 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   12.269 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   12.347 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   12.347 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   12.362 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   12.362 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   12.440 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   12.440 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   12.456 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   12.456 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   12.536 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   12.536 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   12.549 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   12.550 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   12.621 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   12.621 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   12.694 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   12.694 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.073 |   1.369 |   12.767 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.000 |   1.369 |   12.767 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.072 |   1.441 |   12.840 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.000 |   1.441 |   12.840 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]            | FA_X1     | 0.112 |   1.553 |   12.952 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]            | INV_X1    | 0.000 |   1.553 |   12.952 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9       | INV_X1    | 0.011 |   1.564 |   12.963 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9       | FA_X1     | 0.000 |   1.564 |   12.963 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.077 |   1.641 |   13.040 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.000 |   1.641 |   13.040 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.072 |   1.713 |   13.112 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.000 |   1.713 |   13.112 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7] | FA_X1     | 0.072 |   1.785 |   13.184 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7] | FA_X1     | 0.000 |   1.785 |   13.184 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8] | FA_X1     | 0.071 |   1.856 |   13.255 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8] | FA_X1     | 0.000 |   1.856 |   13.255 | 
     | sub_fb_sub_18_U2_8/CO  |  v   | sub_fb_sub_18_carry[9] | FA_X1     | 0.072 |   1.928 |   13.327 | 
     | sub_fb_sub_18_U2_9/CI  |  v   | sub_fb_sub_18_carry[9] | FA_X1     | 0.000 |   1.929 |   13.327 | 
     | sub_fb_sub_18_U2_9/S   |  ^   | w[9]                   | FA_X1     | 0.163 |   2.091 |   13.490 | 
     | reg_w_U9/A1            |  ^   | w[9]                   | NAND2_X1  | 0.002 |   2.093 |   13.492 | 
     | reg_w_U9/ZN            |  v   | reg_w_n10              | NAND2_X1  | 0.019 |   2.112 |   13.511 | 
     | reg_w_U8/A             |  v   | reg_w_n10              | OAI21_X1  | 0.000 |   2.112 |   13.511 | 
     | reg_w_U8/ZN            |  ^   | reg_w_n34              | OAI21_X1  | 0.023 |   2.135 |   13.534 | 
     | reg_w_Q_reg_9_/D       |  ^   | reg_w_n34              | DFFR_X1   | 0.000 |   2.135 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.399 | 
     | reg_w_Q_reg_9_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.399 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin reg_w_Q_reg_8_/CK 
Endpoint:   reg_w_Q_reg_8_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  2.067
= Slack Time                   11.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   11.467 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   11.467 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   11.652 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   11.652 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   11.723 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   11.723 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   11.771 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   11.772 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   11.848 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   11.849 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   11.886 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   11.886 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   11.945 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   11.945 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   12.041 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   12.041 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   12.056 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   12.056 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   12.135 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   12.135 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   12.149 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   12.149 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   12.228 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   12.229 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   12.243 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   12.243 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   12.323 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   12.323 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   12.338 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   12.338 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   12.415 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   12.415 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   12.431 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   12.431 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   12.509 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   12.509 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   12.525 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   12.525 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   12.604 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   12.604 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   12.618 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   12.618 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   12.690 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   12.690 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   12.763 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   12.763 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.073 |   1.369 |   12.836 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.000 |   1.369 |   12.836 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.072 |   1.441 |   12.909 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.000 |   1.441 |   12.909 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]            | FA_X1     | 0.112 |   1.553 |   13.021 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]            | INV_X1    | 0.000 |   1.553 |   13.021 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9       | INV_X1    | 0.011 |   1.564 |   13.032 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9       | FA_X1     | 0.000 |   1.564 |   13.032 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.077 |   1.641 |   13.109 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.000 |   1.641 |   13.109 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.072 |   1.713 |   13.181 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.000 |   1.713 |   13.181 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7] | FA_X1     | 0.072 |   1.785 |   13.253 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7] | FA_X1     | 0.000 |   1.785 |   13.253 | 
     | sub_fb_sub_18_U2_7/CO  |  v   | sub_fb_sub_18_carry[8] | FA_X1     | 0.071 |   1.856 |   13.324 | 
     | sub_fb_sub_18_U2_8/CI  |  v   | sub_fb_sub_18_carry[8] | FA_X1     | 0.000 |   1.856 |   13.324 | 
     | sub_fb_sub_18_U2_8/S   |  ^   | w[8]                   | FA_X1     | 0.166 |   2.022 |   13.490 | 
     | reg_w_U7/A1            |  ^   | w[8]                   | NAND2_X1  | 0.002 |   2.024 |   13.491 | 
     | reg_w_U7/ZN            |  v   | reg_w_n9               | NAND2_X1  | 0.019 |   2.043 |   13.510 | 
     | reg_w_U6/A             |  v   | reg_w_n9               | OAI21_X1  | 0.000 |   2.043 |   13.510 | 
     | reg_w_U6/ZN            |  ^   | reg_w_n33              | OAI21_X1  | 0.024 |   2.067 |   13.534 | 
     | reg_w_Q_reg_8_/D       |  ^   | reg_w_n33              | DFFR_X1   | 0.000 |   2.067 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.467 | 
     | reg_w_Q_reg_8_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.467 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin reg_w_Q_reg_7_/CK 
Endpoint:   reg_w_Q_reg_7_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.998
= Slack Time                   11.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   11.536 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   11.536 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   11.721 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   11.721 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   11.792 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   11.792 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   11.840 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   11.840 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   11.917 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   11.917 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   11.955 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   11.955 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   12.014 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   12.014 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   12.110 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   12.110 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   12.124 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   12.124 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   12.203 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   12.203 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   12.218 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   12.218 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   12.297 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   12.297 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   12.312 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   12.312 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   12.392 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   12.392 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   12.406 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   12.406 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   12.484 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   12.484 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   12.499 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   12.499 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   12.578 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   12.578 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   12.593 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   12.594 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   12.673 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   12.673 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   12.687 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   12.687 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   12.759 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   12.759 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   12.831 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   12.832 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.073 |   1.369 |   12.905 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.000 |   1.369 |   12.905 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.072 |   1.441 |   12.977 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.000 |   1.441 |   12.977 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]            | FA_X1     | 0.112 |   1.553 |   13.089 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]            | INV_X1    | 0.000 |   1.553 |   13.089 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9       | INV_X1    | 0.011 |   1.564 |   13.100 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9       | FA_X1     | 0.000 |   1.564 |   13.100 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.077 |   1.641 |   13.177 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.000 |   1.641 |   13.177 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.072 |   1.713 |   13.249 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.000 |   1.714 |   13.250 | 
     | sub_fb_sub_18_U2_6/CO  |  v   | sub_fb_sub_18_carry[7] | FA_X1     | 0.072 |   1.785 |   13.321 | 
     | sub_fb_sub_18_U2_7/CI  |  v   | sub_fb_sub_18_carry[7] | FA_X1     | 0.000 |   1.785 |   13.321 | 
     | sub_fb_sub_18_U2_7/S   |  ^   | w[7]                   | FA_X1     | 0.166 |   1.952 |   13.488 | 
     | reg_w_U5/A1            |  ^   | w[7]                   | NAND2_X1  | 0.001 |   1.953 |   13.489 | 
     | reg_w_U5/ZN            |  v   | reg_w_n8               | NAND2_X1  | 0.021 |   1.974 |   13.510 | 
     | reg_w_U4/A             |  v   | reg_w_n8               | OAI21_X1  | 0.000 |   1.974 |   13.510 | 
     | reg_w_U4/ZN            |  ^   | reg_w_n32              | OAI21_X1  | 0.024 |   1.998 |   13.534 | 
     | reg_w_Q_reg_7_/D       |  ^   | reg_w_n32              | DFFR_X1   | 0.000 |   1.998 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.536 | 
     | reg_w_Q_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.536 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin reg_w_Q_reg_6_/CK 
Endpoint:   reg_w_Q_reg_6_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.925
= Slack Time                   11.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   11.609 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   11.609 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   11.793 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   11.794 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   11.864 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   11.864 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   11.913 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   11.913 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   11.989 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   11.990 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   12.027 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   12.027 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   12.086 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   12.086 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   12.182 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   12.182 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   12.197 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   12.197 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   12.276 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   12.276 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   12.290 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   12.290 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   12.370 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   12.370 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   12.384 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   12.384 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   12.464 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   12.465 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   12.479 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   12.479 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   12.557 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   12.557 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   12.572 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   12.572 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   12.650 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   12.650 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   12.666 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   12.666 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   12.745 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   12.746 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   12.759 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   12.759 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   12.831 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   12.831 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   12.904 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   12.904 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.073 |   1.369 |   12.977 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.000 |   1.369 |   12.977 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.072 |   1.441 |   13.050 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.000 |   1.441 |   13.050 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]            | FA_X1     | 0.112 |   1.553 |   13.162 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]            | INV_X1    | 0.000 |   1.553 |   13.162 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9       | INV_X1    | 0.011 |   1.564 |   13.173 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9       | FA_X1     | 0.000 |   1.564 |   13.173 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.077 |   1.641 |   13.250 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.000 |   1.641 |   13.250 | 
     | sub_fb_sub_18_U2_5/CO  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.072 |   1.713 |   13.322 | 
     | sub_fb_sub_18_U2_6/CI  |  v   | sub_fb_sub_18_carry[6] | FA_X1     | 0.000 |   1.714 |   13.322 | 
     | sub_fb_sub_18_U2_6/S   |  ^   | w[6]                   | FA_X1     | 0.166 |   1.880 |   13.489 | 
     | reg_w_U3/A1            |  ^   | w[6]                   | NAND2_X1  | 0.001 |   1.881 |   13.490 | 
     | reg_w_U3/ZN            |  v   | reg_w_n7               | NAND2_X1  | 0.020 |   1.902 |   13.510 | 
     | reg_w_U2/A             |  v   | reg_w_n7               | OAI21_X1  | 0.000 |   1.902 |   13.510 | 
     | reg_w_U2/ZN            |  ^   | reg_w_n31              | OAI21_X1  | 0.024 |   1.925 |   13.534 | 
     | reg_w_Q_reg_6_/D       |  ^   | reg_w_n31              | DFFR_X1   | 0.000 |   1.925 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.609 | 
     | reg_w_Q_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.609 | 
     +-----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin reg_w_Q_reg_5_/CK 
Endpoint:   reg_w_Q_reg_5_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.858
= Slack Time                   11.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   11.675 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   11.675 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   11.860 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   11.860 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   11.931 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   11.931 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   11.980 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   11.980 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   12.056 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   12.057 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   12.094 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   12.094 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   12.153 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   12.153 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   12.249 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   12.249 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   12.264 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   12.264 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   12.343 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   12.343 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   12.357 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   12.357 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   12.436 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   12.437 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   12.451 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   12.451 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   12.531 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   12.531 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   12.546 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   12.546 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   12.623 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   12.623 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   12.639 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   12.639 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   12.717 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   12.717 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   12.733 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   12.733 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   12.812 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   12.812 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   12.826 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   12.826 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   12.898 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   12.898 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   12.971 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   12.971 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.073 |   1.369 |   13.044 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13     | FA_X1     | 0.000 |   1.369 |   13.044 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.072 |   1.441 |   13.117 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12     | FA_X1     | 0.000 |   1.441 |   13.117 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]            | FA_X1     | 0.112 |   1.553 |   13.229 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]            | INV_X1    | 0.000 |   1.553 |   13.229 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9       | INV_X1    | 0.011 |   1.564 |   13.240 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9       | FA_X1     | 0.000 |   1.564 |   13.240 | 
     | sub_fb_sub_18_U2_4/CO  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.077 |   1.641 |   13.317 | 
     | sub_fb_sub_18_U2_5/CI  |  v   | sub_fb_sub_18_carry[5] | FA_X1     | 0.000 |   1.641 |   13.317 | 
     | sub_fb_sub_18_U2_5/S   |  ^   | w[5]                   | FA_X1     | 0.168 |   1.809 |   13.485 | 
     | reg_w_U25/A1           |  ^   | w[5]                   | NAND2_X1  | 0.004 |   1.813 |   13.489 | 
     | reg_w_U25/ZN           |  v   | reg_w_n6               | NAND2_X1  | 0.021 |   1.834 |   13.510 | 
     | reg_w_U24/A            |  v   | reg_w_n6               | OAI21_X1  | 0.000 |   1.834 |   13.510 | 
     | reg_w_U24/ZN           |  ^   | reg_w_n30              | OAI21_X1  | 0.024 |   1.858 |   13.534 | 
     | reg_w_Q_reg_5_/D       |  ^   | reg_w_n30              | DFFR_X1   | 0.000 |   1.858 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.675 | 
     | reg_w_Q_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.675 | 
     +-----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin reg_w_Q_reg_4_/CK 
Endpoint:   reg_w_Q_reg_4_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.783
= Slack Time                   11.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                        |      |                     |           |       |  Time   |   Time   | 
     |------------------------+------+---------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                 |           |       |   0.000 |   11.750 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                 | DFFR_X1   | 0.000 |   0.000 |   11.750 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]           | DFFR_X1   | 0.184 |   0.184 |   11.935 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]           | XOR2_X1   | 0.000 |   0.185 |   11.935 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543 | XOR2_X1   | 0.071 |   0.256 |   12.006 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543 | INV_X1    | 0.000 |   0.256 |   12.006 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439 | INV_X1    | 0.048 |   0.304 |   12.055 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439 | NAND2_X1  | 0.000 |   0.304 |   12.055 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461 | NAND2_X1  | 0.076 |   0.380 |   12.131 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461 | OAI22_X1  | 0.001 |   0.381 |   12.132 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217 | OAI22_X1  | 0.037 |   0.419 |   12.169 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217 | HA_X1     | 0.000 |   0.419 |   12.169 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134 | HA_X1     | 0.059 |   0.478 |   12.228 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134 | AOI222_X1 | 0.000 |   0.478 |   12.228 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540 | AOI222_X1 | 0.096 |   0.574 |   12.324 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540 | INV_X1    | 0.000 |   0.574 |   12.324 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435 | INV_X1    | 0.014 |   0.588 |   12.339 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435 | AOI222_X1 | 0.000 |   0.588 |   12.339 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539 | AOI222_X1 | 0.079 |   0.667 |   12.418 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539 | INV_X1    | 0.000 |   0.667 |   12.418 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434 | INV_X1    | 0.014 |   0.681 |   12.432 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434 | AOI222_X1 | 0.000 |   0.682 |   12.432 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538 | AOI222_X1 | 0.079 |   0.761 |   12.511 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538 | INV_X1    | 0.000 |   0.761 |   12.512 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430 | INV_X1    | 0.015 |   0.776 |   12.526 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430 | AOI222_X1 | 0.000 |   0.776 |   12.526 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537 | AOI222_X1 | 0.080 |   0.856 |   12.606 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537 | INV_X1    | 0.000 |   0.856 |   12.606 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429 | INV_X1    | 0.014 |   0.870 |   12.621 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429 | AOI222_X1 | 0.000 |   0.870 |   12.621 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536 | AOI222_X1 | 0.078 |   0.948 |   12.698 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536 | INV_X1    | 0.000 |   0.948 |   12.698 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425 | INV_X1    | 0.015 |   0.963 |   12.714 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425 | AOI222_X1 | 0.000 |   0.963 |   12.714 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535 | AOI222_X1 | 0.078 |   1.042 |   12.792 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535 | INV_X1    | 0.000 |   1.042 |   12.792 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424 | INV_X1    | 0.016 |   1.057 |   12.808 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424 | AOI222_X1 | 0.000 |   1.057 |   12.808 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534 | AOI222_X1 | 0.079 |   1.137 |   12.887 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534 | INV_X1    | 0.000 |   1.137 |   12.887 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420 | INV_X1    | 0.014 |   1.151 |   12.901 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420 | FA_X1     | 0.000 |   1.151 |   12.901 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15  | FA_X1     | 0.072 |   1.222 |   12.973 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15  | FA_X1     | 0.000 |   1.223 |   12.973 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14  | FA_X1     | 0.073 |   1.295 |   13.046 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14  | FA_X1     | 0.000 |   1.295 |   13.046 | 
     | mul_a1_mult_18_U14/CO  |  v   | mul_a1_mult_18_n13  | FA_X1     | 0.073 |   1.369 |   13.119 | 
     | mul_a1_mult_18_U13/CI  |  v   | mul_a1_mult_18_n13  | FA_X1     | 0.000 |   1.369 |   13.119 | 
     | mul_a1_mult_18_U13/CO  |  v   | mul_a1_mult_18_n12  | FA_X1     | 0.072 |   1.441 |   13.192 | 
     | mul_a1_mult_18_U12/CI  |  v   | mul_a1_mult_18_n12  | FA_X1     | 0.000 |   1.441 |   13.192 | 
     | mul_a1_mult_18_U12/S   |  ^   | fb_temp[14]         | FA_X1     | 0.112 |   1.553 |   13.304 | 
     | sub_fb_sub_18_U12/A    |  ^   | fb_temp[14]         | INV_X1    | 0.000 |   1.553 |   13.304 | 
     | sub_fb_sub_18_U12/ZN   |  v   | sub_fb_sub_18_n9    | INV_X1    | 0.011 |   1.564 |   13.315 | 
     | sub_fb_sub_18_U2_4/B   |  v   | sub_fb_sub_18_n9    | FA_X1     | 0.000 |   1.564 |   13.315 | 
     | sub_fb_sub_18_U2_4/S   |  ^   | w[4]                | FA_X1     | 0.173 |   1.738 |   13.488 | 
     | reg_w_U23/A1           |  ^   | w[4]                | NAND2_X1  | 0.003 |   1.740 |   13.491 | 
     | reg_w_U23/ZN           |  v   | reg_w_n5            | NAND2_X1  | 0.020 |   1.760 |   13.510 | 
     | reg_w_U22/A            |  v   | reg_w_n5            | OAI21_X1  | 0.000 |   1.760 |   13.510 | 
     | reg_w_U22/ZN           |  ^   | reg_w_n29           | OAI21_X1  | 0.023 |   1.783 |   13.534 | 
     | reg_w_Q_reg_4_/D       |  ^   | reg_w_n29           | DFFR_X1   | 0.000 |   1.783 |   13.534 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.750 | 
     | reg_w_Q_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.750 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin reg_w_Q_reg_3_/CK 
Endpoint:   reg_w_Q_reg_3_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.711
= Slack Time                   11.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                        |      |                        |           |       |  Time   |   Time   | 
     |------------------------+------+------------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                    |           |       |   0.000 |   11.823 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                    | DFFR_X1   | 0.000 |   0.000 |   11.823 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]              | DFFR_X1   | 0.184 |   0.184 |   12.007 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]              | XOR2_X1   | 0.000 |   0.185 |   12.008 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543    | XOR2_X1   | 0.071 |   0.256 |   12.078 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543    | INV_X1    | 0.000 |   0.256 |   12.078 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439    | INV_X1    | 0.048 |   0.304 |   12.127 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439    | NAND2_X1  | 0.000 |   0.304 |   12.127 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461    | NAND2_X1  | 0.076 |   0.380 |   12.203 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461    | OAI22_X1  | 0.001 |   0.381 |   12.204 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217    | OAI22_X1  | 0.037 |   0.419 |   12.241 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217    | HA_X1     | 0.000 |   0.419 |   12.241 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134    | HA_X1     | 0.059 |   0.478 |   12.300 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134    | AOI222_X1 | 0.000 |   0.478 |   12.300 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540    | AOI222_X1 | 0.096 |   0.574 |   12.397 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540    | INV_X1    | 0.000 |   0.574 |   12.397 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435    | INV_X1    | 0.014 |   0.588 |   12.411 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435    | AOI222_X1 | 0.000 |   0.588 |   12.411 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539    | AOI222_X1 | 0.079 |   0.667 |   12.490 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539    | INV_X1    | 0.000 |   0.667 |   12.490 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434    | INV_X1    | 0.014 |   0.681 |   12.504 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434    | AOI222_X1 | 0.000 |   0.682 |   12.504 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538    | AOI222_X1 | 0.079 |   0.761 |   12.584 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538    | INV_X1    | 0.000 |   0.761 |   12.584 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430    | INV_X1    | 0.015 |   0.776 |   12.598 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430    | AOI222_X1 | 0.000 |   0.776 |   12.599 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537    | AOI222_X1 | 0.080 |   0.856 |   12.679 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537    | INV_X1    | 0.000 |   0.856 |   12.679 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429    | INV_X1    | 0.014 |   0.870 |   12.693 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429    | AOI222_X1 | 0.000 |   0.870 |   12.693 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536    | AOI222_X1 | 0.078 |   0.948 |   12.771 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536    | INV_X1    | 0.000 |   0.948 |   12.771 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425    | INV_X1    | 0.015 |   0.963 |   12.786 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425    | AOI222_X1 | 0.000 |   0.963 |   12.786 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535    | AOI222_X1 | 0.078 |   1.042 |   12.864 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535    | INV_X1    | 0.000 |   1.042 |   12.864 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424    | INV_X1    | 0.016 |   1.057 |   12.880 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424    | AOI222_X1 | 0.000 |   1.057 |   12.880 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534    | AOI222_X1 | 0.079 |   1.137 |   12.960 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534    | INV_X1    | 0.000 |   1.137 |   12.960 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420    | INV_X1    | 0.014 |   1.151 |   12.973 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420    | FA_X1     | 0.000 |   1.151 |   12.974 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.072 |   1.222 |   13.045 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15     | FA_X1     | 0.000 |   1.223 |   13.045 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.073 |   1.295 |   13.118 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14     | FA_X1     | 0.000 |   1.295 |   13.118 | 
     | mul_a1_mult_18_U14/S   |  ^   | fb_temp[12]            | FA_X1     | 0.113 |   1.409 |   13.231 | 
     | sub_fb_sub_18_U10/A    |  ^   | fb_temp[12]            | INV_X1    | 0.000 |   1.409 |   13.231 | 
     | sub_fb_sub_18_U10/ZN   |  v   | sub_fb_sub_18_n11      | INV_X1    | 0.011 |   1.420 |   13.243 | 
     | sub_fb_sub_18_U2_2/B   |  v   | sub_fb_sub_18_n11      | FA_X1     | 0.000 |   1.420 |   13.243 | 
     | sub_fb_sub_18_U2_2/CO  |  v   | sub_fb_sub_18_carry[3] | FA_X1     | 0.077 |   1.497 |   13.319 | 
     | sub_fb_sub_18_U2_3/CI  |  v   | sub_fb_sub_18_carry[3] | FA_X1     | 0.000 |   1.497 |   13.319 | 
     | sub_fb_sub_18_U2_3/S   |  ^   | w[3]                   | FA_X1     | 0.167 |   1.664 |   13.487 | 
     | reg_w_U21/A1           |  ^   | w[3]                   | NAND2_X1  | 0.004 |   1.668 |   13.491 | 
     | reg_w_U21/ZN           |  v   | reg_w_n4               | NAND2_X1  | 0.020 |   1.688 |   13.510 | 
     | reg_w_U20/A            |  v   | reg_w_n4               | OAI21_X1  | 0.000 |   1.688 |   13.510 | 
     | reg_w_U20/ZN           |  ^   | reg_w_n28              | OAI21_X1  | 0.024 |   1.711 |   13.534 | 
     | reg_w_Q_reg_3_/D       |  ^   | reg_w_n28              | DFFR_X1   | 0.000 |   1.711 |   13.534 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.823 | 
     | reg_w_Q_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.823 | 
     +-----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin reg_w_Q_reg_2_/CK 
Endpoint:   reg_w_Q_reg_2_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.635
= Slack Time                   11.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                        |      |                     |           |       |  Time   |   Time   | 
     |------------------------+------+---------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                 |           |       |   0.000 |   11.899 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                 | DFFR_X1   | 0.000 |   0.000 |   11.899 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]           | DFFR_X1   | 0.184 |   0.184 |   12.084 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]           | XOR2_X1   | 0.000 |   0.185 |   12.084 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543 | XOR2_X1   | 0.071 |   0.256 |   12.155 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543 | INV_X1    | 0.000 |   0.256 |   12.155 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439 | INV_X1    | 0.048 |   0.304 |   12.203 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439 | NAND2_X1  | 0.000 |   0.304 |   12.203 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461 | NAND2_X1  | 0.076 |   0.380 |   12.280 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461 | OAI22_X1  | 0.001 |   0.381 |   12.280 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217 | OAI22_X1  | 0.037 |   0.419 |   12.318 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217 | HA_X1     | 0.000 |   0.419 |   12.318 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134 | HA_X1     | 0.059 |   0.478 |   12.377 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134 | AOI222_X1 | 0.000 |   0.478 |   12.377 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540 | AOI222_X1 | 0.096 |   0.574 |   12.473 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540 | INV_X1    | 0.000 |   0.574 |   12.473 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435 | INV_X1    | 0.014 |   0.588 |   12.487 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435 | AOI222_X1 | 0.000 |   0.588 |   12.487 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539 | AOI222_X1 | 0.079 |   0.667 |   12.566 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539 | INV_X1    | 0.000 |   0.667 |   12.566 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434 | INV_X1    | 0.014 |   0.681 |   12.581 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434 | AOI222_X1 | 0.000 |   0.682 |   12.581 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538 | AOI222_X1 | 0.079 |   0.761 |   12.660 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538 | INV_X1    | 0.000 |   0.761 |   12.660 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430 | INV_X1    | 0.015 |   0.776 |   12.675 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430 | AOI222_X1 | 0.000 |   0.776 |   12.675 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537 | AOI222_X1 | 0.080 |   0.856 |   12.755 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537 | INV_X1    | 0.000 |   0.856 |   12.755 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429 | INV_X1    | 0.014 |   0.870 |   12.769 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429 | AOI222_X1 | 0.000 |   0.870 |   12.769 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536 | AOI222_X1 | 0.078 |   0.948 |   12.847 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536 | INV_X1    | 0.000 |   0.948 |   12.847 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425 | INV_X1    | 0.015 |   0.963 |   12.862 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425 | AOI222_X1 | 0.000 |   0.963 |   12.862 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535 | AOI222_X1 | 0.078 |   1.042 |   12.941 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535 | INV_X1    | 0.000 |   1.042 |   12.941 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424 | INV_X1    | 0.016 |   1.057 |   12.956 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424 | AOI222_X1 | 0.000 |   1.057 |   12.957 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534 | AOI222_X1 | 0.079 |   1.137 |   13.036 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534 | INV_X1    | 0.000 |   1.137 |   13.036 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420 | INV_X1    | 0.014 |   1.151 |   13.050 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420 | FA_X1     | 0.000 |   1.151 |   13.050 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15  | FA_X1     | 0.072 |   1.222 |   13.122 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15  | FA_X1     | 0.000 |   1.223 |   13.122 | 
     | mul_a1_mult_18_U15/CO  |  v   | mul_a1_mult_18_n14  | FA_X1     | 0.073 |   1.295 |   13.194 | 
     | mul_a1_mult_18_U14/CI  |  v   | mul_a1_mult_18_n14  | FA_X1     | 0.000 |   1.295 |   13.195 | 
     | mul_a1_mult_18_U14/S   |  ^   | fb_temp[12]         | FA_X1     | 0.113 |   1.409 |   13.308 | 
     | sub_fb_sub_18_U10/A    |  ^   | fb_temp[12]         | INV_X1    | 0.000 |   1.409 |   13.308 | 
     | sub_fb_sub_18_U10/ZN   |  v   | sub_fb_sub_18_n11   | INV_X1    | 0.011 |   1.420 |   13.319 | 
     | sub_fb_sub_18_U2_2/B   |  v   | sub_fb_sub_18_n11   | FA_X1     | 0.000 |   1.420 |   13.319 | 
     | sub_fb_sub_18_U2_2/S   |  ^   | w[2]                | FA_X1     | 0.167 |   1.587 |   13.486 | 
     | reg_w_U19/A1           |  ^   | w[2]                | NAND2_X1  | 0.002 |   1.589 |   13.488 | 
     | reg_w_U19/ZN           |  v   | reg_w_n3            | NAND2_X1  | 0.022 |   1.610 |   13.510 | 
     | reg_w_U18/A            |  v   | reg_w_n3            | OAI21_X1  | 0.000 |   1.611 |   13.510 | 
     | reg_w_U18/ZN           |  ^   | reg_w_n27           | OAI21_X1  | 0.024 |   1.635 |   13.534 | 
     | reg_w_Q_reg_2_/D       |  ^   | reg_w_n27           | DFFR_X1   | 0.000 |   1.635 |   13.534 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.899 | 
     | reg_w_Q_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.899 | 
     +-----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin reg_w_Q_reg_1_/CK 
Endpoint:   reg_w_Q_reg_1_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.571
= Slack Time                   11.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                        |      |                     |           |       |  Time   |   Time   | 
     |------------------------+------+---------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                 |           |       |   0.000 |   11.963 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                 | DFFR_X1   | 0.000 |   0.000 |   11.963 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]           | DFFR_X1   | 0.184 |   0.184 |   12.148 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]           | XOR2_X1   | 0.000 |   0.185 |   12.148 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543 | XOR2_X1   | 0.071 |   0.256 |   12.219 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543 | INV_X1    | 0.000 |   0.256 |   12.219 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439 | INV_X1    | 0.048 |   0.304 |   12.267 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439 | NAND2_X1  | 0.000 |   0.304 |   12.268 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461 | NAND2_X1  | 0.076 |   0.380 |   12.344 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461 | OAI22_X1  | 0.001 |   0.381 |   12.344 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217 | OAI22_X1  | 0.037 |   0.419 |   12.382 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217 | HA_X1     | 0.000 |   0.419 |   12.382 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134 | HA_X1     | 0.059 |   0.478 |   12.441 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134 | AOI222_X1 | 0.000 |   0.478 |   12.441 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540 | AOI222_X1 | 0.096 |   0.574 |   12.537 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540 | INV_X1    | 0.000 |   0.574 |   12.537 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435 | INV_X1    | 0.014 |   0.588 |   12.551 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435 | AOI222_X1 | 0.000 |   0.588 |   12.551 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539 | AOI222_X1 | 0.079 |   0.667 |   12.630 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539 | INV_X1    | 0.000 |   0.667 |   12.630 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434 | INV_X1    | 0.014 |   0.681 |   12.645 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434 | AOI222_X1 | 0.000 |   0.682 |   12.645 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538 | AOI222_X1 | 0.079 |   0.761 |   12.724 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538 | INV_X1    | 0.000 |   0.761 |   12.724 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430 | INV_X1    | 0.015 |   0.776 |   12.739 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430 | AOI222_X1 | 0.000 |   0.776 |   12.739 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537 | AOI222_X1 | 0.080 |   0.856 |   12.819 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537 | INV_X1    | 0.000 |   0.856 |   12.819 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429 | INV_X1    | 0.014 |   0.870 |   12.833 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429 | AOI222_X1 | 0.000 |   0.870 |   12.833 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536 | AOI222_X1 | 0.078 |   0.948 |   12.911 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536 | INV_X1    | 0.000 |   0.948 |   12.911 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425 | INV_X1    | 0.015 |   0.963 |   12.926 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425 | AOI222_X1 | 0.000 |   0.963 |   12.926 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535 | AOI222_X1 | 0.078 |   1.042 |   13.005 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535 | INV_X1    | 0.000 |   1.042 |   13.005 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424 | INV_X1    | 0.016 |   1.057 |   13.021 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424 | AOI222_X1 | 0.000 |   1.057 |   13.021 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534 | AOI222_X1 | 0.079 |   1.137 |   13.100 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534 | INV_X1    | 0.000 |   1.137 |   13.100 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420 | INV_X1    | 0.014 |   1.151 |   13.114 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420 | FA_X1     | 0.000 |   1.151 |   13.114 | 
     | mul_a1_mult_18_U16/CO  |  v   | mul_a1_mult_18_n15  | FA_X1     | 0.072 |   1.222 |   13.186 | 
     | mul_a1_mult_18_U15/CI  |  v   | mul_a1_mult_18_n15  | FA_X1     | 0.000 |   1.223 |   13.186 | 
     | mul_a1_mult_18_U15/S   |  ^   | fb_temp[11]         | FA_X1     | 0.113 |   1.336 |   13.299 | 
     | sub_fb_sub_18_U7/A     |  ^   | fb_temp[11]         | INV_X1    | 0.000 |   1.336 |   13.299 | 
     | sub_fb_sub_18_U7/ZN    |  v   | sub_fb_sub_18_n12   | INV_X1    | 0.011 |   1.347 |   13.311 | 
     | sub_fb_sub_18_U2_1/B   |  v   | sub_fb_sub_18_n12   | FA_X1     | 0.000 |   1.347 |   13.311 | 
     | sub_fb_sub_18_U2_1/S   |  ^   | w[1]                | FA_X1     | 0.174 |   1.522 |   13.485 | 
     | reg_w_U15/A1           |  ^   | w[1]                | NAND2_X1  | 0.003 |   1.525 |   13.488 | 
     | reg_w_U15/ZN           |  v   | reg_w_n2            | NAND2_X1  | 0.021 |   1.546 |   13.509 | 
     | reg_w_U14/A            |  v   | reg_w_n2            | OAI21_X1  | 0.000 |   1.546 |   13.510 | 
     | reg_w_U14/ZN           |  ^   | reg_w_n26           | OAI21_X1  | 0.024 |   1.571 |   13.534 | 
     | reg_w_Q_reg_1_/D       |  ^   | reg_w_n26           | DFFR_X1   | 0.000 |   1.571 |   13.534 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -11.963 | 
     | reg_w_Q_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -11.963 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin reg_w_Q_reg_0_/CK 
Endpoint:   reg_w_Q_reg_0_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  1.444
= Slack Time                   12.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                        |      |                     |           |       |  Time   |   Time   | 
     |------------------------+------+---------------------+-----------+-------+---------+----------| 
     | CLK                    |  ^   | CLK                 |           |       |   0.000 |   12.090 | 
     | reg_a1_Q_reg_1_/CK     |  ^   | CLK                 | DFFR_X1   | 0.000 |   0.000 |   12.090 | 
     | reg_a1_Q_reg_1_/Q      |  ^   | a1_int[1]           | DFFR_X1   | 0.184 |   0.184 |   12.274 | 
     | mul_a1_mult_18_U513/B  |  ^   | a1_int[1]           | XOR2_X1   | 0.000 |   0.185 |   12.275 | 
     | mul_a1_mult_18_U513/Z  |  ^   | mul_a1_mult_18_n543 | XOR2_X1   | 0.071 |   0.256 |   12.345 | 
     | mul_a1_mult_18_U327/A  |  ^   | mul_a1_mult_18_n543 | INV_X1    | 0.000 |   0.256 |   12.345 | 
     | mul_a1_mult_18_U327/ZN |  v   | mul_a1_mult_18_n439 | INV_X1    | 0.048 |   0.304 |   12.394 | 
     | mul_a1_mult_18_U508/A1 |  v   | mul_a1_mult_18_n439 | NAND2_X1  | 0.000 |   0.304 |   12.394 | 
     | mul_a1_mult_18_U508/ZN |  ^   | mul_a1_mult_18_n461 | NAND2_X1  | 0.076 |   0.380 |   12.470 | 
     | mul_a1_mult_18_U384/A2 |  ^   | mul_a1_mult_18_n461 | OAI22_X1  | 0.001 |   0.381 |   12.471 | 
     | mul_a1_mult_18_U384/ZN |  v   | mul_a1_mult_18_n217 | OAI22_X1  | 0.037 |   0.419 |   12.508 | 
     | mul_a1_mult_18_U81/A   |  v   | mul_a1_mult_18_n217 | HA_X1     | 0.000 |   0.419 |   12.508 | 
     | mul_a1_mult_18_U81/S   |  v   | mul_a1_mult_18_n134 | HA_X1     | 0.059 |   0.478 |   12.567 | 
     | mul_a1_mult_18_U505/C2 |  v   | mul_a1_mult_18_n134 | AOI222_X1 | 0.000 |   0.478 |   12.567 | 
     | mul_a1_mult_18_U505/ZN |  ^   | mul_a1_mult_18_n540 | AOI222_X1 | 0.096 |   0.574 |   12.664 | 
     | mul_a1_mult_18_U326/A  |  ^   | mul_a1_mult_18_n540 | INV_X1    | 0.000 |   0.574 |   12.664 | 
     | mul_a1_mult_18_U326/ZN |  v   | mul_a1_mult_18_n435 | INV_X1    | 0.014 |   0.588 |   12.678 | 
     | mul_a1_mult_18_U504/B1 |  v   | mul_a1_mult_18_n435 | AOI222_X1 | 0.000 |   0.588 |   12.678 | 
     | mul_a1_mult_18_U504/ZN |  ^   | mul_a1_mult_18_n539 | AOI222_X1 | 0.079 |   0.667 |   12.757 | 
     | mul_a1_mult_18_U325/A  |  ^   | mul_a1_mult_18_n539 | INV_X1    | 0.000 |   0.667 |   12.757 | 
     | mul_a1_mult_18_U325/ZN |  v   | mul_a1_mult_18_n434 | INV_X1    | 0.014 |   0.681 |   12.771 | 
     | mul_a1_mult_18_U503/B1 |  v   | mul_a1_mult_18_n434 | AOI222_X1 | 0.000 |   0.682 |   12.771 | 
     | mul_a1_mult_18_U503/ZN |  ^   | mul_a1_mult_18_n538 | AOI222_X1 | 0.079 |   0.761 |   12.851 | 
     | mul_a1_mult_18_U321/A  |  ^   | mul_a1_mult_18_n538 | INV_X1    | 0.000 |   0.761 |   12.851 | 
     | mul_a1_mult_18_U321/ZN |  v   | mul_a1_mult_18_n430 | INV_X1    | 0.015 |   0.776 |   12.865 | 
     | mul_a1_mult_18_U502/B1 |  v   | mul_a1_mult_18_n430 | AOI222_X1 | 0.000 |   0.776 |   12.866 | 
     | mul_a1_mult_18_U502/ZN |  ^   | mul_a1_mult_18_n537 | AOI222_X1 | 0.080 |   0.856 |   12.946 | 
     | mul_a1_mult_18_U320/A  |  ^   | mul_a1_mult_18_n537 | INV_X1    | 0.000 |   0.856 |   12.946 | 
     | mul_a1_mult_18_U320/ZN |  v   | mul_a1_mult_18_n429 | INV_X1    | 0.014 |   0.870 |   12.960 | 
     | mul_a1_mult_18_U501/B1 |  v   | mul_a1_mult_18_n429 | AOI222_X1 | 0.000 |   0.870 |   12.960 | 
     | mul_a1_mult_18_U501/ZN |  ^   | mul_a1_mult_18_n536 | AOI222_X1 | 0.078 |   0.948 |   13.038 | 
     | mul_a1_mult_18_U323/A  |  ^   | mul_a1_mult_18_n536 | INV_X1    | 0.000 |   0.948 |   13.038 | 
     | mul_a1_mult_18_U323/ZN |  v   | mul_a1_mult_18_n425 | INV_X1    | 0.015 |   0.963 |   13.053 | 
     | mul_a1_mult_18_U500/B1 |  v   | mul_a1_mult_18_n425 | AOI222_X1 | 0.000 |   0.963 |   13.053 | 
     | mul_a1_mult_18_U500/ZN |  ^   | mul_a1_mult_18_n535 | AOI222_X1 | 0.078 |   1.042 |   13.131 | 
     | mul_a1_mult_18_U322/A  |  ^   | mul_a1_mult_18_n535 | INV_X1    | 0.000 |   1.042 |   13.131 | 
     | mul_a1_mult_18_U322/ZN |  v   | mul_a1_mult_18_n424 | INV_X1    | 0.016 |   1.057 |   13.147 | 
     | mul_a1_mult_18_U499/B1 |  v   | mul_a1_mult_18_n424 | AOI222_X1 | 0.000 |   1.057 |   13.147 | 
     | mul_a1_mult_18_U499/ZN |  ^   | mul_a1_mult_18_n534 | AOI222_X1 | 0.079 |   1.137 |   13.227 | 
     | mul_a1_mult_18_U319/A  |  ^   | mul_a1_mult_18_n534 | INV_X1    | 0.000 |   1.137 |   13.227 | 
     | mul_a1_mult_18_U319/ZN |  v   | mul_a1_mult_18_n420 | INV_X1    | 0.014 |   1.151 |   13.240 | 
     | mul_a1_mult_18_U16/CI  |  v   | mul_a1_mult_18_n420 | FA_X1     | 0.000 |   1.151 |   13.241 | 
     | mul_a1_mult_18_U16/S   |  ^   | fb_temp[10]         | FA_X1     | 0.118 |   1.268 |   13.358 | 
     | sub_fb_sub_18_U2/A     |  ^   | fb_temp[10]         | INV_X1    | 0.000 |   1.269 |   13.358 | 
     | sub_fb_sub_18_U2/ZN    |  v   | sub_fb_sub_18_n13   | INV_X1    | 0.010 |   1.279 |   13.369 | 
     | sub_fb_sub_18_U1/A     |  v   | sub_fb_sub_18_n13   | XNOR2_X1  | 0.000 |   1.279 |   13.369 | 
     | sub_fb_sub_18_U1/ZN    |  ^   | w[0]                | XNOR2_X1  | 0.022 |   1.301 |   13.391 | 
     | FE_OFC1_w_0/A          |  ^   | w[0]                | BUF_X1    | 0.000 |   1.301 |   13.391 | 
     | FE_OFC1_w_0/Z          |  ^   | FE_OFN1_w_0         | BUF_X1    | 0.092 |   1.393 |   13.483 | 
     | reg_w_U17/A2           |  ^   | FE_OFN1_w_0         | NAND2_X1  | 0.003 |   1.396 |   13.486 | 
     | reg_w_U17/ZN           |  v   | reg_w_n1            | NAND2_X1  | 0.022 |   1.418 |   13.508 | 
     | reg_w_U16/A            |  v   | reg_w_n1            | OAI21_X1  | 0.000 |   1.418 |   13.508 | 
     | reg_w_U16/ZN           |  ^   | reg_w_n25           | OAI21_X1  | 0.026 |   1.444 |   13.534 | 
     | reg_w_Q_reg_0_/D       |  ^   | reg_w_n25           | DFFR_X1   | 0.000 |   1.444 |   13.534 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |        Pin        | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                   |      |     |         |       |  Time   |   Time   | 
     |-------------------+------+-----+---------+-------+---------+----------| 
     | CLK               |  ^   | CLK |         |       |   0.000 |  -12.090 | 
     | reg_w_Q_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -12.090 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FF_VOUT_FD_1_Q_reg/CK 
Endpoint:   FF_VOUT_FD_1_Q_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: FF_VOUT_FD_0_Q_reg/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.537
- Arrival Time                  0.238
= Slack Time                   13.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          | Edge |       Net       |  Cell   | Delay | Arrival | Required | 
     |                       |      |                 |         |       |  Time   |   Time   | 
     |-----------------------+------+-----------------+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK             |         |       |   0.000 |   13.299 | 
     | FF_VOUT_FD_0_Q_reg/CK |  ^   | CLK             | DFFR_X1 | 0.000 |   0.000 |   13.299 | 
     | FF_VOUT_FD_0_Q_reg/Q  |  ^   | VIN_del_0_      | DFFR_X1 | 0.205 |   0.205 |   13.504 | 
     | FE_RC_1_0/A           |  ^   | VIN_del_0_      | BUF_X1  | 0.000 |   0.206 |   13.504 | 
     | FE_RC_1_0/Z           |  ^   | FF_VOUT_FD_1_n4 | BUF_X1  | 0.032 |   0.238 |   13.537 | 
     | FF_VOUT_FD_1_Q_reg/D  |  ^   | FF_VOUT_FD_1_n4 | DFFR_X1 | 0.000 |   0.238 |   13.537 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |          Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                       |      |     |         |       |  Time   |   Time   | 
     |-----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                   |  ^   | CLK |         |       |   0.000 |  -13.299 | 
     | FF_VOUT_FD_1_Q_reg/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.299 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin reg_a1_Q_reg_4_/CK 
Endpoint:   reg_a1_Q_reg_4_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_4_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.092
= Slack Time                   13.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.442 | 
     | reg_a1_Q_reg_4_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.442 | 
     | reg_a1_Q_reg_4_/QN |  v   | reg_a1_n53 | DFFR_X1  | 0.065 |   0.065 |   13.507 | 
     | reg_a1_U12/B1      |  v   | reg_a1_n53 | OAI21_X1 | 0.000 |   0.065 |   13.507 | 
     | reg_a1_U12/ZN      |  ^   | reg_a1_n42 | OAI21_X1 | 0.026 |   0.092 |   13.534 | 
     | reg_a1_Q_reg_4_/D  |  ^   | reg_a1_n42 | DFFR_X1  | 0.000 |   0.092 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.442 | 
     | reg_a1_Q_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.442 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin reg_b1_Q_reg_1_/CK 
Endpoint:   reg_b1_Q_reg_1_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_1_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.091
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_1_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_1_/QN |  v   | reg_b1_n56 | DFFR_X1  | 0.065 |   0.065 |   13.508 | 
     | reg_b1_U6/B1       |  v   | reg_b1_n56 | OAI21_X1 | 0.000 |   0.065 |   13.508 | 
     | reg_b1_U6/ZN       |  ^   | reg_b1_n45 | OAI21_X1 | 0.026 |   0.091 |   13.534 | 
     | reg_b1_Q_reg_1_/D  |  ^   | reg_b1_n45 | DFFR_X1  | 0.000 |   0.091 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin reg_a1_Q_reg_5_/CK 
Endpoint:   reg_a1_Q_reg_5_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_5_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.080
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_a1_Q_reg_5_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_a1_Q_reg_5_/QN |  ^   | reg_a1_n52 | DFFR_X1  | 0.067 |   0.067 |   13.510 | 
     | reg_a1_U14/B1      |  ^   | reg_a1_n52 | OAI21_X1 | 0.000 |   0.067 |   13.510 | 
     | reg_a1_U14/ZN      |  v   | reg_a1_n41 | OAI21_X1 | 0.013 |   0.080 |   13.523 | 
     | reg_a1_Q_reg_5_/D  |  v   | reg_a1_n41 | DFFR_X1  | 0.000 |   0.080 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_a1_Q_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin reg_b1_Q_reg_0_/CK 
Endpoint:   reg_b1_Q_reg_0_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_0_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.080
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_0_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_0_/QN |  ^   | reg_b1_n57 | DFFR_X1  | 0.067 |   0.067 |   13.510 | 
     | reg_b1_U4/B1       |  ^   | reg_b1_n57 | OAI21_X1 | 0.000 |   0.067 |   13.510 | 
     | reg_b1_U4/ZN       |  v   | reg_b1_n46 | OAI21_X1 | 0.013 |   0.080 |   13.523 | 
     | reg_b1_Q_reg_0_/D  |  v   | reg_b1_n46 | DFFR_X1  | 0.000 |   0.080 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin reg_a1_Q_reg_7_/CK 
Endpoint:   reg_a1_Q_reg_7_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_7_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_a1_Q_reg_7_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_a1_Q_reg_7_/QN |  v   | reg_a1_n50 | DFFR_X1  | 0.064 |   0.064 |   13.507 | 
     | reg_a1_U18/B1      |  v   | reg_a1_n50 | OAI21_X1 | 0.000 |   0.064 |   13.507 | 
     | reg_a1_U18/ZN      |  ^   | reg_a1_n39 | OAI21_X1 | 0.026 |   0.090 |   13.533 | 
     | reg_a1_Q_reg_7_/D  |  ^   | reg_a1_n39 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_a1_Q_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin reg_a1_Q_reg_8_/CK 
Endpoint:   reg_a1_Q_reg_8_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_8_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_a1_Q_reg_8_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_a1_Q_reg_8_/QN |  v   | reg_a1_n49 | DFFR_X1  | 0.064 |   0.064 |   13.507 | 
     | reg_a1_U20/B1      |  v   | reg_a1_n49 | OAI21_X1 | 0.000 |   0.064 |   13.507 | 
     | reg_a1_U20/ZN      |  ^   | reg_a1_n38 | OAI21_X1 | 0.026 |   0.090 |   13.533 | 
     | reg_a1_Q_reg_8_/D  |  ^   | reg_a1_n38 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_a1_Q_reg_8_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin reg_a1_Q_reg_9_/CK 
Endpoint:   reg_a1_Q_reg_9_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_9_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_a1_Q_reg_9_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_a1_Q_reg_9_/QN |  v   | reg_a1_n48 | DFFR_X1  | 0.064 |   0.064 |   13.508 | 
     | reg_a1_U22/B1      |  v   | reg_a1_n48 | OAI21_X1 | 0.000 |   0.064 |   13.508 | 
     | reg_a1_U22/ZN      |  ^   | reg_a1_n37 | OAI21_X1 | 0.026 |   0.090 |   13.534 | 
     | reg_a1_Q_reg_9_/D  |  ^   | reg_a1_n37 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_a1_Q_reg_9_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin reg_a1_Q_reg_3_/CK 
Endpoint:   reg_a1_Q_reg_3_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_3_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.080
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_a1_Q_reg_3_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_a1_Q_reg_3_/QN |  ^   | reg_a1_n54 | DFFR_X1  | 0.067 |   0.066 |   13.510 | 
     | reg_a1_U10/B1      |  ^   | reg_a1_n54 | OAI21_X1 | 0.000 |   0.067 |   13.510 | 
     | reg_a1_U10/ZN      |  v   | reg_a1_n43 | OAI21_X1 | 0.013 |   0.080 |   13.523 | 
     | reg_a1_Q_reg_3_/D  |  v   | reg_a1_n43 | DFFR_X1  | 0.000 |   0.080 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_a1_Q_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin reg_b1_Q_reg_9_/CK 
Endpoint:   reg_b1_Q_reg_9_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_9_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_9_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_9_/QN |  ^   | reg_b1_n48 | DFFR_X1  | 0.067 |   0.066 |   13.510 | 
     | reg_b1_U22/B1      |  ^   | reg_b1_n48 | OAI21_X1 | 0.000 |   0.067 |   13.510 | 
     | reg_b1_U22/ZN      |  v   | reg_b1_n37 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_b1_Q_reg_9_/D  |  v   | reg_b1_n37 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_9_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin reg_b0_Q_reg_10_/CK 
Endpoint:   reg_b0_Q_reg_10_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b0_Q_reg_10_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |      |            |          |       |  Time   |   Time   | 
     |---------------------+------+------------+----------+-------+---------+----------| 
     | CLK                 |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b0_Q_reg_10_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b0_Q_reg_10_/QN |  v   | reg_b0_n47 | DFFR_X1  | 0.064 |   0.064 |   13.508 | 
     | reg_b0_U24/B1       |  v   | reg_b0_n47 | OAI21_X1 | 0.000 |   0.064 |   13.508 | 
     | reg_b0_U24/ZN       |  ^   | reg_b0_n36 | OAI21_X1 | 0.026 |   0.090 |   13.533 | 
     | reg_b0_Q_reg_10_/D  |  ^   | reg_b0_n36 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                     |      |     |         |       |  Time   |   Time   | 
     |---------------------+------+-----+---------+-------+---------+----------| 
     | CLK                 |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b0_Q_reg_10_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin reg_a1_Q_reg_0_/CK 
Endpoint:   reg_a1_Q_reg_0_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_0_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_a1_Q_reg_0_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_a1_Q_reg_0_/QN |  ^   | reg_a1_n57 | DFFR_X1  | 0.067 |   0.066 |   13.510 | 
     | reg_a1_U4/B1       |  ^   | reg_a1_n57 | OAI21_X1 | 0.000 |   0.067 |   13.510 | 
     | reg_a1_U4/ZN       |  v   | reg_a1_n46 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_a1_Q_reg_0_/D  |  v   | reg_a1_n46 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_a1_Q_reg_0_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin reg_b1_Q_reg_2_/CK 
Endpoint:   reg_b1_Q_reg_2_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_2_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_2_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_2_/QN |  ^   | reg_b1_n55 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_b1_U8/B1       |  ^   | reg_b1_n55 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_b1_U8/ZN       |  v   | reg_b1_n44 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_b1_Q_reg_2_/D  |  v   | reg_b1_n44 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin reg_b1_Q_reg_10_/CK 
Endpoint:   reg_b1_Q_reg_10_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_10_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                     |      |            |          |       |  Time   |   Time   | 
     |---------------------+------+------------+----------+-------+---------+----------| 
     | CLK                 |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_10_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_10_/QN |  v   | reg_b1_n47 | DFFR_X1  | 0.065 |   0.065 |   13.508 | 
     | reg_b1_U24/B1       |  v   | reg_b1_n47 | OAI21_X1 | 0.000 |   0.065 |   13.508 | 
     | reg_b1_U24/ZN       |  ^   | reg_b1_n36 | OAI21_X1 | 0.025 |   0.090 |   13.534 | 
     | reg_b1_Q_reg_10_/D  |  ^   | reg_b1_n36 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                     |      |     |         |       |  Time   |   Time   | 
     |---------------------+------+-----+---------+-------+---------+----------| 
     | CLK                 |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_10_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin reg_b1_Q_reg_3_/CK 
Endpoint:   reg_b1_Q_reg_3_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_3_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_3_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_3_/QN |  v   | reg_b1_n54 | DFFR_X1  | 0.065 |   0.065 |   13.508 | 
     | reg_b1_U10/B1      |  v   | reg_b1_n54 | OAI21_X1 | 0.000 |   0.065 |   13.508 | 
     | reg_b1_U10/ZN      |  ^   | reg_b1_n43 | OAI21_X1 | 0.025 |   0.090 |   13.534 | 
     | reg_b1_Q_reg_3_/D  |  ^   | reg_b1_n43 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_3_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin reg_b1_Q_reg_8_/CK 
Endpoint:   reg_b1_Q_reg_8_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_8_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_8_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_8_/QN |  ^   | reg_b1_n49 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_b1_U20/B1      |  ^   | reg_b1_n49 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_b1_U20/ZN      |  v   | reg_b1_n38 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_b1_Q_reg_8_/D  |  v   | reg_b1_n38 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_8_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin reg_b1_Q_reg_6_/CK 
Endpoint:   reg_b1_Q_reg_6_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_6_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b1_Q_reg_6_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b1_Q_reg_6_/QN |  ^   | reg_b1_n51 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_b1_U16/B1      |  ^   | reg_b1_n51 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_b1_U16/ZN      |  v   | reg_b1_n40 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_b1_Q_reg_6_/D  |  v   | reg_b1_n40 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b1_Q_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin reg_b0_Q_reg_9_/CK 
Endpoint:   reg_b0_Q_reg_9_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b0_Q_reg_9_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.443 | 
     | reg_b0_Q_reg_9_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.443 | 
     | reg_b0_Q_reg_9_/QN |  v   | reg_b0_n48 | DFFR_X1  | 0.065 |   0.065 |   13.508 | 
     | reg_b0_U22/B1      |  v   | reg_b0_n48 | OAI21_X1 | 0.000 |   0.065 |   13.508 | 
     | reg_b0_U22/ZN      |  ^   | reg_b0_n37 | OAI21_X1 | 0.025 |   0.090 |   13.534 | 
     | reg_b0_Q_reg_9_/D  |  ^   | reg_b0_n37 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.443 | 
     | reg_b0_Q_reg_9_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.443 | 
     +------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin reg_a1_Q_reg_6_/CK 
Endpoint:   reg_a1_Q_reg_6_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_6_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_a1_Q_reg_6_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_a1_Q_reg_6_/QN |  ^   | reg_a1_n51 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_a1_U16/B1      |  ^   | reg_a1_n51 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_a1_U16/ZN      |  v   | reg_a1_n40 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_a1_Q_reg_6_/D  |  v   | reg_a1_n40 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_a1_Q_reg_6_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin reg_b1_Q_reg_4_/CK 
Endpoint:   reg_b1_Q_reg_4_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_4_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_b1_Q_reg_4_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_b1_Q_reg_4_/QN |  ^   | reg_b1_n53 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_b1_U12/B1      |  ^   | reg_b1_n53 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_b1_U12/ZN      |  v   | reg_b1_n42 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_b1_Q_reg_4_/D  |  v   | reg_b1_n42 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_b1_Q_reg_4_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin reg_a1_Q_reg_2_/CK 
Endpoint:   reg_a1_Q_reg_2_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_2_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_a1_Q_reg_2_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_a1_Q_reg_2_/QN |  v   | reg_a1_n55 | DFFR_X1  | 0.064 |   0.064 |   13.508 | 
     | reg_a1_U8/B1       |  v   | reg_a1_n55 | OAI21_X1 | 0.000 |   0.065 |   13.508 | 
     | reg_a1_U8/ZN       |  ^   | reg_a1_n44 | OAI21_X1 | 0.025 |   0.090 |   13.534 | 
     | reg_a1_Q_reg_2_/D  |  ^   | reg_a1_n44 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_a1_Q_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin reg_b1_Q_reg_5_/CK 
Endpoint:   reg_b1_Q_reg_5_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_5_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_b1_Q_reg_5_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_b1_Q_reg_5_/QN |  ^   | reg_b1_n52 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_b1_U14/B1      |  ^   | reg_b1_n52 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_b1_U14/ZN      |  v   | reg_b1_n41 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_b1_Q_reg_5_/D  |  v   | reg_b1_n41 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_b1_Q_reg_5_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin reg_DIN_Q_reg_10_/CK 
Endpoint:   reg_DIN_Q_reg_10_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_DIN_Q_reg_10_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.535
- Arrival Time                  0.091
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin          | Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                      |      |             |          |       |  Time   |   Time   | 
     |----------------------+------+-------------+----------+-------+---------+----------| 
     | CLK                  |  ^   | CLK         |          |       |   0.000 |   13.444 | 
     | reg_DIN_Q_reg_10_/CK |  ^   | CLK         | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_DIN_Q_reg_10_/QN |  v   | reg_DIN_n22 | DFFR_X1  | 0.065 |   0.065 |   13.508 | 
     | reg_DIN_U24/B1       |  v   | reg_DIN_n22 | OAI21_X1 | 0.000 |   0.065 |   13.509 | 
     | reg_DIN_U24/ZN       |  ^   | reg_DIN_n33 | OAI21_X1 | 0.026 |   0.091 |   13.535 | 
     | reg_DIN_Q_reg_10_/D  |  ^   | reg_DIN_n33 | DFFR_X1  | 0.000 |   0.091 |   13.535 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |         Pin          | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                      |      |     |         |       |  Time   |   Time   | 
     |----------------------+------+-----+---------+-------+---------+----------| 
     | CLK                  |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_DIN_Q_reg_10_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +--------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin reg_a1_Q_reg_1_/CK 
Endpoint:   reg_a1_Q_reg_1_/D  (v) checked with  leading edge of 'CLK'
Beginpoint: reg_a1_Q_reg_1_/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.523
- Arrival Time                  0.079
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_a1_Q_reg_1_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_a1_Q_reg_1_/QN |  ^   | reg_a1_n56 | DFFR_X1  | 0.066 |   0.066 |   13.510 | 
     | reg_a1_U6/B1       |  ^   | reg_a1_n56 | OAI21_X1 | 0.000 |   0.066 |   13.510 | 
     | reg_a1_U6/ZN       |  v   | reg_a1_n45 | OAI21_X1 | 0.013 |   0.079 |   13.523 | 
     | reg_a1_Q_reg_1_/D  |  v   | reg_a1_n45 | DFFR_X1  | 0.000 |   0.079 |   13.523 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_a1_Q_reg_1_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin reg_b1_Q_reg_7_/CK 
Endpoint:   reg_b1_Q_reg_7_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b1_Q_reg_7_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.534
- Arrival Time                  0.090
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_b1_Q_reg_7_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_b1_Q_reg_7_/QN |  v   | reg_b1_n50 | DFFR_X1  | 0.064 |   0.064 |   13.508 | 
     | reg_b1_U18/B1      |  v   | reg_b1_n50 | OAI21_X1 | 0.000 |   0.065 |   13.508 | 
     | reg_b1_U18/ZN      |  ^   | reg_b1_n39 | OAI21_X1 | 0.025 |   0.090 |   13.534 | 
     | reg_b1_Q_reg_7_/D  |  ^   | reg_b1_n39 | DFFR_X1  | 0.000 |   0.090 |   13.534 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_b1_Q_reg_7_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin reg_b0_Q_reg_8_/CK 
Endpoint:   reg_b0_Q_reg_8_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_b0_Q_reg_8_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.535
- Arrival Time                  0.091
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin         | Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |      |            |          |       |  Time   |   Time   | 
     |--------------------+------+------------+----------+-------+---------+----------| 
     | CLK                |  ^   | CLK        |          |       |   0.000 |   13.444 | 
     | reg_b0_Q_reg_8_/CK |  ^   | CLK        | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_b0_Q_reg_8_/QN |  v   | reg_b0_n49 | DFFR_X1  | 0.065 |   0.065 |   13.509 | 
     | reg_b0_U20/B1      |  v   | reg_b0_n49 | OAI21_X1 | 0.000 |   0.065 |   13.509 | 
     | reg_b0_U20/ZN      |  ^   | reg_b0_n38 | OAI21_X1 | 0.026 |   0.091 |   13.535 | 
     | reg_b0_Q_reg_8_/D  |  ^   | reg_b0_n38 | DFFR_X1  | 0.000 |   0.091 |   13.535 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                    |      |     |         |       |  Time   |   Time   | 
     |--------------------+------+-----+---------+-------+---------+----------| 
     | CLK                |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_b0_Q_reg_8_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin reg_DIN_Q_reg_2_/CK 
Endpoint:   reg_DIN_Q_reg_2_/D  (^) checked with  leading edge of 'CLK'
Beginpoint: reg_DIN_Q_reg_2_/QN (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: MyAnView
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                  13.640
- Uncertainty                   0.070
= Required Time                13.535
- Arrival Time                  0.091
= Slack Time                   13.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |         Pin         | Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                     |      |             |          |       |  Time   |   Time   | 
     |---------------------+------+-------------+----------+-------+---------+----------| 
     | CLK                 |  ^   | CLK         |          |       |   0.000 |   13.444 | 
     | reg_DIN_Q_reg_2_/CK |  ^   | CLK         | DFFR_X1  | 0.000 |   0.000 |   13.444 | 
     | reg_DIN_Q_reg_2_/QN |  v   | reg_DIN_n14 | DFFR_X1  | 0.064 |   0.064 |   13.508 | 
     | reg_DIN_U8/B1       |  v   | reg_DIN_n14 | OAI21_X1 | 0.000 |   0.064 |   13.508 | 
     | reg_DIN_U8/ZN       |  ^   | reg_DIN_n25 | OAI21_X1 | 0.026 |   0.090 |   13.535 | 
     | reg_DIN_Q_reg_2_/D  |  ^   | reg_DIN_n25 | DFFR_X1  | 0.000 |   0.091 |   13.535 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Pin         | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                     |      |     |         |       |  Time   |   Time   | 
     |---------------------+------+-----+---------+-------+---------+----------| 
     | CLK                 |  ^   | CLK |         |       |   0.000 |  -13.444 | 
     | reg_DIN_Q_reg_2_/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |  -13.444 | 
     +-------------------------------------------------------------------------+ 

