

================================================================
== Vitis HLS Report for 'dut_Pipeline_Clear_loop'
================================================================
* Date:           Sun Nov 13 17:17:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.396 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3536|     3536|  11.775 us|  11.775 us|  3536|  3536|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_loop  |     3534|     3534|         1|          1|          1|  3534|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln169_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln169"   --->   Operation 5 'read' 'zext_ln169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %i_2"   --->   Operation 6 'read' 'i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idxprom52_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %idxprom52"   --->   Operation 7 'read' 'idxprom52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln169_cast = zext i12 %zext_ln169_read"   --->   Operation 8 'zext' 'zext_ln169_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idxprom52_cast = zext i12 %idxprom52_read"   --->   Operation 9 'zext' 'idxprom52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body35"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i12 %j" [top.cpp:173]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%travel_addr = getelementptr i1 %travel, i64 0, i64 %idxprom52_cast"   --->   Operation 13 'getelementptr' 'travel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sigma_array_addr = getelementptr i32 %sigma_array, i64 0, i64 %idxprom52_cast"   --->   Operation 14 'getelementptr' 'sigma_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dist_array_addr = getelementptr i16 %dist_array, i64 0, i64 %idxprom52_cast"   --->   Operation 15 'getelementptr' 'dist_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.62ns)   --->   "%icmp_ln173 = icmp_eq  i12 %j_2, i12 3534" [top.cpp:173]   --->   Operation 16 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3534, i64 3534, i64 3534"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.74ns)   --->   "%add_ln173 = add i12 %j_2, i12 1" [top.cpp:173]   --->   Operation 18 'add' 'add_ln173' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.body35.split, void %for.body77.preheader.exitStub" [top.cpp:173]   --->   Operation 19 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i12 %j_2" [top.cpp:173]   --->   Operation 20 'zext' 'zext_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [top.cpp:175]   --->   Operation 21 'specpipeline' 'specpipeline_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [top.cpp:173]   --->   Operation 22 'specloopname' 'specloopname_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%s_array_addr = getelementptr i16 %s_array, i64 0, i64 %zext_ln173" [top.cpp:185]   --->   Operation 23 'getelementptr' 's_array_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%store_ln185 = store i16 65535, i12 %s_array_addr" [top.cpp:185]   --->   Operation 24 'store' 'store_ln185' <Predicate = (!icmp_ln173)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_index_array_addr = getelementptr i8 %p_index_array, i64 0, i64 %zext_ln173" [top.cpp:186]   --->   Operation 25 'getelementptr' 'p_index_array_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%store_ln186 = store i8 0, i12 %p_index_array_addr" [top.cpp:186]   --->   Operation 26 'store' 'store_ln186' <Predicate = (!icmp_ln173)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%delta_array_addr = getelementptr i32 %delta_array, i64 0, i64 %zext_ln173" [top.cpp:187]   --->   Operation 27 'getelementptr' 'delta_array_addr' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.64ns)   --->   "%store_ln187 = store i32 0, i12 %delta_array_addr" [top.cpp:187]   --->   Operation 28 'store' 'store_ln187' <Predicate = (!icmp_ln173)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_1 : Operation 29 [1/1] (0.62ns)   --->   "%icmp_ln189 = icmp_eq  i12 %j_2, i12 0" [top.cpp:189]   --->   Operation 29 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln173)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %if.else, void %if.then43" [top.cpp:189]   --->   Operation 30 'br' 'br_ln189' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%q_array_addr = getelementptr i16 %q_array, i64 0, i64 %zext_ln173" [top.cpp:193]   --->   Operation 31 'getelementptr' 'q_array_addr' <Predicate = (!icmp_ln173 & !icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln193 = store i16 65535, i12 %q_array_addr" [top.cpp:193]   --->   Operation 32 'store' 'store_ln193' <Predicate = (!icmp_ln173 & !icmp_ln189)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end48"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln173 & !icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln190 = store i16 %zext_ln169_cast, i16 0" [top.cpp:190]   --->   Operation 34 'store' 'store_ln190' <Predicate = (!icmp_ln173 & icmp_ln189)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln191 = br void %if.end48" [top.cpp:191]   --->   Operation 35 'br' 'br_ln191' <Predicate = (!icmp_ln173 & icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%icmp_ln195 = icmp_eq  i12 %j_2, i12 %i_2_read" [top.cpp:195]   --->   Operation 36 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln173)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %if.else58, void %if.then51" [top.cpp:195]   --->   Operation 37 'br' 'br_ln195' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dist_array_addr_1 = getelementptr i16 %dist_array, i64 0, i64 %zext_ln173" [top.cpp:201]   --->   Operation 38 'getelementptr' 'dist_array_addr_1' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln201 = store i16 65535, i12 %dist_array_addr_1" [top.cpp:201]   --->   Operation 39 'store' 'store_ln201' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sigma_array_addr_1 = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln173" [top.cpp:202]   --->   Operation 40 'getelementptr' 'sigma_array_addr_1' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.64ns)   --->   "%store_ln202 = store i32 0, i12 %sigma_array_addr_1" [top.cpp:202]   --->   Operation 41 'store' 'store_ln202' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%travel_addr_1 = getelementptr i1 %travel, i64 0, i64 %zext_ln173" [top.cpp:203]   --->   Operation 42 'getelementptr' 'travel_addr_1' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.20ns)   --->   "%store_ln203 = store i1 0, i12 %travel_addr_1" [top.cpp:203]   --->   Operation 43 'store' 'store_ln203' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln173 & !icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln196 = store i16 0, i12 %dist_array_addr" [top.cpp:196]   --->   Operation 45 'store' 'store_ln196' <Predicate = (!icmp_ln173 & icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_1 : Operation 46 [1/1] (1.64ns)   --->   "%store_ln197 = store i32 1, i12 %sigma_array_addr" [top.cpp:197]   --->   Operation 46 'store' 'store_ln197' <Predicate = (!icmp_ln173 & icmp_ln195)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_1 : Operation 47 [1/1] (1.20ns)   --->   "%store_ln198 = store i1 1, i12 %travel_addr" [top.cpp:198]   --->   Operation 47 'store' 'store_ln198' <Predicate = (!icmp_ln173 & icmp_ln195)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.inc66" [top.cpp:199]   --->   Operation 48 'br' 'br_ln199' <Predicate = (!icmp_ln173 & icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln173 = store i12 %add_ln173, i12 %j" [top.cpp:173]   --->   Operation 49 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.body35" [top.cpp:173]   --->   Operation 50 'br' 'br_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	'getelementptr' operation ('sigma_array_addr') [22]  (0 ns)
	'store' operation ('store_ln197', top.cpp:197) of constant 1 on array 'sigma_array' [60]  (1.65 ns)
	blocking operation 0.751 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
