T_1 F_1 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn 0 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn 0 ;\r\nreturn V_3 & 0x0008 ? 1 : 0 ;\r\n}\r\nint F_4 ( struct V_1 * V_1 , int V_7 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn 0 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn 0 ;\r\nif ( V_7 )\r\nV_3 |= V_8 ;\r\nelse\r\nV_3 &= ~ V_8 ;\r\nif ( F_5 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\nV_3 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nT_2 F_6 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn 0xFFFF ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn 0xFFFF ;\r\nreturn V_3 ;\r\n}\r\nint F_7 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nint V_9 = 0 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn 0 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn 0 ;\r\nif ( V_3 & V_10 ) {\r\nif ( F_5 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\nV_3 ) )\r\nV_9 = 0 ;\r\nelse\r\nV_9 = 1 ;\r\n}\r\nreturn V_9 ;\r\n}\r\nint F_8 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nint V_11 = 0 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn 0 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn 0 ;\r\nif ( V_3 & V_12 )\r\nV_11 = 1 ;\r\nreturn V_11 ;\r\n}\r\nint F_9 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn - V_13 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn - V_13 ;\r\nif ( V_3 & V_12 ) {\r\nif ( F_5 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\nV_3 ) )\r\nreturn - V_13 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_10 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn - V_13 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn - V_13 ;\r\nif ( ( V_3 & V_8 ) != V_8 ) {\r\nV_3 |= V_8 ;\r\nif ( F_5 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\nV_3 ) ) {\r\nF_11 ( L_1 ,\r\nF_12 ( V_1 -> V_14 ) ) ;\r\nreturn - V_13 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint F_13 ( struct V_1 * V_1 )\r\n{\r\nint V_2 ;\r\nT_2 V_3 ;\r\nV_2 = F_2 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_6 ) ;\r\nif ( ! V_2 )\r\nreturn - V_13 ;\r\nif ( F_3 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\n& V_3 ) )\r\nreturn - V_13 ;\r\nif ( V_3 & V_8 ) {\r\nV_3 &= ~ V_8 ;\r\nif ( F_5 ( V_1 -> V_4 ,\r\nV_1 -> V_5 ,\r\nV_2 + 2 ,\r\nV_3 ) ) {\r\nF_11 ( L_2 ,\r\nF_12 ( V_1 -> V_14 ) ) ;\r\nreturn - V_13 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint T_3 F_14 ( struct V_1 * V_1 )\r\n{\r\nstruct V_15 * V_16 ;\r\nstruct V_17 * V_18 ;\r\nF_15 ( L_3 , V_19 ) ;\r\nif ( V_1 -> V_16 == NULL ) {\r\nF_15 ( L_4 ,\r\nV_1 -> V_4 -> V_20 , F_16 ( V_1 -> V_5 ) , F_17 ( V_1 -> V_5 ) ) ;\r\nV_1 -> V_16 = F_18 ( V_1 -> V_4 , V_1 -> V_5 ) ;\r\n}\r\nif ( V_1 -> V_16 == NULL ) {\r\nint V_21 ;\r\nF_15 ( L_5 ) ;\r\nV_21 = F_19 ( V_1 -> V_4 , V_1 -> V_5 ) ;\r\nF_15 ( L_6 , V_19 , V_21 ) ;\r\nV_1 -> V_16 = F_18 ( V_1 -> V_4 , V_1 -> V_5 ) ;\r\nif ( V_1 -> V_16 == NULL ) {\r\nF_11 ( L_7 , V_1 -> V_20 ) ;\r\nreturn - V_13 ;\r\n}\r\n}\r\nV_18 = V_1 -> V_16 -> V_4 ;\r\nF_20 (dev, &parent->devices, bus_list)\r\nif ( F_16 ( V_16 -> V_5 ) != F_16 ( V_1 -> V_5 ) )\r\ncontinue;\r\nif ( ( V_16 -> V_22 == V_23 ) ||\r\n( V_16 -> V_22 == V_24 ) )\r\nF_21 ( V_16 ) ;\r\nF_22 ( V_18 -> V_25 ) ;\r\nF_23 ( V_18 ) ;\r\nF_15 ( L_8 , V_19 ) ;\r\nreturn 0 ;\r\n}\r\nint F_24 ( struct V_1 * V_1 )\r\n{\r\nstruct V_15 * V_16 , * V_26 ;\r\nF_15 ( L_3 , V_19 ) ;\r\nif ( ! V_1 -> V_16 ) {\r\nF_11 ( L_9 , V_1 -> V_20 ) ;\r\nreturn - V_13 ;\r\n}\r\nF_25 (dev, temp, &slot->bus->devices, bus_list) {\r\nif ( F_16 ( V_16 -> V_5 ) != F_16 ( V_1 -> V_5 ) )\r\ncontinue;\r\nF_26 ( V_16 ) ;\r\nF_27 ( V_16 ) ;\r\nF_28 ( V_16 ) ;\r\n}\r\nF_28 ( V_1 -> V_16 ) ;\r\nV_1 -> V_16 = NULL ;\r\nF_15 ( L_8 , V_19 ) ;\r\nreturn 0 ;\r\n}
