static int\r\nF_1 ( struct V_1 * V_2 , unsigned int V_3 ,\r\nint V_4 , int V_5 , T_1 * V_6 )\r\n{\r\nstruct V_7 * V_8 = F_2 ( V_2 ) ;\r\nT_1 V_9 ;\r\nif ( V_10 . V_11 )\r\nif ( V_10 . V_11 ( V_8 , V_2 -> V_12 , V_3 ) )\r\nreturn V_13 ;\r\nF_3 ( V_8 -> V_14 ,\r\n( 1 << 31 ) |\r\n( V_2 -> V_12 << 16 ) |\r\n( V_3 << 8 ) |\r\n( V_4 & 0xfc ) ) ;\r\nF_4 () ;\r\n#if F_5 ( V_15 )\r\nif ( V_2 -> V_12 ) {\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nV_9 = F_6 ( ( ( V_16 V_17 * ) V_8 -> V_18 ) +\r\n( V_4 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_9 = F_7 ( ( ( V_19 V_17 * ) V_8 -> V_18 ) +\r\n( ( V_4 >> 1 ) & 1 ) ) ;\r\nbreak;\r\ndefault:\r\nV_9 = F_7 ( ( V_19 V_17 * ) V_8 -> V_18 ) |\r\n( F_7 ( ( ( V_19 V_17 * ) V_8 -> V_18 ) + 1 ) << 16 ) ;\r\nbreak;\r\n}\r\n}\r\nelse\r\n#endif\r\n{\r\nV_9 = F_8 ( V_8 -> V_18 ) ;\r\nif ( V_5 != 4 ) {\r\nV_9 >>= ( ( V_4 & 0x3 ) << 3 ) ;\r\nV_9 &= 0xffffffff >> ( 32 - ( V_5 << 3 ) ) ;\r\n}\r\n}\r\n* V_6 = V_9 ;\r\nF_3 ( V_8 -> V_14 , 0 ) ;\r\nF_4 () ;\r\nreturn V_20 ;\r\n}\r\nstatic int\r\nF_9 ( struct V_1 * V_2 , unsigned int V_3 ,\r\nint V_4 , int V_5 , T_1 V_6 )\r\n{\r\nstruct V_7 * V_8 = F_2 ( V_2 ) ;\r\nT_1 V_9 , V_21 ;\r\nif ( V_10 . V_11 )\r\nif ( V_10 . V_11 ( V_8 , V_2 -> V_12 , V_3 ) )\r\nreturn V_13 ;\r\nF_3 ( V_8 -> V_14 ,\r\n( 1 << 31 ) |\r\n( V_2 -> V_12 << 16 ) |\r\n( V_3 << 8 ) |\r\n( V_4 & 0xfc ) ) ;\r\nF_4 () ;\r\n#if F_5 ( V_15 )\r\nif ( V_2 -> V_12 ) {\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nF_10 ( ( ( V_16 V_17 * ) V_8 -> V_18 ) +\r\n( V_4 & 3 ) , V_6 ) ;\r\nbreak;\r\ncase 2 :\r\nF_11 ( ( ( V_19 V_17 * ) V_8 -> V_18 ) +\r\n( ( V_4 >> 1 ) & 1 ) , V_6 ) ;\r\nbreak;\r\ndefault:\r\nF_11 ( ( V_19 V_17 * ) V_8 -> V_18 ,\r\n( V_19 ) V_6 ) ;\r\nF_11 ( ( ( V_19 V_17 * ) V_8 -> V_18 ) + 1 ,\r\n( V_19 ) ( V_6 >> 16 ) ) ;\r\nbreak;\r\n}\r\n}\r\nelse\r\n#endif\r\n{\r\nif ( V_5 != 4 ) {\r\nV_9 = F_8 ( V_8 -> V_18 ) ;\r\nV_4 = ( V_4 & 0x3 ) << 3 ;\r\nV_21 = ( 0xffffffff >> ( 32 - ( V_5 << 3 ) ) ) ;\r\nV_21 <<= V_4 ;\r\nV_9 &= ~ V_21 ;\r\nV_6 = V_9 | ( ( V_6 << V_4 ) & V_21 ) ;\r\n}\r\nF_12 ( V_8 -> V_18 , V_6 ) ;\r\n}\r\nF_4 () ;\r\nF_3 ( V_8 -> V_14 , 0 ) ;\r\nF_4 () ;\r\nreturn V_20 ;\r\n}\r\nstatic void T_2\r\nF_13 ( struct V_7 * V_8 ,\r\nstruct V_22 V_17 * V_23 , T_3 V_24 )\r\n{\r\nstruct V_25 * V_26 ;\r\nT_1 V_27 ;\r\nint V_28 = 0 , V_29 = 0 , V_30 = 0 ;\r\nF_14 ( L_1 , V_8 , V_23 ) ;\r\nV_8 -> V_14 = & V_23 -> V_31 ;\r\nV_8 -> V_18 = V_8 -> V_32 ;\r\nV_27 = F_15 ( & V_23 -> V_33 ) ;\r\nV_27 |= V_34 | V_35 ;\r\nF_3 ( & V_23 -> V_33 , V_27 ) ;\r\nV_26 = & V_8 -> V_36 [ 0 ] ;\r\nif ( V_26 -> V_37 ) {\r\nF_14 ( L_2\r\nL_3 ,\r\n( unsigned long long ) V_26 -> V_38 ,\r\n( unsigned long long ) V_26 -> V_39 ,\r\n( unsigned long long ) V_26 -> V_37 ) ;\r\nF_3 ( & V_23 -> V_40 ,\r\nF_16 ( V_26 -> V_38 , V_26 -> V_38 ,\r\nF_17 ( V_26 ) ) ) ;\r\nV_28 = V_41 | V_42 ;\r\nif ( V_26 -> V_37 & V_43 )\r\nV_28 |= V_44 ;\r\nelse\r\nV_28 |= V_45 ;\r\n}\r\nV_26 = & V_8 -> V_36 [ 1 ] ;\r\nif ( V_26 -> V_37 ) {\r\nF_14 ( L_4 ,\r\nV_26 -> V_38 , V_26 -> V_39 , V_26 -> V_37 ) ;\r\nF_3 ( & V_23 -> V_46 ,\r\nF_16 ( V_26 -> V_38 , V_26 -> V_38 ,\r\nF_17 ( V_26 ) ) ) ;\r\nV_29 = V_41 | V_42 ;\r\nif ( V_26 -> V_37 & V_43 )\r\nV_29 |= V_44 ;\r\nelse\r\nV_29 |= V_45 ;\r\n}\r\nV_26 = & V_8 -> V_47 ;\r\nif ( ! V_26 ) {\r\nF_18 ( V_48 L_5 , __FILE__ ) ;\r\nreturn;\r\n}\r\nF_14 ( L_6\r\nL_7 ,\r\n( unsigned long long ) V_26 -> V_38 ,\r\n( unsigned long long ) V_26 -> V_39 ,\r\n( unsigned long long ) V_26 -> V_37 , ( void * ) V_8 -> V_49 ) ;\r\nF_3 ( & V_23 -> V_50 ,\r\nF_16 ( V_8 -> V_49 ,\r\nV_26 -> V_38 ,\r\nF_17 ( V_26 ) ) ) ;\r\nV_30 = V_41 | V_51 ;\r\nF_3 ( & V_23 -> V_52 , F_19 ( V_28 , V_29 , V_30 ) ) ;\r\nV_24 &= 0xfffc0000 ;\r\nF_3 ( & V_23 -> V_53 , V_54 | V_24 ) ;\r\nF_3 ( & V_23 -> V_55 , V_56 | V_24 ) ;\r\nF_3 ( & V_23 -> V_57 , V_54 ) ;\r\nF_3 ( & V_23 -> V_58 , V_56 ) ;\r\nF_3 ( & V_23 -> V_59 , V_60 | V_61 ) ;\r\nV_27 = F_15 ( & V_23 -> V_62 ) ;\r\n#if 0\r\nout_be32(&pci_regs->gscr, tmp | MPC52xx_PCI_GSCR_PR);\r\nudelay(50);\r\n#endif\r\nF_3 ( & V_23 -> V_62 , V_27 & ~ V_63 ) ;\r\n}\r\nstatic void\r\nF_20 ( struct V_64 * V_65 )\r\n{\r\nint V_66 ;\r\nF_14 ( L_8 ,\r\nV_65 -> V_67 , V_65 -> V_68 ) ;\r\nfor ( V_66 = 0 ; V_66 < V_69 ; V_66 ++ ) {\r\nstruct V_25 * V_26 = & V_65 -> V_25 [ V_66 ] ;\r\nif ( V_26 -> V_39 > V_26 -> V_38 ) {\r\nV_26 -> V_39 -= V_26 -> V_38 ;\r\nV_26 -> V_38 = 0 ;\r\nV_26 -> V_37 |= V_70 ;\r\n}\r\n}\r\nif ( ( V_65 -> V_67 == V_71 ) &&\r\n( V_65 -> V_68 == V_72\r\n|| V_65 -> V_68 == V_73 ) ) {\r\nstruct V_25 * V_26 = & V_65 -> V_25 [ 1 ] ;\r\nV_26 -> V_38 = V_26 -> V_39 = V_26 -> V_37 = 0 ;\r\n}\r\n}\r\nint T_2\r\nF_21 ( struct V_74 * V_75 )\r\n{\r\nint V_5 ;\r\nstruct V_22 V_17 * V_23 ;\r\nstruct V_7 * V_8 ;\r\nconst int * V_76 ;\r\nstruct V_25 V_77 ;\r\nF_14 ( L_9 , V_75 -> V_78 ) ;\r\nF_22 ( V_79 ) ;\r\nif ( F_23 ( V_75 , 0 , & V_77 ) != 0 ) {\r\nF_18 ( V_48 L_10 , V_75 -> V_78 ) ;\r\nreturn - V_80 ;\r\n}\r\nV_76 = F_24 ( V_75 , L_11 , & V_5 ) ;\r\nif ( V_76 == NULL || V_5 < 2 * sizeof( int ) ) {\r\nF_18 ( V_81 L_12 ,\r\nV_75 -> V_78 ) ;\r\nV_76 = NULL ;\r\n}\r\nV_10 . V_82 = F_20 ;\r\nV_8 = F_25 ( V_75 ) ;\r\nif ( ! V_8 )\r\nreturn - V_83 ;\r\nV_8 -> V_84 = V_76 ? V_76 [ 0 ] : 0 ;\r\nV_8 -> V_85 = V_76 ? V_76 [ 1 ] : 0xff ;\r\nV_8 -> V_86 = & V_87 ;\r\nV_23 = F_26 ( V_77 . V_38 , F_17 ( & V_77 ) ) ;\r\nif ( ! V_23 )\r\nreturn - V_83 ;\r\nF_27 ( V_8 , V_75 , 1 ) ;\r\nF_13 ( V_8 , V_23 , V_77 . V_38 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_28 ( void )\r\n{\r\nstruct V_74 * V_88 ;\r\nV_88 = F_29 ( NULL , V_89 ) ;\r\nif ( ! V_88 )\r\nreturn;\r\nF_21 ( V_88 ) ;\r\nF_30 ( V_88 ) ;\r\n}
