Microchip MPLAB XC8 Compiler V2.40

Linker command line:

-W-3 --edf=D:\File Install MBLAB IDE\XC8\pic\dat\20220703182018_en.msgs -cn \
  -h+dist/default/production\UART_TX.X.production.sym \
  --cmf=dist/default/production\UART_TX.X.production.cmf -z -Q16F877A \
  -oC:\Users\levan\AppData\Local\Temp\xcAs9u4.4 --defsym=__MPLAB_BUILD=1 \
  --fixupoverflow=error -Mdist/default/production/UART_TX.X.production.map \
  --md=C:\Users\levan\AppData\Local\Temp\xcAs9u4.dat -E1 -ver=XC8 Compiler \
  --acfsm=1493 -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\levan\AppData\Local\Temp\xcAs9u4.o \
  dist/default/production\UART_TX.X.production.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\levan\AppData\Local\Temp\xcAs9u4.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        1        0       4
dist/default/production\UART_TX.X.production.o
                cinit                                11       11        E        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        1        0       4
                text12                              28E      28E       12      4BA       0
                text11                              2AE      2AE        C      4BA       0
                text10                              25D      25D       1E      4BA       0
                text9                               2CB      2CB        8      4BA       0
                text8                               1E7      1E7       33        8       0
                text7                               2BA      2BA        9      4BA       0
                text6                               27B      27B       13      4BA       0
                text5                               2A0      2A0        E      4BA       0
                text4                               21A      21A       22        8       0
                text3                               165      165       46        8       0
                text2                               1AB      1AB       3C        8       0
                text1                                1F       1F       DC        8       0
                maintext                             FB       FB       6A        8       0
                cstackBANK0                          20       20       36       20       1
                cstackCOMMON                         70       70        A       70       1
                clrtext                             2C3      2C3        8      4BA       0
                bssBANK1                             A0       A0       32       A0       1
                bssCOMMON                            7A       7A        1       70       1
                strings                             23C      23C       21      478       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11        E         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text12                              28E      28E       12         0
                text11                              2AE      2AE        C         0
                text10                              25D      25D       1E         0
                text9                               2CB      2CB        8         0
                text8                               1E7      1E7       33         0
                text7                               2BA      2BA        9         0
                text6                               27B      27B       13         0
                text5                               2A0      2A0        E         0
                text4                               21A      21A       22         0
                text3                               165      165       46         0
                text2                               1AB      1AB       3C         0
                text1                                1F       1F       DC         0
                maintext                             FB       FB       6A         0
                clrtext                             2C3      2C3        8         0

        CLASS   STRCODE        

        CLASS   STRING         
                strings                             23C      23C       21         0

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        A         1
                bssCOMMON                            7A       7A        1         1

        CLASS   BANK0          
                cstackBANK0                          20       20       36         1

        CLASS   BANK1          
                bssBANK1                             A0       A0       32         1

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000238  00023C         8       0  CODE        2
                cstackBANK0                    000020  000036  000056        20       1  BANK0       1
                cstackCOMMON                   000070  00000B  00007B        70       1  COMMON      1
                bssBANK1                       0000A0  000032  0000D2        A0       1  BANK1       1
                strings                        00023C  000021  00025D       478       0  STRING      2
                text10                         00025D  000076  0002D3       4BA       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0056-006F             1A           1
        BANK1            00D2-00EF             1E           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         02D3-1FFF            800
        COMMON           007B-007D              3           1
        CONST            0003-0003              1           2
                         02D3-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         02D3-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0056-006F             1A           1
                         00D2-00EF             1E
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STRCODE          0003-0003              1           2
                         02D3-1FFF           1D2D
        STRING           0003-0003              1           2
                         02D3-1FFF            100

                                  Symbol Table

?___lwdiv                     cstackBANK0  0020
?___lwmod                     cstackBANK0  0028
?_sprintf                     cstackBANK0  002E
ClearRX_Buffer@i              cstackCOMMON 0071
HandleData@RX                 cstackCOMMON 0074
UART_Transmit@c               cstackBANK0  0020
UART_Transmit_Text@i          cstackBANK0  0022
UART_Transmit_Text@str        cstackBANK0  0023
_ADCON0                       (abs)        001F
_ADCON1                       (abs)        009F
_ADRESH                       (abs)        001E
_ADRESL                       (abs)        009E
_CREN                         (abs)        00C4
_ClearRX_Buffer               text12       028E
_GO_nDONE                     (abs)        00FA
_HandleData                   text9        02CB
_INTCONbits                   (abs)        000B
_IO_Init                      text7        02BA
_PORTB                        (abs)        0006
_RCIE                         (abs)        0465
_RCIF                         (abs)        0065
_RCREG                        (abs)        001A
_RX_Buffer                    bssBANK1     00A0
_SPBRG                        (abs)        0099
_SPEN                         (abs)        00C7
_TRISA                        (abs)        0085
_TRISB                        (abs)        0086
_TRISCbits                    (abs)        0087
_TRMT                         (abs)        04C1
_TXEN                         (abs)        04C5
_TXREG                        (abs)        0019
_UART_Init                    text6        027B
_UART_Transmit                text5        02A0
_UART_Transmit_Text           text4        021A
__Habs1                       abs1         0000
__Hbank0                      bank0        0000
__Hbank1                      bank1        0000
__Hbank2                      bank2        0000
__Hbank3                      bank3        0000
__HbssBANK1                   bssBANK1     0000
__HbssCOMMON                  bssCOMMON    0000
__Hcinit                      cinit        001F
__Hclrtext                    clrtext      0000
__Hcode                       code         0000
__Hcommon                     common       0000
__Hconfig                     config       2008
__HcstackBANK0                cstackBANK0  0000
__HcstackCOMMON               cstackCOMMON 0000
__Heeprom_data                eeprom_data  0000
__Hend_init                   end_init     0011
__Hfunctab                    functab      0000
__Hinit                       init         000E
__Hintentry                   intentry     000E
__Hmaintext                   maintext     0000
__Hpowerup                    powerup      0000
__Hram                        ram          0000
__Hreset_vec                  reset_vec    0003
__Hsfr0                       sfr0         0000
__Hsfr1                       sfr1         0000
__Hsfr2                       sfr2         0000
__Hsfr3                       sfr3         0000
__Hspace_0                    (abs)        02D3
__Hspace_1                    (abs)        00D2
__Hspace_2                    (abs)        0000
__Hspace_3                    (abs)        0000
__Hspace_4                    (abs)        400F
__Hstack                      stack        0000
__Hstrings                    strings      0000
__Htext                       text         0000
__Labs1                       abs1         0000
__Lbank0                      bank0        0000
__Lbank1                      bank1        0000
__Lbank2                      bank2        0000
__Lbank3                      bank3        0000
__LbssBANK1                   bssBANK1     0000
__LbssCOMMON                  bssCOMMON    0000
__Lcinit                      cinit        0011
__Lclrtext                    clrtext      0000
__Lcode                       code         0000
__Lcommon                     common       0000
__Lconfig                     config       0000
__LcstackBANK0                cstackBANK0  0000
__LcstackCOMMON               cstackCOMMON 0000
__Leeprom_data                eeprom_data  0000
__Lend_init                   end_init     000E
__Lfunctab                    functab      0000
__Linit                       init         000E
__Lintentry                   intentry     0004
__Lmaintext                   maintext     0000
__Lpowerup                    powerup      0000
__Lram                        ram          0000
__Lreset_vec                  reset_vec    0000
__Lsfr0                       sfr0         0000
__Lsfr1                       sfr1         0000
__Lsfr2                       sfr2         0000
__Lsfr3                       sfr3         0000
__Lspace_0                    (abs)        0000
__Lspace_1                    (abs)        0000
__Lspace_2                    (abs)        0000
__Lspace_3                    (abs)        0000
__Lspace_4                    (abs)        0000
__Lstack                      stack        0000
__Lstrings                    strings      0000
__Ltext                       text         0000
__S0                          (abs)        02D3
__S1                          (abs)        00D2
__S3                          (abs)        0000
___int_sp                     stack        0000
___latbits                    (abs)        0002
___lwdiv                      text3        0165
___lwdiv@counter              cstackBANK0  0027
___lwdiv@dividend             cstackBANK0  0022
___lwdiv@divisor              cstackBANK0  0020
___lwdiv@quotient             cstackBANK0  0025
___lwmod                      text2        01AB
___lwmod@counter              cstackBANK0  002D
___lwmod@dividend             cstackBANK0  002A
___lwmod@divisor              cstackBANK0  0028
___sp                         stack        0000
___stackhi                    (abs)        0000
___stacklo                    (abs)        0000
__end_of_ClearRX_Buffer       text12       02A0
__end_of_HandleData           text9        02D3
__end_of_IO_Init              text7        02C3
__end_of_UART_Init            text6        028E
__end_of_UART_Transmit        text5        02AE
__end_of_UART_Transmit_Text   text4        023C
__end_of___lwdiv              text3        01AB
__end_of___lwmod              text2        01E7
__end_of__initialization      cinit        001B
__end_of__stringtab           strings      0242
__end_of_dpowers              strings      024C
__end_of_isr1                 text8        021A
__end_of_main                 maintext     0165
__end_of_sprintf              text1        00FB
__end_ofi1_UART_Transmit      text11       02BA
__end_ofi1_UART_Transmit_Text text10       027B
__initialization              cinit        0011
__pbssBANK1                   bssBANK1     00A0
__pbssCOMMON                  bssCOMMON    007A
__pcstackBANK0                cstackBANK0  0020
__pcstackCOMMON               cstackCOMMON 0070
__pintentry                   intentry     0004
__pmaintext                   maintext     00FB
__pstrings                    strings      023C
__ptext1                      text1        001F
__ptext10                     text10       025D
__ptext11                     text11       02AE
__ptext12                     text12       028E
__ptext2                      text2        01AB
__ptext3                      text3        0165
__ptext4                      text4        021A
__ptext5                      text5        02A0
__ptext6                      text6        027B
__ptext7                      text7        02BA
__ptext8                      text8        01E7
__ptext9                      text9        02CB
__stringbase                  strings      0241
__stringtab                   strings      023C
_dpowers                      strings      0242
_isr1                         text8        01E7
_main                         maintext     00FB
_rx_index                     bssCOMMON    007A
_sprintf                      text1        001F
btemp                         (abs)        007E
clear_ram0                    clrtext      02C3
end_of_initialization         cinit        001B
i1UART_Transmit@c             cstackCOMMON 0070
i1UART_Transmit_Text@i        cstackCOMMON 0073
i1UART_Transmit_Text@str      cstackCOMMON 0072
i1_UART_Transmit              text11       02AE
i1_UART_Transmit_Text         text10       025D
interrupt_function            intentry     0004
intlevel0                     functab      0000
intlevel1                     functab      0000
intlevel2                     functab      0000
intlevel3                     functab      0000
intlevel4                     functab      0000
intlevel5                     functab      0000
isr1@ReceivedData             cstackCOMMON 0079
main@adc                      cstackBANK0  0054
main@channel                  cstackBANK0  0052
main@text                     cstackBANK0  003E
reset_vec                     reset_vec    0000
saved_w                       (abs)        007E
sprintf@ap                    cstackBANK0  0034
sprintf@c                     cstackBANK0  003A
sprintf@f                     cstackBANK0  002E
sprintf@flag                  cstackBANK0  0035
sprintf@prec                  cstackBANK0  0036
sprintf@sp                    cstackBANK0  0039
sprintf@val                   cstackBANK0  0037
start                         init         000E
start_initialization          cinit        0011
wtemp0                        (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
newmain.c
		_UART_Init     		CODE           	027B	0000	19
		_main          		CODE           	00FB	0000	106
		_HandleData    		CODE           	02CB	0000	8
		_ClearRX_Buffer		CODE           	028E	0000	18
		_UART_Transmit_Text		CODE           	021A	0000	34
		_IO_Init       		CODE           	02BA	0000	9
		_isr1          		CODE           	01E7	0000	51
		_UART_Transmit 		CODE           	02A0	0000	14

newmain.c estimated size: 259

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwmod.c
		___lwmod       		CODE           	01AB	0000	60

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwmod.c estimated size: 60

shared
		__stringtab    		STRING         	023C	0000	6
		_dpowers       		STRING         	0242	0000	10
		__initialization		CODE           	0011	0000	10
		i1_UART_Transmit_Text		CODE           	025D	0000	30
		i1_UART_Transmit		CODE           	02AE	0000	12

shared estimated size: 68

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\doprnt.c
		_sprintf       		CODE           	001F	0000	220

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\doprnt.c estimated size: 220

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwdiv.c
		___lwdiv       		CODE           	0165	0000	70

D:\File Install MBLAB IDE\XC8\pic\sources\c90\common\lwdiv.c estimated size: 70

