# Weekly Progress Report - Week 02
**Date:** 14.11.2025

## What have done this week:
    1. Basic definition of an ASIC and its operating principle
    2. Familiarity with various hardware description languages (HDLs) 
        Verilog
        SystemVerilog
        VHDL
    3. What is a testbench?

## Challenge & Blocking points
    None
    
## Plan for the Next Week:
    1. Write some simple & basic modules or operators with Verilog
    2. Understanding the concept of design flow