{
  "TARGET" : "verilog",
  "TOP_NAME" : "TestAccel",
  "BUILD_NAME" : "build",
  "USE_TRACE" : "OFF",
  "TRACE_NAME" : "trace"
}
