[2025-09-16 21:13:24] START suite=cs trace=classification_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3560168 heartbeat IPC: 2.809 cumulative IPC: 2.809 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5698772 heartbeat IPC: 4.676 cumulative IPC: 3.51 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5698772 cumulative IPC: 3.51 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5698772 cumulative IPC: 3.51 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17715701 heartbeat IPC: 0.8322 cumulative IPC: 0.8322 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 30504957 heartbeat IPC: 0.7819 cumulative IPC: 0.8063 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 44185777 heartbeat IPC: 0.731 cumulative IPC: 0.7795 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 58489359 heartbeat IPC: 0.6991 cumulative IPC: 0.7577 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 73565530 heartbeat IPC: 0.6633 cumulative IPC: 0.7367 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 85820048 heartbeat IPC: 0.816 cumulative IPC: 0.7489 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 101446196 heartbeat IPC: 0.64 cumulative IPC: 0.7311 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 115530964 heartbeat IPC: 0.71 cumulative IPC: 0.7284 (Simulation time: 00 hr 11 min 33 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 131599632 heartbeat IPC: 0.6223 cumulative IPC: 0.7148 (Simulation time: 00 hr 13 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 141715470 cumulative IPC: 0.7056 (Simulation time: 00 hr 14 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 141715470 cumulative IPC: 0.7056 (Simulation time: 00 hr 14 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7056 instructions: 100000000 cycles: 141715470
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00392 Average ROB Occupancy at Mispredict: 4.85e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00163
BRANCH_INDIRECT: 0.0017
BRANCH_CONDITIONAL: 0.00059
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 422705
LQ_STALL: 8538
SQ_STALL: 201819


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 250.33795
REPLAY_LOAD: 90.83389
NON_REPLAY_LOAD: 14.431053

== Total ==
ADDR_TRANS: 90372
REPLAY_LOAD: 81478
NON_REPLAY_LOAD: 250855

== Counts ==
ADDR_TRANS: 361
REPLAY_LOAD: 897
NON_REPLAY_LOAD: 17383

cpu0->cpu0_STLB TOTAL        ACCESS:     672518 HIT:     487677 MISS:     184841 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     672518 HIT:     487677 MISS:     184841 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 151 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1271744 HIT:     373630 MISS:     898114 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     726153 HIT:     175473 MISS:     550680 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      61299 HIT:      39261 MISS:      22038 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      77637 HIT:      77404 MISS:        233 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     406655 HIT:      81492 MISS:     325163 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 73.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6399915 HIT:    6387199 MISS:      12716 MSHR_MERGE:       4472
cpu0->cpu0_L1I LOAD         ACCESS:    6399915 HIT:    6387199 MISS:      12716 MSHR_MERGE:       4472
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 98.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11480775 HIT:    9981521 MISS:    1499254 MSHR_MERGE:     313391
cpu0->cpu0_L1D LOAD         ACCESS:    9396395 HIT:    8514300 MISS:     882095 MSHR_MERGE:     164186
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1654771 HIT:    1444675 MISS:     210096 MSHR_MERGE:     148797
cpu0->cpu0_L1D TRANSLATION  ACCESS:     429609 HIT:      22546 MISS:     407063 MSHR_MERGE:        408
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5242943 HIT:    5239450 MISS:       3493 MSHR_MERGE:       2128
cpu0->cpu0_ITLB LOAD         ACCESS:    5242943 HIT:    5239450 MISS:       3493 MSHR_MERGE:       2128
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 190.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11005582 HIT:   10107406 MISS:     898176 MSHR_MERGE:     227023
cpu0->cpu0_DTLB LOAD         ACCESS:   11005582 HIT:   10107406 MISS:     898176 MSHR_MERGE:     227023
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 45.41 cycles
cpu0->LLC TOTAL        ACCESS:     928033 HIT:     390293 MISS:     537740 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     550679 HIT:     217462 MISS:     333217 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      22038 HIT:         90 MISS:      21948 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      30153 HIT:      30020 MISS:        133 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     325163 HIT:     142721 MISS:     182442 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.47 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11816
  ROW_BUFFER_MISS:     525789
  AVG DBUS CONGESTED CYCLE: 7.435
Channel 0 WQ ROW_BUFFER_HIT:       6681
  ROW_BUFFER_MISS:      22902
  FULL:          0
Channel 0 REFRESHES ISSUED:      11810

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       450930        51435        61083        57838
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          975         6724        14683        27255
  STLB miss resolved @ L2C                0         2372        21434        37627        74398
  STLB miss resolved @ LLC                0         2367        20395        68643        98106
  STLB miss resolved @ MEM                0         1043        11354        80976       144593

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1191           48          433           26          484
---------------------------------------------------------------
  STLB miss resolved @ L1D               22            1            2           23          203
  STLB miss resolved @ L2C                1            0            1            4           49
  STLB miss resolved @ LLC               56           12            6           37           91
  STLB miss resolved @ MEM              115            7           27           90         1200
[2025-09-16 21:27:55] END   suite=cs trace=classification_phase2_core0 (rc=0)
