set_property SRC_FILE_INFO {cfile:/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_processing_system7_0_0/lab2_SoC_processing_system7_0_0.xdc rfile:../../../lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_processing_system7_0_0/lab2_SoC_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:lab2_SoC_i/processing_system7_0/inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
