%Tillegg. Flere tillegg legges til ved Ã¥ lage flere sections:-----------------
\appendix

\section{Tillegg}

\subsection{Go Board Clock Constraint}
\begin{verilogcode}
# iCEcube SDC                                               
# Version:            2014.12.27052                         
# File Generated:     Jun 25 2015 09:54:02                  

####---- CreateClock list ----1
create_clock  -period 40.00 -name {i_Clk} [get_ports {i_Clk}] 
\end{verilogcode}

\subsection{Go Board Pinout Constraint}
\begin{verilogcode}
# iCEcube PCF                                               
# Version:            2014.12.27052                         
# File Generated:     Apr 27 2015 09:46:33                  
# Family & Device:    iCE40HX1K                             
# Package:            VQ100                                 

# IO
set_io i_Clk 15
set_io i_Switch_1 53
set_io i_Switch_2 51
set_io i_Switch_3 54
set_io i_Switch_4 52
set_io io_PMOD_1 65
set_io io_PMOD_2 64
set_io io_PMOD_3 63
set_io io_PMOD_4 62
set_io io_PMOD_7 78
set_io io_PMOD_8 79
set_io io_PMOD_9 80
set_io io_PMOD_10 81
\end{verilogcode}
