// Seed: 2639570724
module module_0;
  supply1 id_1;
  assign id_1 = 1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  nor primCall (
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_15,
      id_18,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_25,
      id_27,
      id_29,
      id_3,
      id_5,
      id_6,
      id_7,
      id_9
  );
  assign id_14 = 1;
  id_29(
      .id_0(1),
      .id_1({~id_22, 1'h0}),
      .id_2(id_5),
      .id_3(id_19),
      .id_4(id_1),
      .id_5(id_25),
      .id_6(id_5),
      .id_7(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
