Start time: 22:37:20 on Apr 02,2024
qverilog top.sv "+TEST2" 
** Note: (qverilog-2286) top.sv(5): Using implicit +incdir+C:/questasim64_2020.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
** Warning: top.sv(53): (qverilog-2244) Variable 'TEST1' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: top.sv(54): (qverilog-2244) Variable 'TEST2' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: top.sv(55): (qverilog-2244) Variable 'TEST3' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling interface mem_ifc
-- Compiling module memory
-- Compiling module top
** Warning: top.sv(53): (qverilog-2244) Variable 'TEST1' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: top.sv(54): (qverilog-2244) Variable 'TEST2' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: top.sv(55): (qverilog-2244) Variable 'TEST3' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.

Top level modules:
	top
# vsim -lib work work.top_sv_unit work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top.sv(53): (vopt-2244) Variable 'TEST1' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: top.sv(54): (vopt-2244) Variable 'TEST2' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: top.sv(55): (vopt-2244) Variable 'TEST3' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# //  Questa Sim-64
# //  Version 2020.1 win64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.mem_ifc(fast)
# Loading C:/questasim64_2020.1/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Running test write_test ...
# UVM_INFO write_test.sv(15) @ 0: uvm_test_top [uvm_test_top] FROM WRITE TEST IN NEW
# UVM_INFO @ 0: reporter [RNTST] Running test write_test...
# UVM_INFO write_test.sv(27) @ 0: uvm_test_top [uvm_test_top] FROM WRITE TEST NEW
# UVM_INFO agent.sv(25) @ 0: uvm_test_top.env.agent_handler [uvm_test_top.env.agent_handler] FROM AGENT
# UVM_INFO driver.sv(33) @ 0: uvm_test_top.env.agent_handler.drv [driver] SUCCESS WHILE FETCHING CONFIG_DB
# UVM_INFO driver.sv(39) @ 0: uvm_test_top.env.agent_handler.drv [driver] Total Pkt Count 10
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# PKT FAIL
# UVM_INFO write_test.sv(47) @ 4240: uvm_test_top [uvm_test_top] PHASE DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4240: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO coverage.sv(86) @ 4240: uvm_test_top.env.coverage_handler [coverage]  COVERAGE REPORT :: 50.00
#                                                                       
#   $$$$$$$$|   $$$$$$$ | |$$$$$$|   $$ |        $$$$$$$$|   $$$$$$$ |  
#   $$  ____|  $$  __$$ |   $$ |     $$ |       $$  _____|  $$  __$$ |  
#   $$ |       $$ /  $$ |   $$ |     $$ |       $$ |        $$ |  $$ |  
#   $$$$$ |    $$$$$$$$ |   $$ |     $$ |       $$$$$ |     $$ |  $$ |  
#   $$  __|    $$  __$$ |   $$ |     $$ |       $$  __|     $$ |  $$ |  
#   $$ |       $$ |  $$ |   $$ |     $$ |       $$ |        $$ |  $$ |  
#   $$ |       $$ |  $$ | $$$$$$ |   $$$$$$$$ | $$$$$$$$ |  $$$$$$$  |  
#   $__|       $__|  $__| $______|   $________| $________|  $_______/   
#                                                                       
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   11
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [coverage]     1
# [driver]     2
# [uvm_test_top]     3
# [uvm_test_top.env.agent_handler]     1
# ** Note: $finish    : C:/questasim64_2020.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4240 ns  Iteration: 54  Instance: /top
# End time: 22:37:24 on Apr 02,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 9
