module TopModule (
  input sel,
  input [7:0] a,
  input [7:0] b,
  output reg [7:0] out
);

always @posedge clk begin
  if (~sel) begin
    out <= a;
  end else begin
    out <= b;