{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 21:01:36 2021 " "Info: Processing started: Thu Apr 01 21:01:36 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off registr -c registr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registr -c registr --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register DTrigger:Dtrig7\|Res res\[7\] 422.12 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 422.12 MHz between source register \"DTrigger:Dtrig7\|Res\" and destination register \"res\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.832 ns + Longest register register " "Info: + Longest register to register delay is 0.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DTrigger:Dtrig7\|Res 1 REG LC_X39_Y23_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y23_N5; Fanout = 1; REG Node = 'DTrigger:Dtrig7\|Res'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { DTrigger:Dtrig7|Res } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.458 ns) 0.832 ns res\[7\] 2 REG LC_X39_Y23_N9 1 " "Info: 2: + IC(0.374 ns) + CELL(0.458 ns) = 0.832 ns; Loc. = LC_X39_Y23_N9; Fanout = 1; REG Node = 'res\[7\]'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "0.832 ns" { DTrigger:Dtrig7|Res res[7] } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.458 ns 55.05 % " "Info: Total cell delay = 0.458 ns ( 55.05 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.374 ns 44.95 % " "Info: Total interconnect delay = 0.374 ns ( 44.95 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "0.832 ns" { DTrigger:Dtrig7|Res res[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.832 ns" { DTrigger:Dtrig7|Res res[7] } { 0.000ns 0.374ns } { 0.000ns 0.458ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 24; CLK Node = 'CLOCK'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { CLOCK } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.542 ns) 2.759 ns res\[7\] 2 REG LC_X39_Y23_N9 1 " "Info: 2: + IC(1.492 ns) + CELL(0.542 ns) = 2.759 ns; Loc. = LC_X39_Y23_N9; Fanout = 1; REG Node = 'res\[7\]'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.034 ns" { CLOCK res[7] } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.92 % " "Info: Total cell delay = 1.267 ns ( 45.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns 54.08 % " "Info: Total interconnect delay = 1.492 ns ( 54.08 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK res[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 res[7] } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.759 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 24; CLK Node = 'CLOCK'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { CLOCK } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.542 ns) 2.759 ns DTrigger:Dtrig7\|Res 2 REG LC_X39_Y23_N5 1 " "Info: 2: + IC(1.492 ns) + CELL(0.542 ns) = 2.759 ns; Loc. = LC_X39_Y23_N5; Fanout = 1; REG Node = 'DTrigger:Dtrig7\|Res'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.034 ns" { CLOCK DTrigger:Dtrig7|Res } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.92 % " "Info: Total cell delay = 1.267 ns ( 45.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns 54.08 % " "Info: Total interconnect delay = 1.492 ns ( 54.08 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig7|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig7|Res } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK res[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 res[7] } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig7|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig7|Res } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "0.832 ns" { DTrigger:Dtrig7|Res res[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "0.832 ns" { DTrigger:Dtrig7|Res res[7] } { 0.000ns 0.374ns } { 0.000ns 0.458ns } } } { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK res[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 res[7] } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig7|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig7|Res } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { res[7] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { res[7] } {  } {  } } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "res\[5\] EDY CLOCK 3.262 ns register " "Info: tsu for register \"res\[5\]\" (data pin = \"EDY\", clock pin = \"CLOCK\") is 3.262 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.011 ns + Longest pin register " "Info: + Longest pin to register delay is 6.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns EDY 1 PIN PIN_G8 8 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_G8; Fanout = 8; PIN Node = 'EDY'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { EDY } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.385 ns) + CELL(0.539 ns) 6.011 ns res\[5\] 2 REG LC_X39_Y23_N8 1 " "Info: 2: + IC(4.385 ns) + CELL(0.539 ns) = 6.011 ns; Loc. = LC_X39_Y23_N8; Fanout = 1; REG Node = 'res\[5\]'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "4.924 ns" { EDY res[5] } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns 27.05 % " "Info: Total cell delay = 1.626 ns ( 27.05 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.385 ns 72.95 % " "Info: Total interconnect delay = 4.385 ns ( 72.95 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "6.011 ns" { EDY res[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.011 ns" { EDY EDY~out0 res[5] } { 0.000ns 0.000ns 4.385ns } { 0.000ns 1.087ns 0.539ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.759 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 24; CLK Node = 'CLOCK'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { CLOCK } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.542 ns) 2.759 ns res\[5\] 2 REG LC_X39_Y23_N8 1 " "Info: 2: + IC(1.492 ns) + CELL(0.542 ns) = 2.759 ns; Loc. = LC_X39_Y23_N8; Fanout = 1; REG Node = 'res\[5\]'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.034 ns" { CLOCK res[5] } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 50 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.92 % " "Info: Total cell delay = 1.267 ns ( 45.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns 54.08 % " "Info: Total interconnect delay = 1.492 ns ( 54.08 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK res[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 res[5] } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "6.011 ns" { EDY res[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.011 ns" { EDY EDY~out0 res[5] } { 0.000ns 0.000ns 4.385ns } { 0.000ns 1.087ns 0.539ns } } } { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK res[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 res[5] } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK REGEN\[6\] DTrigger:Dtrig6\|Buf 7.297 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"REGEN\[6\]\" through register \"DTrigger:Dtrig6\|Buf\" is 7.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.759 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 24; CLK Node = 'CLOCK'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { CLOCK } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.542 ns) 2.759 ns DTrigger:Dtrig6\|Buf 2 REG LC_X40_Y23_N4 3 " "Info: 2: + IC(1.492 ns) + CELL(0.542 ns) = 2.759 ns; Loc. = LC_X40_Y23_N4; Fanout = 3; REG Node = 'DTrigger:Dtrig6\|Buf'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.034 ns" { CLOCK DTrigger:Dtrig6|Buf } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.92 % " "Info: Total cell delay = 1.267 ns ( 45.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns 54.08 % " "Info: Total interconnect delay = 1.492 ns ( 54.08 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig6|Buf } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig6|Buf } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.382 ns + Longest register pin " "Info: + Longest register to pin delay is 4.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DTrigger:Dtrig6\|Buf 1 REG LC_X40_Y23_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y23_N4; Fanout = 3; REG Node = 'DTrigger:Dtrig6\|Buf'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { DTrigger:Dtrig6|Buf } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(2.404 ns) 4.382 ns REGEN\[6\] 2 PIN PIN_L7 0 " "Info: 2: + IC(1.978 ns) + CELL(2.404 ns) = 4.382 ns; Loc. = PIN_L7; Fanout = 0; PIN Node = 'REGEN\[6\]'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "4.382 ns" { DTrigger:Dtrig6|Buf REGEN[6] } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns 54.86 % " "Info: Total cell delay = 2.404 ns ( 54.86 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns 45.14 % " "Info: Total interconnect delay = 1.978 ns ( 45.14 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "4.382 ns" { DTrigger:Dtrig6|Buf REGEN[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.382 ns" { DTrigger:Dtrig6|Buf REGEN[6] } { 0.000ns 1.978ns } { 0.000ns 2.404ns } } }  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig6|Buf } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig6|Buf } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "4.382 ns" { DTrigger:Dtrig6|Buf REGEN[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "4.382 ns" { DTrigger:Dtrig6|Buf REGEN[6] } { 0.000ns 1.978ns } { 0.000ns 2.404ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "DTrigger:Dtrig2\|Res DATA\[2\] CLOCK -2.297 ns register " "Info: th for register \"DTrigger:Dtrig2\|Res\" (data pin = \"DATA\[2\]\", clock pin = \"CLOCK\") is -2.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.759 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns CLOCK 1 CLK PIN_L2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 24; CLK Node = 'CLOCK'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { CLOCK } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.542 ns) 2.759 ns DTrigger:Dtrig2\|Res 2 REG LC_X41_Y23_N3 1 " "Info: 2: + IC(1.492 ns) + CELL(0.542 ns) = 2.759 ns; Loc. = LC_X41_Y23_N3; Fanout = 1; REG Node = 'DTrigger:Dtrig2\|Res'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.034 ns" { CLOCK DTrigger:Dtrig2|Res } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 45.92 % " "Info: Total cell delay = 1.267 ns ( 45.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.492 ns 54.08 % " "Info: Total interconnect delay = 1.492 ns ( 54.08 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig2|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig2|Res } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.156 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns DATA\[2\] 1 PIN PIN_H8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_H8; Fanout = 2; PIN Node = 'DATA\[2\]'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "" { DATA[2] } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 45 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.846 ns) + CELL(0.223 ns) 5.156 ns DTrigger:Dtrig2\|Res 2 REG LC_X41_Y23_N3 1 " "Info: 2: + IC(3.846 ns) + CELL(0.223 ns) = 5.156 ns; Loc. = LC_X41_Y23_N3; Fanout = 1; REG Node = 'DTrigger:Dtrig2\|Res'" {  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "4.069 ns" { DATA[2] DTrigger:Dtrig2|Res } "NODE_NAME" } "" } } { "reg.v" "" { Text "Z:/lab25/registr/reg.v" 9 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns 25.41 % " "Info: Total cell delay = 1.310 ns ( 25.41 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.846 ns 74.59 % " "Info: Total interconnect delay = 3.846 ns ( 74.59 % )" {  } {  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "5.156 ns" { DATA[2] DTrigger:Dtrig2|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.156 ns" { DATA[2] DATA[2]~out0 DTrigger:Dtrig2|Res } { 0.000ns 0.000ns 3.846ns } { 0.000ns 1.087ns 0.223ns } } }  } 0}  } { { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "2.759 ns" { CLOCK DTrigger:Dtrig2|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.759 ns" { CLOCK CLOCK~out0 DTrigger:Dtrig2|Res } { 0.000ns 0.000ns 1.492ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab25/registr/db/registr_cmp.qrpt" "" { Report "Z:/lab25/registr/db/registr_cmp.qrpt" Compiler "registr" "UNKNOWN" "V1" "Z:/lab25/registr/db/registr.quartus_db" { Floorplan "Z:/lab25/registr/" "" "5.156 ns" { DATA[2] DTrigger:Dtrig2|Res } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.156 ns" { DATA[2] DATA[2]~out0 DTrigger:Dtrig2|Res } { 0.000ns 0.000ns 3.846ns } { 0.000ns 1.087ns 0.223ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 21:01:36 2021 " "Info: Processing ended: Thu Apr 01 21:01:36 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
