#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 20 17:06:16 2021
# Process ID: 18364
# Current directory: C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off -quick
WARNING: [Vivado_Tcl 4-15] The '-quick' option has been deprecated. Please use '-effort_level quick'.
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-3491] module 'design_1_AXI4Stream_UART_0_0' declared at 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_AXI4Stream_UART_0_0_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'design_1_AXI4Stream_UART_0_0' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:139]
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4Stream_UART_0_0' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_AXI4Stream_UART_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:156]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_edge_detector_0_0' declared at 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_edge_detector_0_0_stub.vhdl:5' bound to instance 'edge_detector_0' of component 'design_1_edge_detector_0_0' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_0_0' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_edge_detector_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_led_latch_0_2' declared at 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_led_latch_0_2_stub.vhdl:5' bound to instance 'led_latch_0' of component 'design_1_led_latch_0_2' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:171]
INFO: [Synth 8-638] synthesizing module 'design_1_led_latch_0_2' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_led_latch_0_2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:180]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_switch_controller_0_0' declared at 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_switch_controller_0_0_stub.vhdl:5' bound to instance 'switch_controller_0' of component 'design_1_switch_controller_0_0' [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:193]
INFO: [Synth 8-638] synthesizing module 'design_1_switch_controller_0_0' [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/.Xil/Vivado-18364-DESKTOP-65ETA1A/realtime/design_1_switch_controller_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_in_context.xdc] for cell 'design_1_i/AXI4Stream_UART_0'
Finished Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_in_context.xdc] for cell 'design_1_i/AXI4Stream_UART_0'
Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_led_latch_0_2/design_1_led_latch_0_2/design_1_led_latch_0_2_in_context.xdc] for cell 'design_1_i/led_latch_0'
Finished Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_led_latch_0_2/design_1_led_latch_0_2/design_1_led_latch_0_2_in_context.xdc] for cell 'design_1_i/led_latch_0'
Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_switch_controller_0_0/design_1_switch_controller_0_0/design_1_switch_controller_0_0_in_context.xdc] for cell 'design_1_i/switch_controller_0'
Finished Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_switch_controller_0_0/design_1_switch_controller_0_0/design_1_switch_controller_0_0_in_context.xdc] for cell 'design_1_i/switch_controller_0'
Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Finished Parsing XDC File [c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Parsing XDC File [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.srcs/constrs_1/new/design_1_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/AXI4Stream_UART_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/led_latch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/switch_controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/edge_detector_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_AXI4Stream_UART_0_0   |         1|
|2     |design_1_clk_wiz_0_0           |         1|
|3     |design_1_edge_detector_0_0     |         1|
|4     |design_1_led_latch_0_2         |         1|
|5     |design_1_proc_sys_reset_0_0    |         1|
|6     |design_1_switch_controller_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_AXI4Stream_UART_0_0_bbox   |     1|
|2     |design_1_clk_wiz_0_0_bbox           |     1|
|3     |design_1_edge_detector_0_0_bbox     |     1|
|4     |design_1_led_latch_0_2_bbox         |     1|
|5     |design_1_proc_sys_reset_0_0_bbox    |     1|
|6     |design_1_switch_controller_0_0_bbox |     1|
|7     |IBUF                                |    19|
|8     |OBUF                                |    17|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 999.520 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 999.520 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 999.520 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1008.430 ; gain = 8.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/valer/Documents/desd-labs/LAB2/SerialManager/SerialManager.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 20 17:07:19 2021...
