library ieee;
use ieee.std_logic_1164.all;
entity clock is
port (D, CLK, CLR,PRE: in std_logic;
	  Q1,Q1n: inout std_logic
);
end clock;
architecture arq_clock of clock is
begin
process(CLK,CLR, PRE, D)
begin
if(CLR='0')then
Q1 <='0';
Q1n <='1';
ELSIF(CLK'EVENT AND CLK='1')THEN
IF(PRE='1')THEN
Q1<='1';
Q1n<='0';
else 
Q1 <= D ;
Q1n <= not 	D; 
end IF;
END IF;
END PROCESS;
END arq_clock;