do wave.do
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 11
do wave.do
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro ./wave.do line 11
# Compile of switch_logic.vhd was successful.
# Compile of crc_parallel.vhd was successful.
# Compile of input_handler.vhd was successful.
# Compile of Mac_learning.vhd was successful.
# Compile of Mac_memory.vhd was successful.
# Compile of buffer2K.vhd was successful.
# Compile of buffer32K.vhd was successful.
# Compile of roundrobin.vhd was successful.
# Compile of SwitchTop_TB.vhd was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.switchtop_tb
# vsim -gui work.switchtop_tb 
# Start time: 14:02:22 on May 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.switchtop_tb(switchtop_tb_arc)
# Loading work.switch_logic(switch_logic_arc)
# Loading work.input_handler(input_handler_arc)
# Loading work.crc_parallel(crc_parallel_arc)
# Loading work.buffer2k(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.roundrobin(roundrobin_arc)
# Loading work.buffer32k(syn)
# Loading work.mac_learning(mac_learning_arc)
# Loading work.mac_memory(mac_memory_arc)
do wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: GJJ  Hostname: DESKTOP-JEV4EU6  ProcessID: 3180
#           Attempting to use alternate WLF file "./wlftmyjrhr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmyjrhr
run 3200 ns
# Compile of switch_logic.vhd was successful.
# Compile of crc_parallel.vhd was successful.
# Compile of input_handler.vhd was successful.
# Compile of Mac_learning.vhd was successful.
# Compile of Mac_memory.vhd was successful.
# Compile of buffer2K.vhd was successful.
# Compile of buffer32K.vhd was successful.
# Compile of roundrobin.vhd was successful.
# Compile of SwitchTop_TB.vhd was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.switchtop_tb(switchtop_tb_arc)
# Loading work.switch_logic(switch_logic_arc)
# Loading work.input_handler(input_handler_arc)
# Loading work.crc_parallel(crc_parallel_arc)
# Loading work.buffer2k(syn)
# ** Error: (vsim-3732) No default binding for component instance 'BUF'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/In_1/BUF File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 73
# ** Error: (vsim-3732) No default binding for component instance 'BUF'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/In_2/BUF File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 73
# ** Error: (vsim-3732) No default binding for component instance 'BUF'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/In_3/BUF File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 73
# ** Error: (vsim-3732) No default binding for component instance 'BUF'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/In_4/BUF File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 73
# Loading work.roundrobin(roundrobin_arc)
# Loading work.buffer32k(syn)
# ** Error: (vsim-3732) No default binding for component instance 'buffer1'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1/buffer1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 49
# ** Error: (vsim-3732) No default binding for component instance 'buffer2'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1/buffer2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 51
# ** Error: (vsim-3732) No default binding for component instance 'buffer3'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1/buffer3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 53
# ** Error: (vsim-3732) No default binding for component instance 'buffer1'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2/buffer1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 49
# ** Error: (vsim-3732) No default binding for component instance 'buffer2'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2/buffer2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 51
# ** Error: (vsim-3732) No default binding for component instance 'buffer3'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2/buffer3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 53
# ** Error: (vsim-3732) No default binding for component instance 'buffer1'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3/buffer1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 49
# ** Error: (vsim-3732) No default binding for component instance 'buffer2'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3/buffer2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 51
# ** Error: (vsim-3732) No default binding for component instance 'buffer3'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3/buffer3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 53
# ** Error: (vsim-3732) No default binding for component instance 'buffer1'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4/buffer1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 49
# ** Error: (vsim-3732) No default binding for component instance 'buffer2'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4/buffer2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 51
# ** Error: (vsim-3732) No default binding for component instance 'buffer3'.
#    The following component ports are not on the entity:
#           almost_full
#           sclr
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4/buffer3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 53
# Loading work.mac_learning(mac_learning_arc)
# Loading work.mac_memory(mac_memory_arc)
# Compile of switch_logic.vhd was successful.
# Compile of crc_parallel.vhd was successful.
# Compile of input_handler.vhd failed with 1 errors.
# Compile of Mac_learning.vhd was successful.
# Compile of Mac_memory.vhd was successful.
# Compile of buffer2K.vhd was successful.
# Compile of buffer32K.vhd was successful.
# Compile of roundrobin.vhd failed with 3 errors.
# Compile of SwitchTop_TB.vhd was successful.
# 9 compiles, 2 failed with 4 errors.
# Compile of switch_logic.vhd was successful.
# Compile of crc_parallel.vhd was successful.
# Compile of input_handler.vhd was successful.
# Compile of Mac_learning.vhd was successful.
# Compile of Mac_memory.vhd was successful.
# Compile of buffer2K.vhd was successful.
# Compile of buffer32K.vhd was successful.
# Compile of roundrobin.vhd was successful.
# Compile of SwitchTop_TB.vhd was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.switchtop_tb
# vsim -gui work.switchtop_tb 
# Start time: 14:02:22 on May 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.switchtop_tb(switchtop_tb_arc)
# Loading work.switch_logic(switch_logic_arc)
# Loading work.input_handler(input_handler_arc)
# Loading work.crc_parallel(crc_parallel_arc)
# Loading work.buffer2k(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.roundrobin(roundrobin_arc)
# Loading work.buffer32k(syn)
# Loading work.mac_learning(mac_learning_arc)
# Loading work.mac_memory(mac_memory_arc)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: GJJ  Hostname: DESKTOP-JEV4EU6  ProcessID: 3180
#           Attempting to use alternate WLF file "./wlfthz60jh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthz60jh
run 3200 ns
# Compile of switch_logic.vhd was successful.
# Compile of crc_parallel.vhd was successful.
# Compile of input_handler.vhd was successful.
# Compile of Mac_learning.vhd failed with 3 errors.
# Compile of Mac_memory.vhd was successful.
# Compile of buffer2K.vhd was successful.
# Compile of buffer32K.vhd was successful.
# Compile of roundrobin.vhd was successful.
# Compile of SwitchTop_TB.vhd was successful.
# 9 compiles, 1 failed with 3 errors.
# Compile of Mac_learning.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.switchtop_tb(switchtop_tb_arc)
# Loading work.switch_logic(switch_logic_arc)
# Loading work.input_handler(input_handler_arc)
# Loading work.crc_parallel(crc_parallel_arc)
# Loading work.buffer2k(syn)
# Loading work.roundrobin(roundrobin_arc)
# Loading work.buffer32k(syn)
# Loading work.mac_learning(mac_learning_arc)
# Loading work.mac_memory(mac_memory_arc)
run 3200 ns
# Compile of Mac_learning.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_learning(mac_learning_arc)
run 3200 ns
# Compile of switch_logic.vhd was successful.
# Compile of crc_parallel.vhd was successful.
# Compile of input_handler.vhd was successful.
# Compile of Mac_learning.vhd failed with 28 errors.
# Compile of Mac_memory.vhd was successful.
# Compile of buffer2K.vhd was successful.
# Compile of buffer32K.vhd was successful.
# Compile of roundrobin.vhd was successful.
# Compile of SwitchTop_TB.vhd was successful.
# 9 compiles, 1 failed with 28 errors.
# Compile of Mac_learning.vhd failed with 12 errors.
# Compile of Mac_learning.vhd failed with 7 errors.
# Compile of Mac_learning.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.switchtop_tb(switchtop_tb_arc)
# Loading work.switch_logic(switch_logic_arc)
# Loading work.input_handler(input_handler_arc)
# Loading work.crc_parallel(crc_parallel_arc)
# Loading work.buffer2k(syn)
# Loading work.roundrobin(roundrobin_arc)
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer8k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# Loading work.mac_learning(mac_learning_arc)
# Loading work.mac_memory(mac_memory_arc)
run 3200 ns
# Compile of roundrobin.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.roundrobin(roundrobin_arc)
# Loading work.buffer32k(syn)
run 3200 ns
# Compile of Mac_learning.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mac_learning(mac_learning_arc)
run 3200 ns
# Compile of Mac_learning.vhd was successful.
# Compile of roundrobin.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.roundrobin(roundrobin_arc)
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_2 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_3 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer1 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer2 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# ** Warning: (vsim-3473) Component instance "buffer3 : buffer16k" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /switchtop_tb/DUT/Out_4 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd
# Loading work.mac_learning(mac_learning_arc)
run 3200 ns
# Compile of buffer8k.vhd was successful.
# Compile of buffer16k.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.buffer16k(syn)
run 3200 ns
# End time: 20:32:13 on May 16,2022, Elapsed time: 6:29:51
# Errors: 0, Warnings: 1
