Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d78e7fe6a0b49caab4afb7a06e17f52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot period_counter_tb_behav xil_defaultlib.period_counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/3_counter/3_counter.srcs/sources_1/new/period_counter.v" Line 3. Module period_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.period_counter
Compiling module xil_defaultlib.period_counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot period_counter_tb_behav
