

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="zh-CN" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="zh-CN" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>总线 &mdash; 从鲲鹏920了解现代服务器实现和应用 0.1a1 文档</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="../_static/language_data.js"></script>
        <script type="text/javascript" src="../_static/translations.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="软件架构" href="软件构架.html" />
    <link rel="prev" title="综述" href="综述.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> 从鲲鹏920了解现代服务器实现和应用
          

          
          </a>

          
            
            
              <div class="version">
                0.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../序.html">序</a></li>
<li class="toctree-l1"><a class="reference internal" href="../感谢.html">感谢</a></li>
<li class="toctree-l1"><a class="reference internal" href="../认识服务器/index.html">认识服务器</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">认识鲲鹏920：一个服务器SoC</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="综述.html">综述</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">总线</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id2">片上总线</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pcie">PCIe总线</a></li>
<li class="toctree-l3"><a class="reference internal" href="#usb">USB</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id3">其他总线</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="软件构架.html">软件架构</a></li>
<li class="toctree-l2"><a class="reference internal" href="Linux内核软件架构基础.html">Linux内核软件架构基础</a></li>
<li class="toctree-l2"><a class="reference internal" href="地址空间.html">地址空间</a></li>
<li class="toctree-l2"><a class="reference internal" href="Cache.html">Cache</a></li>
<li class="toctree-l2"><a class="reference internal" href="Cache.html#cache-coherency">Cache Coherency</a></li>
<li class="toctree-l2"><a class="reference internal" href="中断.html">中断</a></li>
<li class="toctree-l2"><a class="reference internal" href="设备和设备总线.html">设备和设备总线</a></li>
<li class="toctree-l2"><a class="reference internal" href="管理系统.html">管理系统</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../计算子系统/index.html">计算子系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../网络子系统/index.html">网络子系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../存储子系统/index.html">存储子系统</a></li>
<li class="toctree-l1"><a class="reference internal" href="../RAS设计/index.html">RAS设计</a></li>
<li class="toctree-l1"><a class="reference internal" href="../未来展望.html">未来展望</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">从鲲鹏920了解现代服务器实现和应用</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="index.html">认识鲲鹏920：一个服务器SoC</a> &raquo;</li>
        
      <li>总线</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/认识鲲鹏920：一个服务器SoC/总线.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="id1">
<h1>总线<a class="headerlink" href="#id1" title="永久链接至标题">¶</a></h1>
<p>总线，Bus，是把系统各个部件连接在一起的技术。广义上的总线可以包括芯片内部互联的
片上总线，单机内部互联的外设总线，多机互联的背板总线，乃至网络连接。本章重点介
绍片上总线的设计，其他总线我们在介绍设备的时候再详细讨论。</p>
<div class="section" id="id2">
<h2>片上总线<a class="headerlink" href="#id2" title="永久链接至标题">¶</a></h2>
<p>片上总线，Network on Chip，是SoC设计的基础，SoC上的所有CPU和IO设备，都需要通过
NoC连接在一起。</p>
<p>NoC是一个独立的技术门类，其中包括介质，拓扑，安全，算法等各方面专门的研究。每种
SoC会根据自己的需求特点，选择不同的技术方案和参数。本书不准备深入到总线设计的细
节中，我们更关注总线的设计是如何影响到服务器的使用者的使用方式的。</p>
<p>作为片内的通讯方式，大部分NoC的基础是一种数字电路。也就是说，它本质是一个门电路
，在时钟的驱动下，按一次一跳的方式在不同的组件间传递信息。从软件的角度来来看，
这可以认为是种“同步”的过程：时钟周期到了，每个部件必须做出唯一的选择。</p>
<blockquote>
<div><div class="figure">
<img alt="../_images/noc_principal.svg" src="../_images/noc_principal.svg" /></div>
</div></blockquote>
<p>这种方法最大的缺点是拉线不能太长，对于高速电路，不同的连线长度稍有差别，时钟就
不一定能同步。所以，只要拉线长度不同，时钟频率不同，就需要切换总线，这通过某个
节点来转发，这种节点就叫网桥，它起到接续和转换速率的作用。和软件一样，网桥需要
通过队列缓存某种速度的总线数据，然后按另一个总线的速率要求，把数据送到那个总线
上：</p>
<blockquote>
<div><div class="figure">
<img alt="../_images/network_bridge.svg" src="../_images/network_bridge.svg" /></div>
</div></blockquote>
<p>由于NoC作为数字电路的这个特点，现代计算机NoC之外的高速总线几乎没有使用NoC这种方
式连接的。它们大部分采用串行总线。串行总线没有复杂的时钟同步问题，对拉线的要求
就低得多。这种设计形成了很标准化的设计模式，称为SerDes。SerDes是
SERializer-DESerializer的缩写，表示把片内的并行总线信号转化为串行信号，到了目标
端，再重新变成同步的数字并行信号，从而完成整个通讯。</p>
<p>这种标准化的方法可以给不同的设计人员各自的自由度。片内设计师专心控制数字电路的
逻辑，通讯介质的设计师专心控制介质提高通讯效率。但串行通讯的速度理论肯定是比不
上并行通讯的。这样一个自然的想法是多用几个SerDes。所以，片外总线常常有Lane的概
念，一个Lane，就是一个SerDes的通道。只要在通讯的两端做一个调度器，把数据重新排
序，就可以扩展通讯带宽了。这种靠一个或者多个Lane构成的通道，称为一个链路，Link
。增加Lane只是能提高链路的带宽，并不能提高链路的时延。当然这也看角度，因为如果
因为带宽不足造成了等待，低带宽也可以带来高时延。</p>
<p>总线通讯协议大致可以分成两层，下层提供基本的通讯能力，上层在这个通讯能力上提供
读、写，IO，Cache同步等软件语义。</p>
<p>NoC通讯可以有不同的拓扑结构和通讯协议，不同SoC在这些方案上有不同的选择，从而达
成这种SoC应用上的性能优势。鲲鹏使用一条全局的Cache Coherent的总线把所有的设备连
在一起，在上层使用AMBA协议以便可以方便地和任何ARM的设备（包括CPU）进行互通。</p>
<blockquote>
<div><div class="line-block">
<div class="line">Cache Coherent</div>
<div class="line">由于跨越总线访问其他数据需要时间，肯定不如直接在本子系统中直接访问的</div>
<div class="line">速度快，设计者会为本子系统设计本地的缓冲，这个缓冲称为Cache。Cache带</div>
<div class="line">来了性能的提升，但同时也带来对数据的多副本问题。部分总线的设计，需要</div>
<div class="line">每个子系统自己处理这种多副本问题。而Cache Coherent的总线本身带了协议</div>
<div class="line">解决这样的同步问题，可以保证如果一个副本给更新了，其他副本在被读取前</div>
<div class="line">总是被更新了的。</div>
</div>
<div class="line-block">
<div class="line">AMBA</div>
<div class="line">Advanced Microcontroller Bus Architecture，</div>
<div class="line">是ARM公司设计的一种总线协议，</div>
<div class="line">用于ARM的CPU和各种ARM CPU兼容设备的通讯。</div>
<div class="line">AMBA包含上层的总线语义封装和下层的通讯协议，</div>
<div class="line">以及适配不同的速度需要的网桥定义。</div>
<div class="line">鲲鹏920使用自己的全局统一下层网络实现，</div>
<div class="line">但上层仍使用AMBA协议的语义，</div>
<div class="line">保证ARM兼容设备仍可以接入这个总线系统中。</div>
</div>
</div></blockquote>
<p>鲲鹏920使用以环状总线为基础的总线拓扑，下面是一个示意图：</p>
<div class="figure" id="id4">
<img alt="Kungpeng Ring Bus" src="../_images/kunpeng_ring_bus.svg" /><p class="caption"><span class="caption-text">鲲鹏环状总线示意图</span></p>
</div>
<p>这个结构有点像城市里的环线地铁：列车在一个环线上一直循环，在每个车站停车上下乘
客，周而复始。数据在总线时钟的驱动下，以成组的数据为单位（称为一个Flit），从一
个Station发到下一个Station。一个Flit到达本站，取走以本站为目的地的数据，发走需
要发出去的数据，从而完成任意两个节点的通讯需求。</p>
<p>即使是相同的总线结构，选择不同的参数都会对通讯效率带来很大的不同。比如鲲鹏920对
时延的要求很高，它设计上会保证Flit的空载率在70%左右，这样每次数据都可以上车，
这需要留很大的通讯余量。而使用相同技术的Hi1980（市场上所知的达芬奇AI芯片），重
点要保证的是综合的计算效果，它的Flit利用率就会高达90%，这时，数据常常可能上不了
车，导致时延上升，但它的带宽可以做得很高。</p>
<p>在鲲鹏920中，每个Super Cluster都是一条环状总线，如果多个Super Cluster合封在一起
，就需要网桥，在鲲鹏中称为SLLC，实现在两个总线之间实现数据的“转乘”。这种转乘的
路线仍是数字电路，但因为经过了网桥的缓存再发，这个效率总是不如在本环之内的。下
面是一个典型的多Super Cluster的鲲鹏920的连接示意图：</p>
<div class="figure" id="id5">
<img alt="../_images/kunpeng920_typical_connection.svg" src="../_images/kunpeng920_typical_connection.svg" /><p class="caption"><span class="caption-text">鲲鹏跨Super Cluster互联示意图。注意图中的SLLC实际上是通过Super Cluster
内部的两个部件实现的一个逻辑概念。</span></p>
</div>
<p>它包含了两个Super CPU Cluster和一个Super IO Cluster。每个环内有多个Station连接
了SLLC网桥提供转发功能。SLLC按一定的平衡算法调度Flit连通多个环状总线。</p>
<p>如果需要多片互联，总线就需要延伸到片外，就需要片间互联的网桥。如前所述，片间互
联需要使用SerDes。鲲鹏920在SICL中设计了一个用于片间互联的模块，称为Hydra。Hydra
对外提供3个端口，每个端口可以提供8个Lane。这样，鲲鹏920最大可以连成4个芯片组成
的系统。这时互联的形态可以图示如下：</p>
<div class="figure">
<img alt="../_images/kunpeng920_4p.svg" src="../_images/kunpeng920_4p.svg" /></div>
<p>通过这样一个结构，无论是同一个芯片内部还是多个芯片互联，系统里的任意两个单元都
是可以互相访问的，但跨SCL就会慢一些，而跨片，就会更慢。</p>
<p>内存控制器（DDRC）也是挂在SCCL上的，这样，不同的CPU核和设备访问内存的速度就是不
一样的。这样的系统，就称为NUMA系统。在NUMA系统上，软件需要意识到访问不同的内存
地址，速度是不一样的。考虑前面提到的NoC的特点，我们几乎可以认为，如果基础技术不
发生根本性的变化，未来CPU和设备越来越多的时候，NUMA几乎是不可避免的。作为程序员
的读者可能可以把这个作为未来软件开发的一个基本考量。</p>
<blockquote>
<div><div class="line-block">
<div class="line">NUMA</div>
<div class="line">Non-uniform memory access. 这是一种计算机内存构架，不同位置的内存对</div>
<div class="line">不同的CPU的访问速度是不同的。感知NUMA的软件可以通过使用靠近本CPU的内</div>
<div class="line">存，从而让性能达到最优。</div>
<div class="line">需要注意的是，NUMA是一种软件接口上的呈现，不一定和内存连接在什么地方</div>
<div class="line">相关，因为硬件可以已通过总线的上层协议实现内存访问的interleave，把软</div>
<div class="line">件可见的物理地址空间，分散在多片物理内存上。</div>
</div>
</div></blockquote>
<p>下面是在鲲鹏920上用不同距离内存运行lmbench的结果，读者可以从中看到不同具体的内存
对性能的影响是怎么样的：</p>
<p>首先我们用numactl -H看看这个设备的NUMA节点分布：:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">available</span><span class="p">:</span> <span class="mi">4</span> <span class="n">nodes</span> <span class="p">(</span><span class="mi">0</span><span class="o">-</span><span class="mi">3</span><span class="p">)</span>
<span class="n">node</span> <span class="mi">0</span> <span class="n">cpus</span><span class="p">:</span> <span class="mi">0</span> <span class="mi">1</span> <span class="mi">2</span> <span class="mi">3</span> <span class="mi">4</span> <span class="mi">5</span> <span class="mi">6</span> <span class="mi">7</span> <span class="mi">8</span> <span class="mi">9</span> <span class="mi">10</span> <span class="mi">11</span> <span class="mi">12</span> <span class="mi">13</span> <span class="mi">14</span> <span class="mi">15</span> <span class="mi">16</span> <span class="mi">17</span> <span class="mi">18</span> <span class="mi">19</span> <span class="mi">20</span> <span class="mi">21</span> <span class="mi">22</span> <span class="mi">23</span> <span class="mi">24</span> <span class="mi">25</span> <span class="mi">26</span> <span class="mi">27</span> <span class="mi">28</span> <span class="mi">29</span> <span class="mi">30</span> <span class="mi">31</span>
<span class="n">node</span> <span class="mi">0</span> <span class="n">size</span><span class="p">:</span> <span class="mi">128667</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">0</span> <span class="n">free</span><span class="p">:</span> <span class="mi">126037</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">1</span> <span class="n">cpus</span><span class="p">:</span> <span class="mi">32</span> <span class="mi">33</span> <span class="mi">34</span> <span class="mi">35</span> <span class="mi">36</span> <span class="mi">37</span> <span class="mi">38</span> <span class="mi">39</span> <span class="mi">40</span> <span class="mi">41</span> <span class="mi">42</span> <span class="mi">43</span> <span class="mi">44</span> <span class="mi">45</span> <span class="mi">46</span> <span class="mi">47</span> <span class="mi">48</span> <span class="mi">49</span> <span class="mi">50</span> <span class="mi">51</span> <span class="mi">52</span> <span class="mi">53</span> <span class="mi">54</span> <span class="mi">55</span> <span class="mi">56</span> <span class="mi">57</span> <span class="mi">58</span> <span class="mi">59</span> <span class="mi">60</span> <span class="mi">61</span> <span class="mi">62</span> <span class="mi">63</span>
<span class="n">node</span> <span class="mi">1</span> <span class="n">size</span><span class="p">:</span> <span class="mi">129001</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">1</span> <span class="n">free</span><span class="p">:</span> <span class="mi">127782</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">2</span> <span class="n">cpus</span><span class="p">:</span> <span class="mi">64</span> <span class="mi">65</span> <span class="mi">66</span> <span class="mi">67</span> <span class="mi">68</span> <span class="mi">69</span> <span class="mi">70</span> <span class="mi">71</span> <span class="mi">72</span> <span class="mi">73</span> <span class="mi">74</span> <span class="mi">75</span> <span class="mi">76</span> <span class="mi">77</span> <span class="mi">78</span> <span class="mi">79</span> <span class="mi">80</span> <span class="mi">81</span> <span class="mi">82</span> <span class="mi">83</span> <span class="mi">84</span> <span class="mi">85</span> <span class="mi">86</span> <span class="mi">87</span> <span class="mi">88</span> <span class="mi">89</span> <span class="mi">90</span> <span class="mi">91</span> <span class="mi">92</span> <span class="mi">93</span> <span class="mi">94</span> <span class="mi">95</span>
<span class="n">node</span> <span class="mi">2</span> <span class="n">size</span><span class="p">:</span> <span class="mi">129020</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">2</span> <span class="n">free</span><span class="p">:</span> <span class="mi">126513</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">3</span> <span class="n">cpus</span><span class="p">:</span> <span class="mi">96</span> <span class="mi">97</span> <span class="mi">98</span> <span class="mi">99</span> <span class="mi">100</span> <span class="mi">101</span> <span class="mi">102</span> <span class="mi">103</span> <span class="mi">104</span> <span class="mi">105</span> <span class="mi">106</span> <span class="mi">107</span> <span class="mi">108</span> <span class="mi">109</span> <span class="mi">110</span> <span class="mi">111</span> <span class="mi">112</span> <span class="mi">113</span> <span class="mi">114</span> <span class="mi">115</span> <span class="mi">116</span> <span class="mi">117</span> <span class="mi">118</span> <span class="mi">119</span> <span class="mi">120</span> <span class="mi">121</span> <span class="mi">122</span> <span class="mi">123</span> <span class="mi">124</span> <span class="mi">125</span> <span class="mi">126</span> <span class="mi">127</span>
<span class="n">node</span> <span class="mi">3</span> <span class="n">size</span><span class="p">:</span> <span class="mi">127993</span> <span class="n">MB</span>
<span class="n">node</span> <span class="mi">3</span> <span class="n">free</span><span class="p">:</span> <span class="mi">125024</span> <span class="n">MB</span>
<span class="n">node</span> <span class="n">distances</span><span class="p">:</span>
<span class="n">node</span>   <span class="mi">0</span>   <span class="mi">1</span>   <span class="mi">2</span>   <span class="mi">3</span>
  <span class="mi">0</span><span class="p">:</span>  <span class="mi">10</span>  <span class="mi">12</span>  <span class="mi">20</span>  <span class="mi">22</span>
  <span class="mi">1</span><span class="p">:</span>  <span class="mi">12</span>  <span class="mi">10</span>  <span class="mi">22</span>  <span class="mi">24</span>
  <span class="mi">2</span><span class="p">:</span>  <span class="mi">20</span>  <span class="mi">22</span>  <span class="mi">10</span>  <span class="mi">12</span>
  <span class="mi">3</span><span class="p">:</span>  <span class="mi">22</span>  <span class="mi">24</span>  <span class="mi">12</span>  <span class="mi">10</span>
</pre></div>
</div>
<p>这里有4个不同的节点，每个拥有32个CPU核。然后我们用不同距离的内存来看内存访问的速度，这是代码：:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">numactl</span> <span class="o">-</span><span class="n">C</span> <span class="mi">1</span><span class="o">-</span><span class="mi">10</span> <span class="o">-</span><span class="n">m</span> <span class="mi">0</span> <span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">lib</span><span class="o">/</span><span class="n">lmbench</span><span class="o">/</span><span class="nb">bin</span><span class="o">/</span><span class="n">stream</span> <span class="o">-</span><span class="n">M</span> <span class="mi">100</span><span class="n">M</span>
<span class="n">numactl</span> <span class="o">-</span><span class="n">C</span> <span class="mi">1</span><span class="o">-</span><span class="mi">10</span> <span class="o">-</span><span class="n">m</span> <span class="mi">1</span> <span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">lib</span><span class="o">/</span><span class="n">lmbench</span><span class="o">/</span><span class="nb">bin</span><span class="o">/</span><span class="n">stream</span> <span class="o">-</span><span class="n">M</span> <span class="mi">100</span><span class="n">M</span>
<span class="n">numactl</span> <span class="o">-</span><span class="n">C</span> <span class="mi">1</span><span class="o">-</span><span class="mi">10</span> <span class="o">-</span><span class="n">m</span> <span class="mi">2</span> <span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">lib</span><span class="o">/</span><span class="n">lmbench</span><span class="o">/</span><span class="nb">bin</span><span class="o">/</span><span class="n">stream</span> <span class="o">-</span><span class="n">M</span> <span class="mi">100</span><span class="n">M</span>
<span class="n">numactl</span> <span class="o">-</span><span class="n">C</span> <span class="mi">1</span><span class="o">-</span><span class="mi">10</span> <span class="o">-</span><span class="n">m</span> <span class="mi">3</span> <span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">lib</span><span class="o">/</span><span class="n">lmbench</span><span class="o">/</span><span class="nb">bin</span><span class="o">/</span><span class="n">stream</span> <span class="o">-</span><span class="n">M</span> <span class="mi">100</span><span class="n">M</span>
</pre></div>
</div>
<p>程序都运行在node 0上，然后我们尝试把内存分配在node 0，1, 2, 3上，这是运行结果：:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">STREAM</span> <span class="n">copy</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">1.69</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">9465.66</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">1.71</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">9360.66</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">2.76</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">8699.43</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">2.85</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">8434.55</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>

<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">5.10</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">3138.88</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">5.16</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">3101.78</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">7.98</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">3007.97</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">6.11</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">3926.80</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>

<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">6.25</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">2561.84</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">6.38</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">2509.00</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">11.22</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">2139.68</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">7.49</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">3202.56</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>

<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">7.90</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">copy</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">2024.93</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">6.74</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">scale</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">2374.25</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">13.79</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">add</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">1740.70</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">latency</span><span class="p">:</span> <span class="mf">9.22</span> <span class="n">nanoseconds</span>
<span class="n">STREAM</span> <span class="n">triad</span> <span class="n">bandwidth</span><span class="p">:</span> <span class="mf">2603.96</span> <span class="n">MB</span><span class="o">/</span><span class="n">sec</span>
</pre></div>
</div>
<p>可以看到，这个差距还是非常明显的。</p>
<p>内存地址的访问速度不但和访问者和内存的位置相关，还和Cache的设计相关，这我们在讨
论Cache和计算子系统的时候再来讨论。</p>
</div>
<div class="section" id="pcie">
<h2>PCIe总线<a class="headerlink" href="#pcie" title="永久链接至标题">¶</a></h2>
<p>PCI总线，Peripheral Component Interconnect，是Intel早年推出的一种外设总线，用于
连接外部高速设备。这种总线后来逐步成为高速外设的一种标准。PCI是一种并行总线，速
度有限，最后一个版本PCI-66也就支持533MB/s的传输速度。</p>
<div class="figure" id="id6">
<img alt="../_images/kp920_pcie_port.png" src="../_images/kp920_pcie_port.png" />
<p class="caption"><span class="caption-text">鲲鹏服务器上的组合PCIE端口</span></p>
</div>
<p>PCIe总线是PCI的发展，它改用了串行DerDes的物理层，鲲鹏实现的PCIe的总线速度就可以
达到6GB/s。它可以级联，构成多样的组合和物理布局。</p>
<div class="figure" id="id7">
<img alt="../_images/kp920_pcie_raiser.png" src="../_images/kp920_pcie_raiser.png" />
<p class="caption"><span class="caption-text">鲲鹏服务器上PCIE扩展器</span></p>
</div>
<p>在鲲鹏920的实现中，PCIe总线作为网桥连接在NoC上：</p>
<div class="figure">
<img alt="../_images/kp_pcie_on_noc.svg" src="../_images/kp_pcie_on_noc.svg" /></div>
<p>PCIe总线和系统设备通向MMIO空间，所以PCIE设备和总线上的设备非常接近，其他总线设
备可以直接访问PCIe设备的的MMIO空间，而PCIe设备也可以访问其他的总线空间，包括其
他设备的MMIO空间或者总线控制器后面的内存。很多时候，我们都可以认为PCIe总线是NoC
的一部分。</p>
</div>
<div class="section" id="usb">
<h2>USB<a class="headerlink" href="#usb" title="永久链接至标题">¶</a></h2>
<p>USB总线是更灵活的总线，但带宽和可靠性无法发PCIe相比，一般用于临时的维护。</p>
<div class="figure" id="id8">
<img alt="../_images/kp920_usb_port.png" src="../_images/kp920_usb_port.png" />
<p class="caption"><span class="caption-text">鲲鹏服务器上USB端口</span></p>
</div>
<p>鲲鹏920的USB实现在辅助设备ICL中：</p>
<div class="figure">
<img alt="../_images/kp_usb_on_noc.svg" src="../_images/kp_usb_on_noc.svg" /></div>
<p>从软件的角度看，USB和PCIe总线不同，USB的控制器是USB总线的代理，要和USB设备通讯，
只能通过USB向设备发送消息。每个USB设备的用户其实只是USB控制器的一个用户，通过
USB控制器和目标设备通讯，从而完成功能的提供。这和PCIe直接为设备封装一套地址访问
接口是不同的。</p>
</div>
<div class="section" id="id3">
<h2>其他总线<a class="headerlink" href="#id3" title="永久链接至标题">¶</a></h2>
<p>除了前述的标准总线，服务器中还会存在一些非常规的总线，比如I2C，GPIO，SGPIO等，
这些总线一般用于各种管理功能。比如鲲鹏920用SGPIO来控制各种LED灯的状态。</p>
<div class="figure">
<img alt="../_images/kp_sgpio_on_noc.svg" src="../_images/kp_sgpio_on_noc.svg" /></div>
<p>这部分总线，和大部分应用无关，本书不深入讨论。</p>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="软件构架.html" class="btn btn-neutral float-right" title="软件架构" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="综述.html" class="btn btn-neutral float-left" title="综述" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2020, Kenneth Lee

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>