static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 , T_1 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_9 T_2 * F_1 = V_7 -> V_10 . F_1 ;\r\nT_1 V_11 , V_12 , V_13 ;\r\nT_3 V_14 ;\r\nT_1 V_15 ;\r\nif ( ! F_1 )\r\nreturn - V_16 ;\r\nV_11 = ( V_3 & V_17 ) >>\r\nV_18 ;\r\nV_12 = ( V_3 & V_19 ) >>\r\nV_20 ;\r\nif ( V_11 == V_21 ) {\r\nif ( ( V_7 -> V_10 . V_22 &\r\n( 1 << V_12 ) ) == 0 )\r\nreturn - V_23 ;\r\n} else if ( V_11 == V_24 ) {\r\nif ( ( V_7 -> V_10 . V_25 &\r\n( 1 << V_12 ) ) == 0 )\r\nreturn - V_23 ;\r\n}\r\nV_15 = F_2 ( & F_1 -> V_15 ) ;\r\nif ( ! V_15 ) {\r\nV_15 = 50 ;\r\n} else if ( V_15 > V_26 ) {\r\nF_3 ( L_1\r\nL_2 , V_15 , V_26 ) ;\r\nV_15 = V_26 ;\r\n}\r\nV_13 = F_2 ( & F_1 -> V_13 ) ;\r\nif ( V_13 & V_27 ) {\r\nF_4 ( L_3 ) ;\r\nreturn - V_28 ;\r\n}\r\nV_13 = V_3 | V_27 ;\r\nF_5 ( V_4 , & F_1 -> V_4 ) ;\r\nF_5 ( V_13 , & F_1 -> V_13 ) ;\r\nF_6 ( V_2 -> V_29 , V_30 , & V_14 ) ;\r\nif ( ! ( V_14 & V_31 ) || ( V_14 & V_32 ) ) {\r\nV_14 |= V_31 ;\r\nV_14 &= ~ V_32 ;\r\nF_7 ( V_2 -> V_29 , V_30 , V_14 ) ;\r\n}\r\nV_14 |= V_32 ;\r\nF_7 ( V_2 -> V_29 , V_30 , V_14 ) ;\r\n#define F_8 (((scic = ioread32(&swsci->scic)) & SWSCI_SCIC_INDICATOR) == 0)\r\nif ( F_9 ( F_8 , V_15 ) ) {\r\nF_4 ( L_4 ) ;\r\nreturn - V_33 ;\r\n}\r\nV_13 = ( V_13 & V_34 ) >>\r\nV_35 ;\r\nif ( V_13 != V_36 ) {\r\nF_4 ( L_5 , V_13 ) ;\r\nreturn - V_37 ;\r\n}\r\nif ( V_5 )\r\n* V_5 = F_2 ( & F_1 -> V_4 ) ;\r\nreturn 0 ;\r\n#undef F_8\r\n}\r\nint F_10 ( struct V_38 * V_38 ,\r\nbool V_39 )\r\n{\r\nstruct V_1 * V_2 = V_38 -> V_40 . V_2 ;\r\nT_1 V_4 = 0 ;\r\nT_1 type = 0 ;\r\nT_1 V_41 ;\r\nif ( ! F_11 ( V_2 ) )\r\nreturn 0 ;\r\nV_41 = F_12 ( V_38 ) ;\r\nif ( V_41 == V_42 ) {\r\nV_41 = 0 ;\r\n} else {\r\nV_4 |= 1 << V_41 ;\r\nV_41 ++ ;\r\n}\r\nif ( ! V_39 )\r\nV_4 |= 4 << 8 ;\r\nswitch ( V_38 -> type ) {\r\ncase V_43 :\r\ntype = V_44 ;\r\nbreak;\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\ntype = V_48 ;\r\nbreak;\r\ncase V_49 :\r\ntype = V_50 ;\r\nbreak;\r\ndefault:\r\nF_13 ( 1 , L_6 ,\r\nV_38 -> type ) ;\r\nreturn - V_23 ;\r\n}\r\nV_4 |= type << ( 16 + V_41 * 3 ) ;\r\nreturn F_1 ( V_2 , V_51 , V_4 , NULL ) ;\r\n}\r\nint F_14 ( struct V_1 * V_2 , T_4 V_52 )\r\n{\r\nint V_53 ;\r\nif ( ! F_11 ( V_2 ) )\r\nreturn 0 ;\r\nfor ( V_53 = 0 ; V_53 < F_15 ( V_54 ) ; V_53 ++ ) {\r\nif ( V_52 == V_54 [ V_53 ] . V_55 )\r\nreturn F_1 ( V_2 , V_56 ,\r\nV_54 [ V_53 ] . V_4 , NULL ) ;\r\n}\r\nreturn - V_23 ;\r\n}\r\nstatic T_1 F_16 ( struct V_1 * V_2 , T_1 V_57 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_58 * V_58 ;\r\nstruct V_59 T_2 * V_60 = V_7 -> V_10 . V_60 ;\r\nF_4 ( L_7 , V_57 ) ;\r\nif ( ! ( V_57 & V_61 ) )\r\nreturn V_62 ;\r\nV_57 &= V_63 ;\r\nif ( V_57 > 255 )\r\nreturn V_62 ;\r\nF_17 ( & V_2 -> V_64 . V_65 ) ;\r\nF_18 ( L_8 , V_57 ) ;\r\nF_19 (intel_connector, &dev->mode_config.connector_list, base.head)\r\nF_20 ( V_58 , V_57 , 255 ) ;\r\nF_5 ( F_21 ( V_57 * 100 , 255 ) | V_66 , & V_60 -> V_67 ) ;\r\nF_22 ( & V_2 -> V_64 . V_65 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_23 ( struct V_1 * V_2 , T_1 V_68 )\r\n{\r\nF_4 ( L_9 ) ;\r\nreturn V_69 ;\r\n}\r\nstatic T_1 F_24 ( struct V_1 * V_2 , T_1 V_70 )\r\n{\r\nF_4 ( L_10 ) ;\r\nreturn V_71 ;\r\n}\r\nstatic T_1 F_25 ( struct V_1 * V_2 , T_1 V_72 )\r\n{\r\nF_4 ( L_11 ) ;\r\nreturn V_73 ;\r\n}\r\nstatic T_1 F_26 ( struct V_1 * V_2 , T_1 V_74 )\r\n{\r\nF_4 ( L_12 ) ;\r\nreturn V_75 ;\r\n}\r\nstatic T_1 F_27 ( struct V_1 * V_2 , T_1 V_76 )\r\n{\r\nif ( ! V_76 )\r\nF_4 ( L_13 ) ;\r\nif ( V_76 & V_77 )\r\nF_4 ( L_14 ) ;\r\nif ( V_76 & V_78 )\r\nF_4 ( L_15 ) ;\r\nif ( V_76 & V_79 )\r\nF_4 ( L_16 ) ;\r\nif ( V_76 & V_80 )\r\nF_4 ( L_17 ) ;\r\nif ( V_76 & V_81 )\r\nF_4 ( L_18 ) ;\r\nreturn V_82 ;\r\n}\r\nstatic T_1 F_28 ( struct V_1 * V_2 , T_1 V_76 )\r\n{\r\nif ( V_76 & V_83 )\r\nF_4 ( L_19 ) ;\r\nelse\r\nF_4 ( L_20 ) ;\r\nreturn V_84 ;\r\n}\r\nstatic T_1 F_29 ( struct V_1 * V_2 , T_1 V_76 )\r\n{\r\nif ( V_76 & V_85 )\r\nF_4 ( L_21 ) ;\r\nelse\r\nF_4 ( L_22 ) ;\r\nreturn V_86 ;\r\n}\r\nstatic T_1 F_30 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( L_23 ) ;\r\nreturn V_87 ;\r\n}\r\nstatic void F_31 ( struct V_88 * V_89 )\r\n{\r\nstruct V_90 * V_10 =\r\nF_32 ( V_89 , struct V_90 , F_31 ) ;\r\nstruct V_6 * V_7 =\r\nF_32 ( V_10 , struct V_6 , V_10 ) ;\r\nstruct V_1 * V_2 = V_7 -> V_2 ;\r\nstruct V_59 T_2 * V_60 = V_7 -> V_10 . V_60 ;\r\nT_1 V_91 = 0 ;\r\nT_1 V_92 ;\r\nif ( ! V_60 )\r\nreturn;\r\nV_92 = F_2 ( & V_60 -> V_93 ) ;\r\nif ( ! ( V_92 & V_94 ) ) {\r\nF_4 ( L_24 ,\r\nV_92 ) ;\r\nreturn;\r\n}\r\nif ( V_92 & V_95 )\r\nV_91 |= F_23 ( V_2 , F_2 ( & V_60 -> V_68 ) ) ;\r\nif ( V_92 & V_96 )\r\nV_91 |= F_16 ( V_2 , F_2 ( & V_60 -> V_57 ) ) ;\r\nif ( V_92 & V_97 )\r\nV_91 |= F_25 ( V_2 , F_2 ( & V_60 -> V_72 ) ) ;\r\nif ( V_92 & V_98 )\r\nV_91 |= F_24 ( V_2 , F_2 ( & V_60 -> V_70 ) ) ;\r\nif ( V_92 & V_99 )\r\nV_91 |= F_26 ( V_2 ,\r\nF_2 ( & V_60 -> V_74 ) ) ;\r\nif ( V_92 & V_100 )\r\nV_91 |= F_27 ( V_2 , F_2 ( & V_60 -> V_76 ) ) ;\r\nif ( V_92 & V_101 )\r\nV_91 |= F_28 ( V_2 , F_2 ( & V_60 -> V_76 ) ) ;\r\nif ( V_92 & V_102 )\r\nV_91 |= F_29 ( V_2 , F_2 ( & V_60 -> V_76 ) ) ;\r\nif ( V_92 & V_103 )\r\nV_91 |= F_30 ( V_2 ) ;\r\nF_5 ( V_91 , & V_60 -> V_93 ) ;\r\n}\r\nvoid F_33 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nif ( V_7 -> V_10 . V_60 )\r\nF_34 ( & V_7 -> V_10 . F_31 ) ;\r\n}\r\nstatic int F_35 ( struct V_104 * V_105 ,\r\nunsigned long V_106 , void * V_107 )\r\n{\r\nstruct V_108 T_2 * V_109 ;\r\nstruct V_110 * V_111 = V_107 ;\r\nint V_112 = V_113 ;\r\nif ( strcmp ( V_111 -> V_114 , V_115 ) != 0 )\r\nreturn V_116 ;\r\nif ( ! V_117 )\r\nreturn V_116 ;\r\nV_109 = V_117 -> V_109 ;\r\nif ( V_111 -> type == 0x80 &&\r\n( F_2 ( & V_109 -> V_118 ) & 1 ) == 0 )\r\nV_112 = V_119 ;\r\nF_5 ( 0 , & V_109 -> V_120 ) ;\r\nreturn V_112 ;\r\n}\r\nstatic void F_36 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_90 * V_10 = & V_7 -> V_10 ;\r\nstruct V_121 * V_122 ;\r\nT_5 V_123 ;\r\nstruct V_124 * V_125 , * V_126 , * V_127 = NULL ;\r\nunsigned long long V_128 ;\r\nT_6 V_129 ;\r\nT_1 V_130 ;\r\nint V_53 = 0 ;\r\nV_123 = F_37 ( & V_2 -> V_29 -> V_2 ) ;\r\nif ( ! V_123 || F_38 ( V_123 , & V_125 ) )\r\nreturn;\r\nif ( F_39 ( V_123 ) )\r\nV_127 = V_125 ;\r\nelse {\r\nF_19 (acpi_cdev, &acpi_dev->children, node) {\r\nif ( F_39 ( V_126 -> V_123 ) ) {\r\nV_127 = V_126 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( ! V_127 ) {\r\nF_40 ( L_25 ) ;\r\nreturn;\r\n}\r\nF_19 (acpi_cdev, &acpi_video_bus->children, node) {\r\nif ( V_53 >= 8 ) {\r\nF_41 ( & V_2 -> V_29 -> V_2 ,\r\nL_26 ) ;\r\nreturn;\r\n}\r\nV_129 =\r\nF_42 ( V_126 -> V_123 , L_27 ,\r\nNULL , & V_128 ) ;\r\nif ( F_43 ( V_129 ) ) {\r\nif ( ! V_128 )\r\ngoto V_131;\r\nF_5 ( ( T_1 ) ( V_128 & 0x0f0f ) ,\r\n& V_10 -> V_109 -> V_132 [ V_53 ] ) ;\r\nV_53 ++ ;\r\n}\r\n}\r\nV_133:\r\nif ( V_53 < 8 )\r\nF_5 ( 0 , & V_10 -> V_109 -> V_132 [ V_53 ] ) ;\r\nreturn;\r\nV_131:\r\nV_53 = 0 ;\r\nF_19 (connector, &dev->mode_config.connector_list, head) {\r\nint V_134 = V_135 ;\r\nif ( V_53 >= 8 ) {\r\nF_41 ( & V_2 -> V_29 -> V_2 ,\r\nL_28 ) ;\r\nreturn;\r\n}\r\nswitch ( V_122 -> V_136 ) {\r\ncase V_137 :\r\ncase V_138 :\r\nV_134 = V_139 ;\r\nbreak;\r\ncase V_140 :\r\ncase V_141 :\r\ncase V_142 :\r\ncase V_143 :\r\nV_134 = V_144 ;\r\nbreak;\r\ncase V_145 :\r\ncase V_146 :\r\ncase V_147 :\r\ncase V_148 :\r\ncase V_149 :\r\nV_134 = V_150 ;\r\nbreak;\r\ncase V_151 :\r\nV_134 = V_152 ;\r\nbreak;\r\n}\r\nV_130 = F_2 ( & V_10 -> V_109 -> V_132 [ V_53 ] ) ;\r\nF_5 ( V_130 | ( 1 << 31 ) | V_134 | V_53 ,\r\n& V_10 -> V_109 -> V_132 [ V_53 ] ) ;\r\nV_53 ++ ;\r\n}\r\ngoto V_133;\r\n}\r\nstatic void F_44 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_90 * V_10 = & V_7 -> V_10 ;\r\nint V_53 = 0 ;\r\nT_1 V_153 ;\r\ndo {\r\nV_153 = F_2 ( & V_10 -> V_109 -> V_132 [ V_53 ] ) ;\r\nF_5 ( V_153 , & V_10 -> V_109 -> V_154 [ V_53 ] ) ;\r\n} while ( ++ V_53 < 8 && V_153 != 0 );\r\n}\r\nvoid F_45 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_90 * V_10 = & V_7 -> V_10 ;\r\nif ( ! V_10 -> V_155 )\r\nreturn;\r\nif ( V_10 -> V_109 ) {\r\nif ( F_46 ( V_2 , V_156 ) ) {\r\nF_36 ( V_2 ) ;\r\nF_44 ( V_2 ) ;\r\n}\r\nF_5 ( 0 , & V_10 -> V_109 -> V_120 ) ;\r\nF_5 ( 1 , & V_10 -> V_109 -> V_157 ) ;\r\nV_117 = V_10 ;\r\nF_47 ( & V_158 ) ;\r\n}\r\nif ( V_10 -> V_60 ) {\r\nF_5 ( V_159 , & V_10 -> V_60 -> V_160 ) ;\r\nF_5 ( V_161 , & V_10 -> V_60 -> V_162 ) ;\r\n}\r\n}\r\nvoid F_48 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_90 * V_10 = & V_7 -> V_10 ;\r\nif ( ! V_10 -> V_155 )\r\nreturn;\r\nif ( V_10 -> V_60 )\r\nF_5 ( V_163 , & V_10 -> V_60 -> V_162 ) ;\r\nF_49 ( & V_7 -> V_10 . F_31 ) ;\r\nif ( V_10 -> V_109 ) {\r\nF_5 ( 0 , & V_10 -> V_109 -> V_157 ) ;\r\nV_117 = NULL ;\r\nF_50 ( & V_158 ) ;\r\n}\r\nF_51 ( V_10 -> V_155 ) ;\r\nV_10 -> V_155 = NULL ;\r\nV_10 -> V_109 = NULL ;\r\nV_10 -> F_1 = NULL ;\r\nV_10 -> V_60 = NULL ;\r\nV_10 -> V_164 = NULL ;\r\nV_10 -> V_165 = NULL ;\r\n}\r\nstatic void F_52 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_90 * V_10 = & V_7 -> V_10 ;\r\nbool V_166 = false ;\r\nT_1 V_167 ;\r\nV_10 -> V_25 = 1 ;\r\nV_10 -> V_22 = 1 ;\r\nif ( F_1 ( V_2 , V_168 , 0 , & V_167 ) == 0 ) {\r\nV_167 <<= 1 ;\r\nV_10 -> V_25 |= V_167 ;\r\n}\r\nif ( F_1 ( V_2 , V_169 , 0 , & V_167 ) == 0 ) {\r\nV_10 -> V_22 |= V_167 ;\r\nV_166 = true ;\r\n}\r\nif ( F_1 ( V_2 , V_170 , 0 , & V_167 ) == 0 ) {\r\nT_1 V_171 = V_167 & 0x7ff ;\r\nT_1 V_172 = V_167 & ~ 0xfff ;\r\nV_167 = ( V_172 << 4 ) | ( V_171 << 1 ) | 1 ;\r\nif ( V_166 ) {\r\nT_1 V_173 = V_10 -> V_22 ;\r\nif ( ( V_173 & V_167 ) != V_173 )\r\nF_4 ( L_29 , V_173 , V_167 ) ;\r\n} else {\r\nV_10 -> V_22 |= V_167 ;\r\n}\r\n}\r\nF_4 ( L_30 ,\r\nV_10 -> V_25 ,\r\nV_10 -> V_22 ) ;\r\n}\r\nstatic inline void F_52 ( struct V_1 * V_2 ) {}\r\nint F_53 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_90 * V_10 = & V_7 -> V_10 ;\r\nvoid T_2 * V_40 ;\r\nT_1 V_174 , V_175 ;\r\nchar V_176 [ sizeof( V_177 ) ] ;\r\nint V_178 = 0 ;\r\nF_54 ( V_2 -> V_29 , V_179 , & V_174 ) ;\r\nF_4 ( L_31 , V_174 ) ;\r\nif ( V_174 == 0 ) {\r\nF_4 ( L_32 ) ;\r\nreturn - V_180 ;\r\n}\r\n#ifdef F_55\r\nF_56 ( & V_10 -> F_31 , F_31 ) ;\r\n#endif\r\nV_40 = F_57 ( V_174 , V_181 ) ;\r\nif ( ! V_40 )\r\nreturn - V_182 ;\r\nF_58 ( V_176 , V_40 , sizeof( V_176 ) ) ;\r\nif ( memcmp ( V_176 , V_177 , 16 ) ) {\r\nF_4 ( L_33 ) ;\r\nV_178 = - V_23 ;\r\ngoto V_183;\r\n}\r\nV_10 -> V_155 = V_40 ;\r\nV_10 -> V_164 = V_40 + V_184 ;\r\nV_10 -> V_165 = V_40 + V_185 ;\r\nV_175 = F_2 ( & V_10 -> V_155 -> V_175 ) ;\r\nif ( V_175 & V_186 ) {\r\nF_4 ( L_34 ) ;\r\nV_10 -> V_109 = V_40 + V_187 ;\r\n}\r\nif ( V_175 & V_188 ) {\r\nF_4 ( L_35 ) ;\r\nV_10 -> F_1 = V_40 + V_189 ;\r\nF_52 ( V_2 ) ;\r\n}\r\nif ( V_175 & V_190 ) {\r\nF_4 ( L_36 ) ;\r\nV_10 -> V_60 = V_40 + V_191 ;\r\nF_5 ( V_163 , & V_10 -> V_60 -> V_162 ) ;\r\n}\r\nreturn 0 ;\r\nV_183:\r\nF_51 ( V_40 ) ;\r\nreturn V_178 ;\r\n}
