// Seed: 444532291
module module_0 (
    output logic id_0,
    input id_1
);
  assign id_0 = 1;
  logic id_2;
  assign id_0 = id_1 && 1;
  defparam id_3.id_4 = (1);
endmodule
