{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609059737676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609059737685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 17:02:17 2020 " "Processing started: Sun Dec 27 17:02:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609059737685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059737685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PianoTile -c PianoTile " "Command: quartus_map --read_settings_files=on --write_settings_files=off PianoTile -c PianoTile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059737685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609059738204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609059738204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot.v 1 1 " "Found 1 design units, including 1 entities, in source file dot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dot " "Found entity 1: Dot" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059748229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "check.v(10) " "Verilog HDL information at check.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "check.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/check.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609059748231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059748231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PianoTile.v(54) " "Verilog HDL information at PianoTile.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609059748232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sevenDP2 SevenDP2 PianoTile.v(5) " "Verilog HDL Declaration information at PianoTile.v(5): object \"sevenDP2\" differs only in case from object \"SevenDP2\" in the same scope" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609059748233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sevenDP1 SevenDP1 PianoTile.v(5) " "Verilog HDL Declaration information at PianoTile.v(5): object \"sevenDP1\" differs only in case from object \"SevenDP1\" in the same scope" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609059748233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sevenDP0 SevenDP0 PianoTile.v(5) " "Verilog HDL Declaration information at PianoTile.v(5): object \"sevenDP0\" differs only in case from object \"SevenDP0\" in the same scope" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609059748233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianotile.v 1 1 " "Found 1 design units, including 1 entities, in source file pianotile.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoTile " "Found entity 1: PianoTile" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059748233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendp.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDP " "Found entity 1: SevenDP" {  } { { "SevenDP.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/SevenDP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059748235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748235 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(107) " "Verilog HDL Procedural Assignment error at PianoTile.v(107): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 107 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748236 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(108) " "Verilog HDL Procedural Assignment error at PianoTile.v(108): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 108 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748236 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(109) " "Verilog HDL Procedural Assignment error at PianoTile.v(109): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 109 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748236 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(110) " "Verilog HDL Procedural Assignment error at PianoTile.v(110): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 110 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748236 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(111) " "Verilog HDL Procedural Assignment error at PianoTile.v(111): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 111 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(112) " "Verilog HDL Procedural Assignment error at PianoTile.v(112): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 112 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(113) " "Verilog HDL Procedural Assignment error at PianoTile.v(113): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 113 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(114) " "Verilog HDL Procedural Assignment error at PianoTile.v(114): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 114 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(115) " "Verilog HDL Procedural Assignment error at PianoTile.v(115): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 115 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(116) " "Verilog HDL Procedural Assignment error at PianoTile.v(116): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 116 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(117) " "Verilog HDL Procedural Assignment error at PianoTile.v(117): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 117 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(118) " "Verilog HDL Procedural Assignment error at PianoTile.v(118): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 118 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(119) " "Verilog HDL Procedural Assignment error at PianoTile.v(119): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 119 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(120) " "Verilog HDL Procedural Assignment error at PianoTile.v(120): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 120 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(121) " "Verilog HDL Procedural Assignment error at PianoTile.v(121): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 121 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(122) " "Verilog HDL Procedural Assignment error at PianoTile.v(122): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 122 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "brick PianoTile.v(123) " "Verilog HDL Procedural Assignment error at PianoTile.v(123): object \"brick\" on left-hand side of assignment must have a variable data type" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 123 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1609059748237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/PianoTile/output_files/PianoTile.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/PianoTile/output_files/PianoTile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748263 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609059748338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 27 17:02:28 2020 " "Processing ended: Sun Dec 27 17:02:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609059748338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609059748338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609059748338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748338 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059748968 ""}
