# Circuit Metadata

**Last Updated:** 2025-09-15

| Field                  | Value                     |
| ---------------------- | ------------------------- |
| Title                  | Common Emitter Amplifier |
| Part Number            | 04B-005 |
| Revision               | A1-00 |
| Interface              | 5 pin interface |
| Type of Design         | Fundamental |
| Level of Novelty       | Common |
| Performance Feedback   | Exists |
| Verified Performance   | Yes |

## Used On

| PN         | Occurrences |
| ---------- | ----------- |
| (None) | 0 |

## Netlist

`| Net  | Part | Pad | Pin     | Sheet |`

`| ---- | ---- | --- | ------- | ----- |`

`| GND  | C1   | -   | -       | 1     |`

`| GND  | C3   | -   | -       | 1     |`

`| GND  | R3   | 1   | 1       | 1     |`

`| GND  | R6   | 1   | 1       | 1     |`

`| GND  | C4   | -   | -       | 1     |`

`| GND  | TP4  | 1   | 1       | 1     |`

`| GND  | P1   | 1   | GND (1) | 1     |`

`| GND  | J1   | 2   | 2       | 1     |`

`| GND  | R11  | 1   | 1       | 1     |`

`| N$1  | R7   | A   | A       | 1     |`

`| N$1  | TP9  | 1   | 1       | 1     |`

`| N$1  | R8   | 2   | 2       | 1     |`

`| N$2  | R1   | 1   | 1       | 1     |`

`| N$2  | TP5  | 1   | 1       | 1     |`

`| N$2  | R2   | E   | E       | 1     |`

`| N$3  | R2   | A   | A       | 1     |`

`| N$3  | TP6  | 1   | 1       | 1     |`

`| N$3  | R3   | 2   | 2       | 1     |`

`| N$4  | C4   | +   | +       | 1     |`

`| N$4  | TP8  | 1   | 1       | 1     |`

`| N$4  | R6   | 2   | 2       | 1     |`

`| N$4  | R9   | A   | A       | 1     |`

`| N$4  | R9   | S   | S       | 1     |`

`| N$5  | R2   | S   | S       | 1     |`

`| N$5  | Q1   | B   | B       | 1     |`

`| N$5  | TP2  | 1   | 1       | 1     |`

`| N$5  | C2   | -   | -       | 1     |`

`| N$5  | C5   | -   | -       | 1     |`

`| N$6  | R5   | 2   | 2       | 1     |`

`| N$6  | TP7  | 1   | 1       | 1     |`

`| N$6  | Q1   | E   | E       | 1     |`

`| N$6  | J1   | 1   | 1       | 1     |`

`| N$7  | P1   | 5   | OUT (5) | 1     |`

`| N$7  | C6   | -   | -       | 1     |`

`| N$7  | R11  | 2   | 2       | 1     |`

`| N$7  | TP12 | 1   | 1       | 1     |`

`| N$8  | C5   | +   | +       | 1     |`

`| N$8  | J2   | 2   | 2       | 1     |`

`| N$9  | Q1   | C   | C       | 1     |`

`| N$9  | R4   | 1   | 1       | 1     |`

`| N$9  | R10  | 2   | 2       | 1     |`

`| N$9  | TP10 | 1   | 1       | 1     |`

`| N$9  | R8   | 1   | 1       | 1     |`

`| N$9  | C6   | +   | +       | 1     |`

`| N$10 | TP1  | 1   | 1       | 1     |`

`| N$10 | C2   | +   | +       | 1     |`

`| N$10 | P1   | 4   | IN (4)  | 1     |`

`| N$11 | R10  | 1   | 1       | 1     |`

`| N$11 | J2   | 1   | 1       | 1     |`

`| N$11 | TP11 | 1   | 1       | 1     |`

`| N$13 | R5   | 1   | 1       | 1     |`

`| N$13 | R9   | E   | E       | 1     |`

`| V+   | TP3  | 1   | 1       | 1     |`

`| V+   | R7   | S   | S       | 1     |`

`| V+   | R7   | E   | E       | 1     |`

`| V+   | R4   | 2   | 2       | 1     |`

`| V+   | R1   | 2   | 2       | 1     |`

`| V+   | P1   | 2   | V+ (2)  | 1     |`

`| V+   | C1   | +   | +       | 1     |`

`| V+   | C3   | +   | +       | 1     |`

## Partlist

`| REF DES | PART TYPE        | VALUE / DESCRIPTION |`

`| ------- | ---------------- | ------------------- |`

`| C1      | Capacitor        |                     |`

`| C2      | Capacitor        |                     |`

`| C3      | Capacitor        |                     |`

`| C4      | Capacitor        |                     |`

`| C5      | Capacitor        |                     |`

`| C6      | Capacitor        |                     |`

`| J1      | Connector (jack) |                     |`

`| J2      | Connector (jack) |                     |`

`| P1      | Connector (plug) |                     |`

`| Q1      | Transistor       |                     |`

`| R1      | Resistor         |                     |`

`| R2      | Resistor         |                     |`

`| R3      | Resistor         |                     |`

`| R4      | Resistor         |                     |`

`| R5      | Resistor         |                     |`

`| R6      | Resistor         |                     |`

`| R7      | Resistor         |                     |`

`| R8      | Resistor         |                     |`

`| R9      | Resistor         |                     |`

`| R10     | Resistor         |                     |`

`| R11     | Resistor         |                     |`

`| TP1     | Test point       |                     |`

`| TP2     | Test point       |                     |`

`| TP3     | Test point       |                     |`

`| TP4     | Test point       |                     |`

`| TP5     | Test point       |                     |`

`| TP6     | Test point       |                     |`

`| TP7     | Test point       |                     |`

`| TP8     | Test point       |                     |`

`| TP9     | Test point       |                     |`

`| TP10    | Test point       |                     |`

`| TP11    | Test point       |                     |`

`| TP12    | Test point       |                     |`

## Pin Interface

| Pin | Name | Description | Note |
| --- | ---- | ----------- | ---- |

## Tests

| Test No. | Name | Description | Note |
| -------- | ---- | ----------- | ---- |

## EPSA

<!-- maturity: 0 Placeholder -->
## `EPSA -- Electrical/Physics-of-Stress Analysis`

`Design summary`

- `Item: Common Emitter Amplifier, Part 04B-005, Rev A1-00, 5-pin interface (P1:
  V+, GND, IN (4), OUT (5)).`
- `Topology: Single NPN BJT Q1 in common-emitter; collector load R4 to V+;
  emitter resistor R5; input AC-coupled via C2 to base (N$5); output AC-coupled
  via C6 from collector (N$9) to OUT (N$7); bias via R1/R3 divider with
  adjustable pot R2 (wiper to base). Supply decoupling C1/C3 to GND.`
- `Key nets and test points: V+ (TP3), GND (TP4), Base N$5 (TP2), Emitter N$6
  (TP7), Collector N$9 (TP10), IN N$10 (TP1), OUT N$7 (TP12). Assumptions and
  environment (TBD where noted)`
- `Supply V+: nominal 12 V (TBD), min 9 V (TBD), max 15 V (TBD).`
- `Ambient temperature Ta: -40 to +85 C (TBD), still air; altitude/pressure
  normal operation (no derating beyond thermal).`
- `External load at OUT: RL ≥ 10 k Ohm  (TBD). Input source: 1 Vrms max, Rs ≈ 600  Ohm 
  (TBD), fband 20 Hz-20 kHz (TBD).`
- `Components: R ±1% (unless otherwise specified), electrolytic C ±20%, Q1 β =
  50-300, Vbe(25 C) ≈ 0.65 V, Vbe tempco ≈ -2 mV/ deg C.`
- `Derating targets: resistors ≤50% rated power at 85 C; electrolytic caps ≤50%
  rated voltage at Vmax and ≤50% rated ripple current; Q1 junction Tj ≤ 110 C
  (or device limit if lower). Node and component mapping from netlist`
- `RC ≡ R4 from V+ to collector (N$9). RE ≡ R5 in emitter network (N$13<->N$6).
  Q1: B=N$5, E=N$6, C=N$9.`
- `Bias network: R1 (V+<->N$2), R3 (N$3<->GND), R2 pot between N$2-N$3 with wiper at
  N$5 (base). R7/R9 appear as trims/bias elements (TBD function).`
- `Coupling: C2 (IN N$10 -> base N$5), C6 (collector N$9 -> OUT N$7). Decoupling:
  C1, C3 (V+ to GND). C4, C5 local bypass/filters (TBD polarity context
  confirmed by '+' marking). Stress calculations (symbolic -- numeric once
  values provided)`
1)  `Q1 transistor`
- `Base bias (neglecting base current for first pass): Vb ≈ V+·(R3 + (1-α)·R2) /
  (R1 + R2 + R3), where α∈[0,1] is R2 wiper position measured from the R1 side.`
- `Ve ≈ Vb - Vbe. Ie ≈ Ve / RE. Ic ≈ Ie (β ≫ 1 approximation) or Ic ≈ β/(β+1)·Ie.`
- `Vc ≈ V+ - Ic·RC. Target mid-rail bias: Vc ≈ 0.5·V+.`
- `VCE limits: VCE(max) ≈ V+ (cutoff), VCE(min) ≈ VCE(sat) ≈ 0.1-0.2 V
  (device-dependent).`
- `Power: PD_Q1 ≈ Ic·VCE(avg). Worst-case near mid-bias: PD_Q1,max ≈
  (V+)²/(4·RC). Thermal rise: ΔT ≈ θJA·PD_Q1. Tj ≈ Ta + ΔT.`
- `SOA check: ensure {VCE(max), Ic(max), PD} within datasheet across Tmin/Tmax.`
1)  `Resistors`
- `RC (R4): PR4 = Ic²·RC; also bounded by PR4 ≤ (V+)²/(4·RC). Select PRated ≥ 2x
  PR4,max at Tmax.`
- `RE (R5): PRE = Ie²·RE = Ve²/RE. Evaluate at V+max, β(min), hot Vbe.`
- `Divider (R1, R2, R3): Ensure Idiv ≥ 10·Ib(max). Pot end-stop: check power in
  each section when α->0 or 1. PRx = Idiv²·Rx.`
- `Any series/bleeder resistors at input/output (e.g., R10, R11): verify surge
  and steady-state power under max signal and fault (e.g., C6 short).`
1)  `Capacitors`
- `C2 (input coupling, polarized): DC across C2 ≈ |Vb - Vin_DC| ≈ |Vb| (Vin_DC ≈
  0). Select VR ≥ 2x |Vb|max. Ripple current Irms ≈ 2πf·C2·Vs_rms; check ESR
  heating.`
- `C6 (output coupling, polarized): DC across C6 ≈ |Vc - Vout_DC| ≈ |Vc|. Select
  VR ≥ 2x |Vc|max. Ripple current vs load and signal per Irms ≈ 2πf·C6·Vout_rms.`
- `C1, C3 (decoupling): VR ≥ V+max with margin; ESR/ESL appropriate for supply
  ripple; place close to Q1 and connector.`
- `C4, C5: verify polarity orientation aligns with DC node potentials; VR margin
  as above.`
1)  `Connectors/ESD/surges`
- `IN and OUT should withstand handling ESD (≥2 kV HBM, TBD). Consider series
  resistors and TVS diodes if environment is harsh. For V+, confirm input surge
  profile (e.g., hot-plug) and add inrush limiting if needed. Derating checks
  (to be confirmed with actual values)`
- `Resistors: PRx_max / PRated ≤ 0.5 at 85 C.`
- `Capacitors: Vdc_max / VR ≤ 0.5; Irms ≤ 0.5·Irated; temperature within rated.`
- `Q1: Tj_max below datasheet limit with PCB θJA estimate (package TBD). Test
  points and verification (bring-up checklist)`
- `Measure DC: TP3 (V+), TP4 (0 V), TP10 (Vc ≈ 0.45-0.55·V+), TP7 (Ve ≈
  0.05-0.2·V+), TP2 (Vb ≈ Ve + 0.6-0.75 V).`
- `AC: Inject at TP1/IN; observe TP12/OUT; verify low-frequency corner vs C2, C6
  sizing; check clipping margins vs input amplitude and load. Open items to
  lock EPSA`
- `Exact values, tolerances, packages, ratings for R1-R11, C1-C6, Q1
  (type/package/θJA).`
- `V+ min/max and ripple, input amplitude and source impedance, output load
  range, ambient/thermal environment, intended α settings for R2/R7/R9.
  Conclusions`
- `Under stated assumptions, stresses are expected within conservative derating.
  Provide BOM values and device selections to complete numeric stress/thermal
  checks and finalize sign-off.`

## WCCA

<!-- section: WCCA -->
<!-- maturity: 0 Placeholder -->
(paste WCCA here -- assumptions, equations, corners, tabulated results, conclusions)

## FMEA

<!-- section: FMEA -->
<!-- maturity: 0 Placeholder -->
(paste FMEA here -- failure modes/effects/causes, detection controls, severity/occurrence/detection, RPN table)
