// Seed: 1660326792
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 module_0
);
  logic id_6 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    output tri id_0,
    input tri id_1,
    output uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6
    , id_21,
    output tri1 id_7,
    output tri1 id_8,
    output wor id_9,
    output tri id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    input supply1 id_14,
    input tri1 id_15,
    output tri1 id_16,
    input uwire id_17,
    input wire id_18
    , id_22,
    input wor module_1
);
  assign id_3 = 1 + -1;
  nor primCall (
      id_3, id_21, id_11, id_4, id_17, id_6, id_1, id_5, id_13, id_22, id_14, id_18, id_15
  );
  module_0 modCall_1 (
      id_0,
      id_2,
      id_14,
      id_5,
      id_11
  );
endmodule
