Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/coregen.cgp.
WARNING:sim:991 - The project IP instance 'csVio' for IP 'VIO (ChipScope Pro -
   Virtual Input/Output) v1.05.a' was generated with a different version of the
   IP than is currently in the IP Catalog. It was originally generated using IP
   with the packaged timestamp '2013-03-26+22:44'; the IP in the current catalog
   has a different packaged timestamp '2013-10-13+14:13'. This mismatch is due
   to changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
WARNING:sim:991 - The project IP instance 'dp_dram250mhz' for IP 'MIG Virtex-6
   and Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2013-03-27+03:45'; the IP in the current catalog has a
   different packaged timestamp '2013-10-13+18:46'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
WARNING:sim:991 - The project IP instance 'dp_dram300mhz' for IP 'MIG Virtex-6
   and Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2013-03-27+03:45'; the IP in the current catalog has a
   different packaged timestamp '2013-10-13+18:46'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'mcsPll_600_125_50_50'...
Applying external generics to 'mcsPll_600_125_50_50'...
Delivering associated files for 'mcsPll_600_125_50_50'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'mcsPll_600_125_50_50'...
Delivered 3 files into directory
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50
Delivered 1 file into directory
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: mcsPll_600_125_50_50.xco
XMDF file found: mcsPll_600_125_50_50_xmdf.tcl
Adding
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50.asy -view all -origin_type imported
Adding
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50.ucf -view all -origin_type created
Adding
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fp
   ga_mcs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_m
cs/ipcore_dir/tmp/_cg/mcsPll_600_125_50_50.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mcsPll_600_125_50_50"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Closed project file.
