// Seed: 870256211
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    output logic id_9,
    input tri0 id_10
);
  assign id_2 = 1;
  initial id_9 <= id_10 << 1'b0;
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
