;redcode
;assert 1
	SPL 0, <-29
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 94
	MOV -7, <-20
	SUB @127, 106
	SLT -21, @10
	SUB @-127, 105
	SUB #0, -2
	SUB @127, 100
	SUB #12, @240
	SUB #12, @240
	SPL <130, 9
	DJN 0, 94
	SUB @127, 100
	JMZ @71, @101
	SPL <130, 9
	ADD 270, 0
	SUB @127, 106
	ADD 210, 30
	SUB -7, <-20
	ADD -1, <-29
	SPL 0, <-20
	ADD 300, 90
	SUB #12, @200
	DJN -7, @-20
	DJN -7, @-20
	JMZ 12, <10
	SLT -401, <-24
	ADD 270, 0
	SPL <130, 9
	SPL <130, 9
	SUB @-127, 105
	SPL <130, 9
	SUB 12, @10
	JMN @12, #240
	SPL 0, <-29
	JMN @12, #240
	JMZ 300, 90
	JMP -7, @-520
	MOV @130, 9
	JMP -7, @-520
	SUB @-127, 105
	SPL <130, 9
	JMP -7, @-520
	JMP -7, @-520
	ADD 300, 90
	MOV 0, -29
	SPL 0, <-29
