cocci_test_suite() {
	struct gpio_irq_type cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 96 */;
	struct platform_driver cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 933 */;
	const struct of_device_id cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 928 */[];
	struct platform_device *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 896 */;
	struct of_phandle_args cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 820 */;
	struct pinctrl_pin_desc *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 760 */;
	struct gpio_irq_type *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 76 */;
	struct pinctrl_desc *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 759 */;
	struct property *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 699 */;
	struct group_desc cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 697 */;
	unsigned int *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 696 */;
	struct device_node *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 695 */;
	void __iomem *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 67 */;
	void cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 67 */;
	unsigned int cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 643 */;
	struct eqbr_pmx_func *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 642 */;
	struct device *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 641 */;
	struct eqbr_pinctrl_drv_data *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 639 */;
	int cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 639 */;
	char *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 601 */;
	const char *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 588 */;
	funcs_util_ops cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 583 */;
	bool cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 564 */;
	const struct pinconf_ops cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 555 */;
	unsigned long cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 54 */;
	struct eqbr_gpio_ctrl *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 52 */;
	const unsigned int *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 516 */;
	struct gpio_chip *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 51 */;
	struct irq_data *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 49 */;
	u32 cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 385 */;
	struct eqbr_pin_bank *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 381 */;
	enum pin_config_param cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 379 */;
	unsigned long *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 376 */;
	struct pinctrl_dev *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 375 */;
	const struct pinmux_ops cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 344 */;
	struct pinctrl_gpio_range *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 336 */;
	struct group_desc *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 316 */;
	struct function_desc *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 315 */;
	const struct pinctrl_ops cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 274 */;
	struct resource cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 207 */;
	struct gpio_irq_chip *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 165 */;
	struct irq_chip *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 151 */;
	struct irq_desc *cocci_id/* drivers/pinctrl/pinctrl-equilibrium.c 147 */;
}
