//
// File created by:  xmverilog
// Do not modify this file
//
../sim/testbench.v
+access+r
