{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 22:06:13 2021 " "Info: Processing started: Wed Apr 21 22:06:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst3~latch " "Warning: Node \"inst3~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst8~latch " "Warning: Node \"inst8~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst9~latch " "Warning: Node \"inst9~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10~latch " "Warning: Node \"inst10~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst11~latch " "Warning: Node \"inst11~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12~latch " "Warning: Node \"inst12~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst13~latch " "Warning: Node \"inst13~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "inst14~latch " "Warning: Node \"inst14~latch\" is a latch" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR0 " "Info: Assuming node \"PR0\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 72 240 160 "PR0" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR1 " "Info: Assuming node \"PR1\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 288 456 160 "PR1" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR2 " "Info: Assuming node \"PR2\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 512 680 160 "PR2" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR3 " "Info: Assuming node \"PR3\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 736 904 160 "PR3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR4 " "Info: Assuming node \"PR4\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 968 1136 160 "PR4" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR5 " "Info: Assuming node \"PR5\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1200 1368 160 "PR5" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "PR6 " "Info: Assuming node \"PR6\" is an undefined clock" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "PR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst13~latch " "Info: Detected ripple clock \"inst13~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~latch " "Info: Detected ripple clock \"inst12~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~latch " "Info: Detected ripple clock \"inst11~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~latch " "Info: Detected ripple clock \"inst10~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~latch " "Info: Detected ripple clock \"inst9~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~latch " "Info: Detected ripple clock \"inst8~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~latch " "Info: Detected ripple clock \"inst3~latch\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13~head_lut " "Info: Detected gated clock \"inst13~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst13~_emulated " "Info: Detected ripple clock \"inst13~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12~head_lut " "Info: Detected gated clock \"inst12~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12~_emulated " "Info: Detected ripple clock \"inst12~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11~head_lut " "Info: Detected gated clock \"inst11~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11~_emulated " "Info: Detected ripple clock \"inst11~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10~head_lut " "Info: Detected gated clock \"inst10~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10~_emulated " "Info: Detected ripple clock \"inst10~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9~head_lut " "Info: Detected gated clock \"inst9~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9~_emulated " "Info: Detected ripple clock \"inst9~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8~head_lut " "Info: Detected gated clock \"inst8~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8~_emulated " "Info: Detected ripple clock \"inst8~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3~head_lut " "Info: Detected gated clock \"inst3~head_lut\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3~_emulated " "Info: Detected ripple clock \"inst3~_emulated\" as buffer" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst11~_emulated register inst11~_emulated 378.64 MHz 2.641 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 378.64 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 2.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.402 ns + Longest register register " "Info: + Longest register to register delay is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X2_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 1.290 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(0.968 ns) + CELL(0.322 ns) = 1.290 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.178 ns) 2.306 ns inst11~data_lut 3 COMB LCCOMB_X2_Y14_N10 1 " "Info: 3: + IC(0.838 ns) + CELL(0.178 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.402 ns inst11~_emulated 4 REG LCFF_X2_Y14_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.402 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 24.81 % ) " "Info: Total cell delay = 0.596 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 75.19 % ) " "Info: Total interconnect delay = 1.806 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 12.965 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 12.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.879 ns) 3.718 ns inst3~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.946 ns) + CELL(0.879 ns) = 3.718 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.322 ns) 4.400 ns inst3~head_lut 3 COMB LCCOMB_X1_Y15_N10 3 " "Info: 3: + IC(0.360 ns) + CELL(0.322 ns) = 4.400 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 5.576 ns inst8~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 5.576 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 6.115 ns inst8~head_lut 5 COMB LCCOMB_X1_Y15_N22 3 " "Info: 5: + IC(0.361 ns) + CELL(0.178 ns) = 6.115 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 7.761 ns inst9~_emulated 6 REG LCFF_X3_Y15_N25 1 " "Info: 6: + IC(0.767 ns) + CELL(0.879 ns) = 7.761 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 8.786 ns inst9~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.847 ns) + CELL(0.178 ns) = 8.786 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 10.438 ns inst10~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.773 ns) + CELL(0.879 ns) = 10.438 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 11.580 ns inst10~head_lut 9 COMB LCCOMB_X1_Y15_N18 3 " "Info: 9: + IC(0.820 ns) + CELL(0.322 ns) = 11.580 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 12.965 ns inst11~_emulated 10 REG LCFF_X2_Y14_N11 1 " "Info: 10: + IC(0.783 ns) + CELL(0.602 ns) = 12.965 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.011 ns ( 46.36 % ) " "Info: Total cell delay = 6.011 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.954 ns ( 53.64 % ) " "Info: Total interconnect delay = 6.954 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.965 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.965 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 12.965 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 12.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.879 ns) 3.718 ns inst3~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.946 ns) + CELL(0.879 ns) = 3.718 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.322 ns) 4.400 ns inst3~head_lut 3 COMB LCCOMB_X1_Y15_N10 3 " "Info: 3: + IC(0.360 ns) + CELL(0.322 ns) = 4.400 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 5.576 ns inst8~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 5.576 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 6.115 ns inst8~head_lut 5 COMB LCCOMB_X1_Y15_N22 3 " "Info: 5: + IC(0.361 ns) + CELL(0.178 ns) = 6.115 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 7.761 ns inst9~_emulated 6 REG LCFF_X3_Y15_N25 1 " "Info: 6: + IC(0.767 ns) + CELL(0.879 ns) = 7.761 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 8.786 ns inst9~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.847 ns) + CELL(0.178 ns) = 8.786 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 10.438 ns inst10~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.773 ns) + CELL(0.879 ns) = 10.438 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 11.580 ns inst10~head_lut 9 COMB LCCOMB_X1_Y15_N18 3 " "Info: 9: + IC(0.820 ns) + CELL(0.322 ns) = 11.580 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 12.965 ns inst11~_emulated 10 REG LCFF_X2_Y14_N11 1 " "Info: 10: + IC(0.783 ns) + CELL(0.602 ns) = 12.965 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.011 ns ( 46.36 % ) " "Info: Total cell delay = 6.011 ns ( 46.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.954 ns ( 53.64 % ) " "Info: Total interconnect delay = 6.954 ns ( 53.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.965 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.965 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.965 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.965 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.965 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.965 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR0 register inst11~_emulated register inst11~_emulated 378.64 MHz 2.641 ns Internal " "Info: Clock \"PR0\" has Internal fmax of 378.64 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 2.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.402 ns + Longest register register " "Info: + Longest register to register delay is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X2_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 1.290 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(0.968 ns) + CELL(0.322 ns) = 1.290 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.178 ns) 2.306 ns inst11~data_lut 3 COMB LCCOMB_X2_Y14_N10 1 " "Info: 3: + IC(0.838 ns) + CELL(0.178 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.402 ns inst11~_emulated 4 REG LCFF_X2_Y14_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.402 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 24.81 % ) " "Info: Total cell delay = 0.596 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 75.19 % ) " "Info: Total interconnect delay = 1.806 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 destination 10.810 ns + Shortest register " "Info: + Shortest clock path from clock \"PR0\" to destination register is 10.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR0 1 CLK PIN_15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 3; CLK Node = 'PR0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 72 240 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.178 ns) 2.245 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N10 3 " "Info: 2: + IC(1.143 ns) + CELL(0.178 ns) = 2.245 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 3.421 ns inst8~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 3.421 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 3.960 ns inst8~head_lut 4 COMB LCCOMB_X1_Y15_N22 3 " "Info: 4: + IC(0.361 ns) + CELL(0.178 ns) = 3.960 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 5.606 ns inst9~_emulated 5 REG LCFF_X3_Y15_N25 1 " "Info: 5: + IC(0.767 ns) + CELL(0.879 ns) = 5.606 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 6.631 ns inst9~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.847 ns) + CELL(0.178 ns) = 6.631 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 8.283 ns inst10~_emulated 7 REG LCFF_X2_Y14_N1 1 " "Info: 7: + IC(0.773 ns) + CELL(0.879 ns) = 8.283 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 9.425 ns inst10~head_lut 8 COMB LCCOMB_X1_Y15_N18 3 " "Info: 8: + IC(0.820 ns) + CELL(0.322 ns) = 9.425 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 10.810 ns inst11~_emulated 9 REG LCFF_X2_Y14_N11 1 " "Info: 9: + IC(0.783 ns) + CELL(0.602 ns) = 10.810 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.019 ns ( 46.43 % ) " "Info: Total cell delay = 5.019 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.791 ns ( 53.57 % ) " "Info: Total interconnect delay = 5.791 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.810 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.810 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.143ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR0 source 10.810 ns - Longest register " "Info: - Longest clock path from clock \"PR0\" to source register is 10.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR0 1 CLK PIN_15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 3; CLK Node = 'PR0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR0 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 72 240 160 "PR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.178 ns) 2.245 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N10 3 " "Info: 2: + IC(1.143 ns) + CELL(0.178 ns) = 2.245 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { PR0 inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 3.421 ns inst8~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 3.421 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 3.960 ns inst8~head_lut 4 COMB LCCOMB_X1_Y15_N22 3 " "Info: 4: + IC(0.361 ns) + CELL(0.178 ns) = 3.960 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 5.606 ns inst9~_emulated 5 REG LCFF_X3_Y15_N25 1 " "Info: 5: + IC(0.767 ns) + CELL(0.879 ns) = 5.606 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 6.631 ns inst9~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.847 ns) + CELL(0.178 ns) = 6.631 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 8.283 ns inst10~_emulated 7 REG LCFF_X2_Y14_N1 1 " "Info: 7: + IC(0.773 ns) + CELL(0.879 ns) = 8.283 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 9.425 ns inst10~head_lut 8 COMB LCCOMB_X1_Y15_N18 3 " "Info: 8: + IC(0.820 ns) + CELL(0.322 ns) = 9.425 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 10.810 ns inst11~_emulated 9 REG LCFF_X2_Y14_N11 1 " "Info: 9: + IC(0.783 ns) + CELL(0.602 ns) = 10.810 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.019 ns ( 46.43 % ) " "Info: Total cell delay = 5.019 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.791 ns ( 53.57 % ) " "Info: Total interconnect delay = 5.791 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.810 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.810 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.143ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.810 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.810 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.143ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.810 ns" { PR0 inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.810 ns" { PR0 {} PR0~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.143ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.178ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register inst14~_emulated register inst14~_emulated 59.97 MHz 16.675 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 59.97 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\" (period= 16.675 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.102 ns + Longest register register " "Info: + Longest register to register delay is 1.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X10_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.178 ns) 0.533 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(0.355 ns) + CELL(0.178 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.006 ns inst14~data_lut 3 COMB LCCOMB_X10_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.102 ns inst14~_emulated 4 REG LCFF_X10_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.102 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 41.02 % ) " "Info: Total cell delay = 0.452 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.650 ns ( 58.98 % ) " "Info: Total interconnect delay = 0.650 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.355ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.334 ns - Smallest " "Info: - Smallest clock skew is -15.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 4.466 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 4.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.516 ns) 3.588 ns inst13~head_lut 2 COMB LCCOMB_X10_Y8_N12 3 " "Info: 2: + IC(2.138 ns) + CELL(0.516 ns) = 3.588 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 4.466 ns inst14~_emulated 3 REG LCFF_X10_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 4.466 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 45.95 % ) " "Info: Total cell delay = 2.052 ns ( 45.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.414 ns ( 54.05 % ) " "Info: Total interconnect delay = 2.414 ns ( 54.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.276ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 19.800 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 19.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.521 ns) 3.568 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N10 3 " "Info: 2: + IC(2.113 ns) + CELL(0.521 ns) = 3.568 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.744 ns inst8~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 4.744 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 5.283 ns inst8~head_lut 4 COMB LCCOMB_X1_Y15_N22 3 " "Info: 4: + IC(0.361 ns) + CELL(0.178 ns) = 5.283 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 6.929 ns inst9~_emulated 5 REG LCFF_X3_Y15_N25 1 " "Info: 5: + IC(0.767 ns) + CELL(0.879 ns) = 6.929 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 7.954 ns inst9~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.847 ns) + CELL(0.178 ns) = 7.954 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 9.606 ns inst10~_emulated 7 REG LCFF_X2_Y14_N1 1 " "Info: 7: + IC(0.773 ns) + CELL(0.879 ns) = 9.606 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 10.748 ns inst10~head_lut 8 COMB LCCOMB_X1_Y15_N18 3 " "Info: 8: + IC(0.820 ns) + CELL(0.322 ns) = 10.748 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.879 ns) 12.410 ns inst11~_emulated 9 REG LCFF_X2_Y14_N11 1 " "Info: 9: + IC(0.783 ns) + CELL(0.879 ns) = 12.410 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 13.700 ns inst11~head_lut 10 COMB LCCOMB_X1_Y15_N4 3 " "Info: 10: + IC(0.968 ns) + CELL(0.322 ns) = 13.700 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.879 ns) 16.463 ns inst12~_emulated 11 REG LCFF_X10_Y7_N1 1 " "Info: 11: + IC(1.884 ns) + CELL(0.879 ns) = 16.463 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.178 ns) 17.217 ns inst12~head_lut 12 COMB LCCOMB_X10_Y8_N16 3 " "Info: 12: + IC(0.576 ns) + CELL(0.178 ns) = 17.217 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 18.378 ns inst13~_emulated 13 REG LCFF_X10_Y8_N27 1 " "Info: 13: + IC(0.282 ns) + CELL(0.879 ns) = 18.378 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 18.922 ns inst13~head_lut 14 COMB LCCOMB_X10_Y8_N12 3 " "Info: 14: + IC(0.366 ns) + CELL(0.178 ns) = 18.922 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 19.800 ns inst14~_emulated 15 REG LCFF_X10_Y8_N23 1 " "Info: 15: + IC(0.276 ns) + CELL(0.602 ns) = 19.800 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.687 ns ( 43.87 % ) " "Info: Total cell delay = 8.687 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.113 ns ( 56.13 % ) " "Info: Total interconnect delay = 11.113 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.113ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.934ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.276ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.113ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.934ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.355ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.276ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.113ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.934ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR1 register inst11~_emulated register inst11~_emulated 378.64 MHz 2.641 ns Internal " "Info: Clock \"PR1\" has Internal fmax of 378.64 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 2.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.402 ns + Longest register register " "Info: + Longest register to register delay is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X2_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 1.290 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(0.968 ns) + CELL(0.322 ns) = 1.290 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.178 ns) 2.306 ns inst11~data_lut 3 COMB LCCOMB_X2_Y14_N10 1 " "Info: 3: + IC(0.838 ns) + CELL(0.178 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.402 ns inst11~_emulated 4 REG LCFF_X2_Y14_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.402 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 24.81 % ) " "Info: Total cell delay = 0.596 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 75.19 % ) " "Info: Total interconnect delay = 1.806 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 destination 9.476 ns + Shortest register " "Info: + Shortest clock path from clock \"PR1\" to destination register is 9.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR1 1 CLK PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 3; CLK Node = 'PR1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 288 456 160 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.542 ns) 2.626 ns inst8~head_lut 2 COMB LCCOMB_X1_Y15_N22 3 " "Info: 2: + IC(1.160 ns) + CELL(0.542 ns) = 2.626 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 4.272 ns inst9~_emulated 3 REG LCFF_X3_Y15_N25 1 " "Info: 3: + IC(0.767 ns) + CELL(0.879 ns) = 4.272 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 5.297 ns inst9~head_lut 4 COMB LCCOMB_X1_Y15_N16 3 " "Info: 4: + IC(0.847 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 6.949 ns inst10~_emulated 5 REG LCFF_X2_Y14_N1 1 " "Info: 5: + IC(0.773 ns) + CELL(0.879 ns) = 6.949 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 8.091 ns inst10~head_lut 6 COMB LCCOMB_X1_Y15_N18 3 " "Info: 6: + IC(0.820 ns) + CELL(0.322 ns) = 8.091 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 9.476 ns inst11~_emulated 7 REG LCFF_X2_Y14_N11 1 " "Info: 7: + IC(0.783 ns) + CELL(0.602 ns) = 9.476 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.326 ns ( 45.65 % ) " "Info: Total cell delay = 4.326 ns ( 45.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.150 ns ( 54.35 % ) " "Info: Total interconnect delay = 5.150 ns ( 54.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.476 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.476 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.160ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.542ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR1 source 9.476 ns - Longest register " "Info: - Longest clock path from clock \"PR1\" to source register is 9.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR1 1 CLK PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 3; CLK Node = 'PR1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR1 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 288 456 160 "PR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.542 ns) 2.626 ns inst8~head_lut 2 COMB LCCOMB_X1_Y15_N22 3 " "Info: 2: + IC(1.160 ns) + CELL(0.542 ns) = 2.626 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { PR1 inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 4.272 ns inst9~_emulated 3 REG LCFF_X3_Y15_N25 1 " "Info: 3: + IC(0.767 ns) + CELL(0.879 ns) = 4.272 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 5.297 ns inst9~head_lut 4 COMB LCCOMB_X1_Y15_N16 3 " "Info: 4: + IC(0.847 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 6.949 ns inst10~_emulated 5 REG LCFF_X2_Y14_N1 1 " "Info: 5: + IC(0.773 ns) + CELL(0.879 ns) = 6.949 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 8.091 ns inst10~head_lut 6 COMB LCCOMB_X1_Y15_N18 3 " "Info: 6: + IC(0.820 ns) + CELL(0.322 ns) = 8.091 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 9.476 ns inst11~_emulated 7 REG LCFF_X2_Y14_N11 1 " "Info: 7: + IC(0.783 ns) + CELL(0.602 ns) = 9.476 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.326 ns ( 45.65 % ) " "Info: Total cell delay = 4.326 ns ( 45.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.150 ns ( 54.35 % ) " "Info: Total interconnect delay = 5.150 ns ( 54.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.476 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.476 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.160ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.542ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.476 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.476 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.160ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.542ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.476 ns" { PR1 inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.476 ns" { PR1 {} PR1~combout {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.160ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.924ns 0.542ns 0.879ns 0.178ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR2 register inst11~_emulated register inst11~_emulated 378.64 MHz 2.641 ns Internal " "Info: Clock \"PR2\" has Internal fmax of 378.64 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 2.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.402 ns + Longest register register " "Info: + Longest register to register delay is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X2_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 1.290 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(0.968 ns) + CELL(0.322 ns) = 1.290 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.178 ns) 2.306 ns inst11~data_lut 3 COMB LCCOMB_X2_Y14_N10 1 " "Info: 3: + IC(0.838 ns) + CELL(0.178 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.402 ns inst11~_emulated 4 REG LCFF_X2_Y14_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.402 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 24.81 % ) " "Info: Total cell delay = 0.596 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 75.19 % ) " "Info: Total interconnect delay = 1.806 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 destination 7.055 ns + Shortest register " "Info: + Shortest clock path from clock \"PR2\" to destination register is 7.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns PR2 1 CLK PIN_30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_30; Fanout = 3; CLK Node = 'PR2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 512 680 160 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.542 ns) 2.876 ns inst9~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.420 ns) + CELL(0.542 ns) = 2.876 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 4.528 ns inst10~_emulated 3 REG LCFF_X2_Y14_N1 1 " "Info: 3: + IC(0.773 ns) + CELL(0.879 ns) = 4.528 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 5.670 ns inst10~head_lut 4 COMB LCCOMB_X1_Y15_N18 3 " "Info: 4: + IC(0.820 ns) + CELL(0.322 ns) = 5.670 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 7.055 ns inst11~_emulated 5 REG LCFF_X2_Y14_N11 1 " "Info: 5: + IC(0.783 ns) + CELL(0.602 ns) = 7.055 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.259 ns ( 46.19 % ) " "Info: Total cell delay = 3.259 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 53.81 % ) " "Info: Total interconnect delay = 3.796 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.914ns 0.542ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR2 source 7.055 ns - Longest register " "Info: - Longest clock path from clock \"PR2\" to source register is 7.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns PR2 1 CLK PIN_30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_30; Fanout = 3; CLK Node = 'PR2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR2 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 512 680 160 "PR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.542 ns) 2.876 ns inst9~head_lut 2 COMB LCCOMB_X1_Y15_N16 3 " "Info: 2: + IC(1.420 ns) + CELL(0.542 ns) = 2.876 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { PR2 inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 4.528 ns inst10~_emulated 3 REG LCFF_X2_Y14_N1 1 " "Info: 3: + IC(0.773 ns) + CELL(0.879 ns) = 4.528 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 5.670 ns inst10~head_lut 4 COMB LCCOMB_X1_Y15_N18 3 " "Info: 4: + IC(0.820 ns) + CELL(0.322 ns) = 5.670 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 7.055 ns inst11~_emulated 5 REG LCFF_X2_Y14_N11 1 " "Info: 5: + IC(0.783 ns) + CELL(0.602 ns) = 7.055 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.259 ns ( 46.19 % ) " "Info: Total cell delay = 3.259 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 53.81 % ) " "Info: Total interconnect delay = 3.796 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.914ns 0.542ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.914ns 0.542ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { PR2 inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { PR2 {} PR2~combout {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.420ns 0.773ns 0.820ns 0.783ns } { 0.000ns 0.914ns 0.542ns 0.879ns 0.322ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PR3 register inst11~_emulated register inst11~_emulated 378.64 MHz 2.641 ns Internal " "Info: Clock \"PR3\" has Internal fmax of 378.64 MHz between source register \"inst11~_emulated\" and destination register \"inst11~_emulated\" (period= 2.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.402 ns + Longest register register " "Info: + Longest register to register delay is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11~_emulated 1 REG LCFF_X2_Y14_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 1.290 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(0.968 ns) + CELL(0.322 ns) = 1.290 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.178 ns) 2.306 ns inst11~data_lut 3 COMB LCCOMB_X2_Y14_N10 1 " "Info: 3: + IC(0.838 ns) + CELL(0.178 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 1; COMB Node = 'inst11~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { inst11~head_lut inst11~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.402 ns inst11~_emulated 4 REG LCFF_X2_Y14_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.402 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 24.81 % ) " "Info: Total cell delay = 0.596 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 75.19 % ) " "Info: Total interconnect delay = 1.806 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 destination 4.021 ns + Shortest register " "Info: + Shortest clock path from clock \"PR3\" to destination register is 4.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR3 1 CLK PIN_14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_14; Fanout = 3; CLK Node = 'PR3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 736 904 160 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.545 ns) 2.636 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N18 3 " "Info: 2: + IC(1.167 ns) + CELL(0.545 ns) = 2.636 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 4.021 ns inst11~_emulated 3 REG LCFF_X2_Y14_N11 1 " "Info: 3: + IC(0.783 ns) + CELL(0.602 ns) = 4.021 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.071 ns ( 51.50 % ) " "Info: Total cell delay = 2.071 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.950 ns ( 48.50 % ) " "Info: Total interconnect delay = 1.950 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.167ns 0.783ns } { 0.000ns 0.924ns 0.545ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR3 source 4.021 ns - Longest register " "Info: - Longest clock path from clock \"PR3\" to source register is 4.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PR3 1 CLK PIN_14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_14; Fanout = 3; CLK Node = 'PR3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR3 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 736 904 160 "PR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.545 ns) 2.636 ns inst10~head_lut 2 COMB LCCOMB_X1_Y15_N18 3 " "Info: 2: + IC(1.167 ns) + CELL(0.545 ns) = 2.636 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { PR3 inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.602 ns) 4.021 ns inst11~_emulated 3 REG LCFF_X2_Y14_N11 1 " "Info: 3: + IC(0.783 ns) + CELL(0.602 ns) = 4.021 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.071 ns ( 51.50 % ) " "Info: Total cell delay = 2.071 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.950 ns ( 48.50 % ) " "Info: Total interconnect delay = 1.950 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.167ns 0.783ns } { 0.000ns 0.924ns 0.545ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.167ns 0.783ns } { 0.000ns 0.924ns 0.545ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { inst11~_emulated inst11~head_lut inst11~data_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { inst11~_emulated {} inst11~head_lut {} inst11~data_lut {} inst11~_emulated {} } { 0.000ns 0.968ns 0.838ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { PR3 inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { PR3 {} PR3~combout {} inst10~head_lut {} inst11~_emulated {} } { 0.000ns 0.000ns 1.167ns 0.783ns } { 0.000ns 0.924ns 0.545ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR4 register register inst12~_emulated inst12~_emulated 380.08 MHz Internal " "Info: Clock \"PR4\" Internal fmax is restricted to 380.08 MHz between source register \"inst12~_emulated\" and destination register \"inst12~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.708 ns + Longest register register " "Info: + Longest register to register delay is 1.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12~_emulated 1 REG LCFF_X10_Y7_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.178 ns) 0.754 ns inst12~head_lut 2 COMB LCCOMB_X10_Y8_N16 3 " "Info: 2: + IC(0.576 ns) + CELL(0.178 ns) = 0.754 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.322 ns) 1.612 ns inst12~data_lut 3 COMB LCCOMB_X10_Y7_N0 1 " "Info: 3: + IC(0.536 ns) + CELL(0.322 ns) = 1.612 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 1; COMB Node = 'inst12~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { inst12~head_lut inst12~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.708 ns inst12~_emulated 4 REG LCFF_X10_Y7_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.708 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 34.89 % ) " "Info: Total cell delay = 0.596 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 65.11 % ) " "Info: Total interconnect delay = 1.112 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.708 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.576ns 0.536ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 destination 5.192 ns + Shortest register " "Info: + Shortest clock path from clock \"PR4\" to destination register is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR4 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'PR4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 968 1136 160 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.521 ns) 2.706 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(1.119 ns) + CELL(0.521 ns) = 2.706 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.602 ns) 5.192 ns inst12~_emulated 3 REG LCFF_X10_Y7_N1 1 " "Info: 3: + IC(1.884 ns) + CELL(0.602 ns) = 5.192 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.189 ns ( 42.16 % ) " "Info: Total cell delay = 2.189 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.003 ns ( 57.84 % ) " "Info: Total interconnect delay = 3.003 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.119ns 1.884ns } { 0.000ns 1.066ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR4 source 5.192 ns - Longest register " "Info: - Longest clock path from clock \"PR4\" to source register is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR4 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'PR4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR4 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 968 1136 160 "PR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.521 ns) 2.706 ns inst11~head_lut 2 COMB LCCOMB_X1_Y15_N4 3 " "Info: 2: + IC(1.119 ns) + CELL(0.521 ns) = 2.706 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PR4 inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.602 ns) 5.192 ns inst12~_emulated 3 REG LCFF_X10_Y7_N1 1 " "Info: 3: + IC(1.884 ns) + CELL(0.602 ns) = 5.192 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.189 ns ( 42.16 % ) " "Info: Total cell delay = 2.189 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.003 ns ( 57.84 % ) " "Info: Total interconnect delay = 3.003 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.119ns 1.884ns } { 0.000ns 1.066ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.119ns 1.884ns } { 0.000ns 1.066ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { inst12~_emulated inst12~head_lut inst12~data_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.708 ns" { inst12~_emulated {} inst12~head_lut {} inst12~data_lut {} inst12~_emulated {} } { 0.000ns 0.576ns 0.536ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { PR4 inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { PR4 {} PR4~combout {} inst11~head_lut {} inst12~_emulated {} } { 0.000ns 0.000ns 1.119ns 1.884ns } { 0.000ns 1.066ns 0.521ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst12~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR5 register register inst13~_emulated inst13~_emulated 380.08 MHz Internal " "Info: Clock \"PR5\" Internal fmax is restricted to 380.08 MHz between source register \"inst13~_emulated\" and destination register \"inst13~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.120 ns + Longest register register " "Info: + Longest register to register delay is 1.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst13~_emulated 1 REG LCFF_X10_Y8_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 0.544 ns inst13~head_lut 2 COMB LCCOMB_X10_Y8_N12 3 " "Info: 2: + IC(0.366 ns) + CELL(0.178 ns) = 0.544 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 1.024 ns inst13~data_lut 3 COMB LCCOMB_X10_Y8_N26 1 " "Info: 3: + IC(0.302 ns) + CELL(0.178 ns) = 1.024 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 1; COMB Node = 'inst13~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { inst13~head_lut inst13~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.120 ns inst13~_emulated 4 REG LCFF_X10_Y8_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.120 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 40.36 % ) " "Info: Total cell delay = 0.452 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.668 ns ( 59.64 % ) " "Info: Total interconnect delay = 0.668 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.366ns 0.302ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 destination 3.641 ns + Shortest register " "Info: + Shortest clock path from clock \"PR5\" to destination register is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'PR5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1200 1368 160 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.521 ns) 2.757 ns inst12~head_lut 2 COMB LCCOMB_X10_Y8_N16 3 " "Info: 2: + IC(1.180 ns) + CELL(0.521 ns) = 2.757 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.602 ns) 3.641 ns inst13~_emulated 3 REG LCFF_X10_Y8_N27 1 " "Info: 3: + IC(0.282 ns) + CELL(0.602 ns) = 3.641 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 59.85 % ) " "Info: Total cell delay = 2.179 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 40.15 % ) " "Info: Total interconnect delay = 1.462 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.180ns 0.282ns } { 0.000ns 1.056ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR5 source 3.641 ns - Longest register " "Info: - Longest clock path from clock \"PR5\" to source register is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'PR5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR5 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1200 1368 160 "PR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.521 ns) 2.757 ns inst12~head_lut 2 COMB LCCOMB_X10_Y8_N16 3 " "Info: 2: + IC(1.180 ns) + CELL(0.521 ns) = 2.757 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { PR5 inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.602 ns) 3.641 ns inst13~_emulated 3 REG LCFF_X10_Y8_N27 1 " "Info: 3: + IC(0.282 ns) + CELL(0.602 ns) = 3.641 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 59.85 % ) " "Info: Total cell delay = 2.179 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 40.15 % ) " "Info: Total interconnect delay = 1.462 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.180ns 0.282ns } { 0.000ns 1.056ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.180ns 0.282ns } { 0.000ns 1.056ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { inst13~_emulated inst13~head_lut inst13~data_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { inst13~_emulated {} inst13~head_lut {} inst13~data_lut {} inst13~_emulated {} } { 0.000ns 0.366ns 0.302ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { PR5 inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { PR5 {} PR5~combout {} inst12~head_lut {} inst13~_emulated {} } { 0.000ns 0.000ns 1.180ns 0.282ns } { 0.000ns 1.056ns 0.521ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst13~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "PR6 register register inst14~_emulated inst14~_emulated 380.08 MHz Internal " "Info: Clock \"PR6\" Internal fmax is restricted to 380.08 MHz between source register \"inst14~_emulated\" and destination register \"inst14~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.102 ns + Longest register register " "Info: + Longest register to register delay is 1.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X10_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.178 ns) 0.533 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(0.355 ns) + CELL(0.178 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.006 ns inst14~data_lut 3 COMB LCCOMB_X10_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.102 ns inst14~_emulated 4 REG LCFF_X10_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.102 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 41.02 % ) " "Info: Total cell delay = 0.452 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.650 ns ( 58.98 % ) " "Info: Total interconnect delay = 0.650 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.355ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.445 ns + Shortest register " "Info: + Shortest clock path from clock \"PR6\" to destination register is 3.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'PR6'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.322 ns) 2.567 ns inst13~head_lut 2 COMB LCCOMB_X10_Y8_N12 3 " "Info: 2: + IC(1.189 ns) + CELL(0.322 ns) = 2.567 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 3.445 ns inst14~_emulated 3 REG LCFF_X10_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.445 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 57.47 % ) " "Info: Total cell delay = 1.980 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.465 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.465 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.445 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.445 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.189ns 0.276ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 source 3.445 ns - Longest register " "Info: - Longest clock path from clock \"PR6\" to source register is 3.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'PR6'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.322 ns) 2.567 ns inst13~head_lut 2 COMB LCCOMB_X10_Y8_N12 3 " "Info: 2: + IC(1.189 ns) + CELL(0.322 ns) = 2.567 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 3.445 ns inst14~_emulated 3 REG LCFF_X10_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.445 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 57.47 % ) " "Info: Total cell delay = 1.980 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.465 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.465 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.445 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.445 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.189ns 0.276ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.445 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.445 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.189ns 0.276ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.355ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.445 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.445 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.189ns 0.276ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst14~_emulated {} } {  } {  } "" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst14~_emulated inst14~_emulated CLR 14.241 ns " "Info: Found hold time violation between source  pin or register \"inst14~_emulated\" and destination pin or register \"inst14~_emulated\" for clock \"CLR\" (Hold time is 14.241 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.334 ns + Largest " "Info: + Largest clock skew is 15.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 19.800 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 19.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.521 ns) 3.568 ns inst3~head_lut 2 COMB LCCOMB_X1_Y15_N10 3 " "Info: 2: + IC(2.113 ns) + CELL(0.521 ns) = 3.568 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CLR inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 4.744 ns inst8~_emulated 3 REG LCFF_X1_Y15_N29 1 " "Info: 3: + IC(0.297 ns) + CELL(0.879 ns) = 4.744 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 5.283 ns inst8~head_lut 4 COMB LCCOMB_X1_Y15_N22 3 " "Info: 4: + IC(0.361 ns) + CELL(0.178 ns) = 5.283 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 6.929 ns inst9~_emulated 5 REG LCFF_X3_Y15_N25 1 " "Info: 5: + IC(0.767 ns) + CELL(0.879 ns) = 6.929 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 7.954 ns inst9~head_lut 6 COMB LCCOMB_X1_Y15_N16 3 " "Info: 6: + IC(0.847 ns) + CELL(0.178 ns) = 7.954 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 9.606 ns inst10~_emulated 7 REG LCFF_X2_Y14_N1 1 " "Info: 7: + IC(0.773 ns) + CELL(0.879 ns) = 9.606 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 10.748 ns inst10~head_lut 8 COMB LCCOMB_X1_Y15_N18 3 " "Info: 8: + IC(0.820 ns) + CELL(0.322 ns) = 10.748 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.879 ns) 12.410 ns inst11~_emulated 9 REG LCFF_X2_Y14_N11 1 " "Info: 9: + IC(0.783 ns) + CELL(0.879 ns) = 12.410 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 13.700 ns inst11~head_lut 10 COMB LCCOMB_X1_Y15_N4 3 " "Info: 10: + IC(0.968 ns) + CELL(0.322 ns) = 13.700 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.879 ns) 16.463 ns inst12~_emulated 11 REG LCFF_X10_Y7_N1 1 " "Info: 11: + IC(1.884 ns) + CELL(0.879 ns) = 16.463 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.178 ns) 17.217 ns inst12~head_lut 12 COMB LCCOMB_X10_Y8_N16 3 " "Info: 12: + IC(0.576 ns) + CELL(0.178 ns) = 17.217 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 18.378 ns inst13~_emulated 13 REG LCFF_X10_Y8_N27 1 " "Info: 13: + IC(0.282 ns) + CELL(0.879 ns) = 18.378 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 18.922 ns inst13~head_lut 14 COMB LCCOMB_X10_Y8_N12 3 " "Info: 14: + IC(0.366 ns) + CELL(0.178 ns) = 18.922 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 19.800 ns inst14~_emulated 15 REG LCFF_X10_Y8_N23 1 " "Info: 15: + IC(0.276 ns) + CELL(0.602 ns) = 19.800 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.687 ns ( 43.87 % ) " "Info: Total cell delay = 8.687 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.113 ns ( 56.13 % ) " "Info: Total interconnect delay = 11.113 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.113ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.934ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 4.466 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 4.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.516 ns) 3.588 ns inst13~head_lut 2 COMB LCCOMB_X10_Y8_N12 3 " "Info: 2: + IC(2.138 ns) + CELL(0.516 ns) = 3.588 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLR inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 4.466 ns inst14~_emulated 3 REG LCFF_X10_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 4.466 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 45.95 % ) " "Info: Total cell delay = 2.052 ns ( 45.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.414 ns ( 54.05 % ) " "Info: Total interconnect delay = 2.414 ns ( 54.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.276ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.113ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.934ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.276ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.102 ns - Shortest register register " "Info: - Shortest register to register delay is 1.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X10_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.178 ns) 0.533 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(0.355 ns) + CELL(0.178 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.006 ns inst14~data_lut 3 COMB LCCOMB_X10_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.102 ns inst14~_emulated 4 REG LCFF_X10_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.102 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 41.02 % ) " "Info: Total cell delay = 0.452 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.650 ns ( 58.98 % ) " "Info: Total interconnect delay = 0.650 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.355ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { CLR inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { CLR {} CLR~combout {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.113ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.934ns 0.521ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { CLR inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.466 ns" { CLR {} CLR~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 2.138ns 0.276ns } { 0.000ns 0.934ns 0.516ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { inst14~_emulated inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { inst14~_emulated {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.355ns 0.295ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst14~_emulated CLR PR6 5.168 ns register " "Info: tsu for register \"inst14~_emulated\" (data pin = \"CLR\", clock pin = \"PR6\") is 5.168 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.651 ns + Longest pin register " "Info: + Longest pin to register delay is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.627 ns) + CELL(0.521 ns) 8.082 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(6.627 ns) + CELL(0.521 ns) = 8.082 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 8.555 ns inst14~data_lut 3 COMB LCCOMB_X10_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 8.555 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.651 ns inst14~_emulated 4 REG LCFF_X10_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.651 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.729 ns ( 19.99 % ) " "Info: Total cell delay = 1.729 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.922 ns ( 80.01 % ) " "Info: Total interconnect delay = 6.922 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.627ns 0.295ns 0.000ns } { 0.000ns 0.934ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PR6 destination 3.445 ns - Shortest register " "Info: - Shortest clock path from clock \"PR6\" to destination register is 3.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns PR6 1 CLK PIN_27 3 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_27; Fanout = 3; CLK Node = 'PR6'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR6 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1424 1592 160 "PR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.322 ns) 2.567 ns inst13~head_lut 2 COMB LCCOMB_X10_Y8_N12 3 " "Info: 2: + IC(1.189 ns) + CELL(0.322 ns) = 2.567 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { PR6 inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 3.445 ns inst14~_emulated 3 REG LCFF_X10_Y8_N23 1 " "Info: 3: + IC(0.276 ns) + CELL(0.602 ns) = 3.445 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 57.47 % ) " "Info: Total cell delay = 1.980 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.465 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.465 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.445 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.445 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.189ns 0.276ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { CLR inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { CLR {} CLR~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 6.627ns 0.295ns 0.000ns } { 0.000ns 0.934ns 0.521ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.445 ns" { PR6 inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.445 ns" { PR6 {} PR6~combout {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.189ns 0.276ns } { 0.000ns 1.056ns 0.322ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q7 inst14~_emulated 25.653 ns register " "Info: tco from clock \"CLK\" to destination pin \"q7\" through register \"inst14~_emulated\" is 25.653 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 20.632 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 20.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.879 ns) 3.718 ns inst3~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.946 ns) + CELL(0.879 ns) = 3.718 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.322 ns) 4.400 ns inst3~head_lut 3 COMB LCCOMB_X1_Y15_N10 3 " "Info: 3: + IC(0.360 ns) + CELL(0.322 ns) = 4.400 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 5.576 ns inst8~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 5.576 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 6.115 ns inst8~head_lut 5 COMB LCCOMB_X1_Y15_N22 3 " "Info: 5: + IC(0.361 ns) + CELL(0.178 ns) = 6.115 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 7.761 ns inst9~_emulated 6 REG LCFF_X3_Y15_N25 1 " "Info: 6: + IC(0.767 ns) + CELL(0.879 ns) = 7.761 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 8.786 ns inst9~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.847 ns) + CELL(0.178 ns) = 8.786 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 10.438 ns inst10~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.773 ns) + CELL(0.879 ns) = 10.438 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 11.580 ns inst10~head_lut 9 COMB LCCOMB_X1_Y15_N18 3 " "Info: 9: + IC(0.820 ns) + CELL(0.322 ns) = 11.580 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.879 ns) 13.242 ns inst11~_emulated 10 REG LCFF_X2_Y14_N11 1 " "Info: 10: + IC(0.783 ns) + CELL(0.879 ns) = 13.242 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 14.532 ns inst11~head_lut 11 COMB LCCOMB_X1_Y15_N4 3 " "Info: 11: + IC(0.968 ns) + CELL(0.322 ns) = 14.532 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.879 ns) 17.295 ns inst12~_emulated 12 REG LCFF_X10_Y7_N1 1 " "Info: 12: + IC(1.884 ns) + CELL(0.879 ns) = 17.295 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.178 ns) 18.049 ns inst12~head_lut 13 COMB LCCOMB_X10_Y8_N16 3 " "Info: 13: + IC(0.576 ns) + CELL(0.178 ns) = 18.049 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 19.210 ns inst13~_emulated 14 REG LCFF_X10_Y8_N27 1 " "Info: 14: + IC(0.282 ns) + CELL(0.879 ns) = 19.210 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 19.754 ns inst13~head_lut 15 COMB LCCOMB_X10_Y8_N12 3 " "Info: 15: + IC(0.366 ns) + CELL(0.178 ns) = 19.754 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 20.632 ns inst14~_emulated 16 REG LCFF_X10_Y8_N23 1 " "Info: 16: + IC(0.276 ns) + CELL(0.602 ns) = 20.632 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.326 ns ( 45.20 % ) " "Info: Total cell delay = 9.326 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.306 ns ( 54.80 % ) " "Info: Total interconnect delay = 11.306 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.632 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.632 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.744 ns + Longest register pin " "Info: + Longest register to pin delay is 4.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14~_emulated 1 REG LCFF_X10_Y8_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.178 ns) 0.533 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(0.355 ns) + CELL(0.178 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { inst14~_emulated inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(2.890 ns) 4.744 ns q7 3 PIN PIN_31 0 " "Info: 3: + IC(1.321 ns) + CELL(2.890 ns) = 4.744 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'q7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 64.67 % ) " "Info: Total cell delay = 3.068 ns ( 64.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.676 ns ( 35.33 % ) " "Info: Total interconnect delay = 1.676 ns ( 35.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.744 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.744 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.355ns 1.321ns } { 0.000ns 0.178ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.632 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.632 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.744 ns" { inst14~_emulated inst14~head_lut q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.744 ns" { inst14~_emulated {} inst14~head_lut {} q7 {} } { 0.000ns 0.355ns 1.321ns } { 0.000ns 0.178ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR q7 12.293 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"q7\" is 12.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CLR 1 CLK PIN_147 24 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 24; CLK Node = 'CLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 392 72 240 408 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.627 ns) + CELL(0.521 ns) 8.082 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(6.627 ns) + CELL(0.521 ns) = 8.082 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { CLR inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(2.890 ns) 12.293 ns q7 3 PIN PIN_31 0 " "Info: 3: + IC(1.321 ns) + CELL(2.890 ns) = 12.293 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'q7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { inst14~head_lut q7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 128 2152 2328 144 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.345 ns ( 35.35 % ) " "Info: Total cell delay = 4.345 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.948 ns ( 64.65 % ) " "Info: Total interconnect delay = 7.948 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.293 ns" { CLR inst14~head_lut q7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.293 ns" { CLR {} CLR~combout {} inst14~head_lut {} q7 {} } { 0.000ns 0.000ns 6.627ns 1.321ns } { 0.000ns 0.934ns 0.521ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst14~_emulated PR7 CLK 17.223 ns register " "Info: th for register \"inst14~_emulated\" (data pin = \"PR7\", clock pin = \"CLK\") is 17.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 20.632 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 20.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns CLK 1 CLK PIN_182 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_182; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 288 48 216 304 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.879 ns) 3.718 ns inst3~_emulated 2 REG LCFF_X1_Y15_N9 1 " "Info: 2: + IC(1.946 ns) + CELL(0.879 ns) = 3.718 ns; Loc. = LCFF_X1_Y15_N9; Fanout = 1; REG Node = 'inst3~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { CLK inst3~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.322 ns) 4.400 ns inst3~head_lut 3 COMB LCCOMB_X1_Y15_N10 3 " "Info: 3: + IC(0.360 ns) + CELL(0.322 ns) = 4.400 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'inst3~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { inst3~_emulated inst3~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.879 ns) 5.576 ns inst8~_emulated 4 REG LCFF_X1_Y15_N29 1 " "Info: 4: + IC(0.297 ns) + CELL(0.879 ns) = 5.576 ns; Loc. = LCFF_X1_Y15_N29; Fanout = 1; REG Node = 'inst8~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { inst3~head_lut inst8~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 6.115 ns inst8~head_lut 5 COMB LCCOMB_X1_Y15_N22 3 " "Info: 5: + IC(0.361 ns) + CELL(0.178 ns) = 6.115 ns; Loc. = LCCOMB_X1_Y15_N22; Fanout = 3; COMB Node = 'inst8~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst8~_emulated inst8~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.879 ns) 7.761 ns inst9~_emulated 6 REG LCFF_X3_Y15_N25 1 " "Info: 6: + IC(0.767 ns) + CELL(0.879 ns) = 7.761 ns; Loc. = LCFF_X3_Y15_N25; Fanout = 1; REG Node = 'inst9~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { inst8~head_lut inst9~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 8.786 ns inst9~head_lut 7 COMB LCCOMB_X1_Y15_N16 3 " "Info: 7: + IC(0.847 ns) + CELL(0.178 ns) = 8.786 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 3; COMB Node = 'inst9~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst9~_emulated inst9~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.879 ns) 10.438 ns inst10~_emulated 8 REG LCFF_X2_Y14_N1 1 " "Info: 8: + IC(0.773 ns) + CELL(0.879 ns) = 10.438 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 1; REG Node = 'inst10~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst9~head_lut inst10~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 11.580 ns inst10~head_lut 9 COMB LCCOMB_X1_Y15_N18 3 " "Info: 9: + IC(0.820 ns) + CELL(0.322 ns) = 11.580 ns; Loc. = LCCOMB_X1_Y15_N18; Fanout = 3; COMB Node = 'inst10~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { inst10~_emulated inst10~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.879 ns) 13.242 ns inst11~_emulated 10 REG LCFF_X2_Y14_N11 1 " "Info: 10: + IC(0.783 ns) + CELL(0.879 ns) = 13.242 ns; Loc. = LCFF_X2_Y14_N11; Fanout = 1; REG Node = 'inst11~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { inst10~head_lut inst11~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.322 ns) 14.532 ns inst11~head_lut 11 COMB LCCOMB_X1_Y15_N4 3 " "Info: 11: + IC(0.968 ns) + CELL(0.322 ns) = 14.532 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 3; COMB Node = 'inst11~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst11~_emulated inst11~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.879 ns) 17.295 ns inst12~_emulated 12 REG LCFF_X10_Y7_N1 1 " "Info: 12: + IC(1.884 ns) + CELL(0.879 ns) = 17.295 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 1; REG Node = 'inst12~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { inst11~head_lut inst12~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.178 ns) 18.049 ns inst12~head_lut 13 COMB LCCOMB_X10_Y8_N16 3 " "Info: 13: + IC(0.576 ns) + CELL(0.178 ns) = 18.049 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 3; COMB Node = 'inst12~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { inst12~_emulated inst12~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.879 ns) 19.210 ns inst13~_emulated 14 REG LCFF_X10_Y8_N27 1 " "Info: 14: + IC(0.282 ns) + CELL(0.879 ns) = 19.210 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 1; REG Node = 'inst13~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { inst12~head_lut inst13~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.178 ns) 19.754 ns inst13~head_lut 15 COMB LCCOMB_X10_Y8_N12 3 " "Info: 15: + IC(0.366 ns) + CELL(0.178 ns) = 19.754 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 3; COMB Node = 'inst13~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst13~_emulated inst13~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.602 ns) 20.632 ns inst14~_emulated 16 REG LCFF_X10_Y8_N23 1 " "Info: 16: + IC(0.276 ns) + CELL(0.602 ns) = 20.632 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.326 ns ( 45.20 % ) " "Info: Total cell delay = 9.326 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.306 ns ( 54.80 % ) " "Info: Total interconnect delay = 11.306 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.632 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.632 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.695 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns PR7 1 PIN PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'PR7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PR7 } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 144 1640 1808 160 "PR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.544 ns) 3.126 ns inst14~head_lut 2 COMB LCCOMB_X10_Y8_N0 2 " "Info: 2: + IC(1.516 ns) + CELL(0.544 ns) = 3.126 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'inst14~head_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { PR7 inst14~head_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.599 ns inst14~data_lut 3 COMB LCCOMB_X10_Y8_N22 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 3.599 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'inst14~data_lut'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { inst14~head_lut inst14~data_lut } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.695 ns inst14~_emulated 4 REG LCFF_X10_Y8_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.695 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 1; REG Node = 'inst14~_emulated'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "couter-with-pr.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.884 ns ( 50.99 % ) " "Info: Total cell delay = 1.884 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 49.01 % ) " "Info: Total interconnect delay = 1.811 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { PR7 inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.695 ns" { PR7 {} PR7~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.516ns 0.295ns 0.000ns } { 0.000ns 1.066ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.632 ns" { CLK inst3~_emulated inst3~head_lut inst8~_emulated inst8~head_lut inst9~_emulated inst9~head_lut inst10~_emulated inst10~head_lut inst11~_emulated inst11~head_lut inst12~_emulated inst12~head_lut inst13~_emulated inst13~head_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.632 ns" { CLK {} CLK~combout {} inst3~_emulated {} inst3~head_lut {} inst8~_emulated {} inst8~head_lut {} inst9~_emulated {} inst9~head_lut {} inst10~_emulated {} inst10~head_lut {} inst11~_emulated {} inst11~head_lut {} inst12~_emulated {} inst12~head_lut {} inst13~_emulated {} inst13~head_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.946ns 0.360ns 0.297ns 0.361ns 0.767ns 0.847ns 0.773ns 0.820ns 0.783ns 0.968ns 1.884ns 0.576ns 0.282ns 0.366ns 0.276ns } { 0.000ns 0.893ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.879ns 0.322ns 0.879ns 0.322ns 0.879ns 0.178ns 0.879ns 0.178ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.695 ns" { PR7 inst14~head_lut inst14~data_lut inst14~_emulated } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.695 ns" { PR7 {} PR7~combout {} inst14~head_lut {} inst14~data_lut {} inst14~_emulated {} } { 0.000ns 0.000ns 1.516ns 0.295ns 0.000ns } { 0.000ns 1.066ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 22:06:13 2021 " "Info: Processing ended: Wed Apr 21 22:06:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
