// Seed: 672574752
module module_0 ();
  reg id_1;
  always id_1 <= 1;
  id_2 :
  assert property (@(*) 1) if (~1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  id_7(
      1
  );
  wire id_8;
  module_0();
  assign id_1 = (1'b0);
  nor (id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8);
  always #1 id_3 <= 1'h0;
endmodule
