Line 193: L1SM CCH: Set Requested Sim = %d.
Line 200: L1SM CCH: Get Requested Sim = %d.
Line 363: ANR: burst %d l1rssi %d BurstResultRssi %d
Line 376: ANR: BurstResultRxLev %d BurstResultRssi %d
Line 393: HCchBurstCallback[%d]  TO[%d]  FO[%d]  burstValid[%d]  rssi[%d]dBm  sd[%d]  ARFCN[%d] 
Line 396: HCchBurstCallback: MS[%d] Rssi:%d dBm, ec:%d, Burst Num:%d
Line 436: First byte = %x; Second byte = %x; Third byte = %x;
Line 454: CBCH/NBCCH - PCH boundary detected
Line 474: Invoked BLRH, good block, BER %3d, CT %2d
Line 478: Invoked BLRH,  bad block, BER %3d, CT %2d
Line 711: CCH: %d %d %d %d
Line 714: CCH: %d %d %d %d PTM:B-%d P-%d
Line 724: [wait1] SIL_CchPrepareBlock
Line 830: CCH: %d %d %d %d
Line 833: CCH: %d %d %d %d PTM:B-%d P-%d
Line 845: [open1] SIL_CchPrepareBlock
Line 908: L1CCH_READ, dec_succ %d
Line 914: currentChannel -%d  Count -  %d
Line 927:  Event - %d  State-%d  Page decode success - %d Channel - %d  Is schedule - %d
Line 961:  l1x_enter_bsic_reconf_seq call
Line 966:  l1x_correct_to l1x_correct_fo in L1CCH_READ
Line 976: Early Stop Change - dec_succ %d %d
Line 1000: [TP] count 6 in CCH_Process 
Line 1040:  CCH ACTIVATE
Line 1059: Early Stop Change - dec_succ %d %d
Line 1072: currentChannel -%d  Count -  %d
Line 1093:  CCH DEACTIVATE
Line 1125: L1SM_CCH_Process(DEACTIVATE) grant_dsl1rc: %d
Line 1154: Default case -> L1SM_CCH_Context_Data_p->State [%d] 
Line 1163: Default case -> L1SM_CCH_Context_Data_p->State [%d] 
Line 1190: PWR TICK for Setup in PCH Int 
Line 1212: L1SM_PCH_DspInterrupt Start
Line 1217: [GL1 Error] L1SM_PCH_DspInterrupt called TWICE in a frame
Line 1275: L1SM_PCH_DspInterrupt End
Line 1286: Forced Sorter in PCH Int.
Line 1317: Invalid Simno(%d) or ARFCN(%d). Count(%d)
