// Seed: 2692102673
module module_0;
  id_1 :
  assert property (@(id_1 or id_1 == 1'b0 + -id_1) id_1)
    @(posedge id_1) begin : LABEL_0
      id_1 = -1;
    end
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    id_1,
    id_2,
    id_3[id_4 : !1],
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire _id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_3 = id_3;
  logic [7:0] id_9, id_10;
  always $signed(12);
  ;
  assign id_4 = id_5;
  wire id_11;
  supply1 id_12;
  assign id_12 = 1'b0;
endmodule
