[{"author":"corundum/corundum","link":"https://github.com/corundum/corundum/blob/master/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v","title":"fpga/mqnic/AU250/fpga_100g/rtl/fpga.v","time":"Aug.12 1999","short":"src_fpga_mqnic_au250_fpga_100g_rtl_fpga"},{"author":"AMD Xilinx","link":"https://www.xilinx.com/products/intellectual-property/cmac_usplus.html","title":"UltraScale+ Integrated 100G Ethernet Subsystem","time":"","short":"xilinx_cmac_web"},{"author":"AMD Xilinx","link":"https://docs.xilinx.com/r/en-US/ug974-vivado-ultrascale-libraries/IBUFDS_GTE4","title":"UltraScale+ Integrated 100G Ethernet Subsystem","time":"","short":"xilinx_ibufds_gte4"},{"author":"CSDN","link":"https://blog.csdn.net/weixin_43813325/article/details/109493245","title":"XILINX Ultrascale/Ultrascale+ 高速收发器时钟MGTHREFCLK原语调用","time":"Nov. 6, 2020","short":"csdn_ibufds_gte3"},{"author":"AMD Xilinx","link":"./file/ug578-ultrascale-gty-transceivers.pdf","title":"UltraScale Architecture GTY Transceivers - User Guide","time":"Sept.14 2021","short":"xilinx_gty_official_guide"},{"author":"AMD Xilinx","link":"https://docs.xilinx.com/r/en-US/ug974-vivado-ultrascale-libraries/BUFG_GT","title":"UltraScale Architecture Libraries Guide (UG974) - BUFG_GT","time":"","short":"xilinx_bufg_gt"}]