INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/001Group/FA_DF/FA_DF.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/001Group/FA_DF/FA_DF.srcs/sources_1/new/FA_DF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_DF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/001Group/FA_DF/FA_DF.srcs/sim_1/new/FA_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/001Group/FA_DF/FA_DF.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
