\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{structAB}{AB}} }{\pageref{structAB}}{}
\item\contentsline{section}{\mbox{\hyperlink{structABN}{A\+BN}} }{\pageref{structABN}}{}
\item\contentsline{section}{\mbox{\hyperlink{classACQ}{A\+CQ}} \\*Abstract model of an A\+C\+Q2106 box }{\pageref{classACQ}}{}
\item\contentsline{section}{\mbox{\hyperlink{classACQ__HW}{A\+C\+Q\+\_\+\+HW}} \\*Concrete base class }{\pageref{classACQ__HW}}{}
\item\contentsline{section}{\mbox{\hyperlink{classACQ__HW__BASE}{A\+C\+Q\+\_\+\+H\+W\+\_\+\+B\+A\+SE}} \\*Concrete model of A\+C\+Q2106 box }{\pageref{classACQ__HW__BASE}}{}
\item\contentsline{section}{\mbox{\hyperlink{classACQ__HW__MEAN}{A\+C\+Q\+\_\+\+H\+W\+\_\+\+M\+E\+AN}} \\*Output the mean of {\bfseries{nb}} values }{\pageref{classACQ__HW__MEAN}}{}
\item\contentsline{section}{\mbox{\hyperlink{classACQ__HW__MEAN__SKIPPER}{A\+C\+Q\+\_\+\+H\+W\+\_\+\+M\+E\+A\+N\+\_\+\+S\+K\+I\+P\+P\+ER}} \\*Takes mean of N samples, new\+Sample returns true after {\bfseries{skip}} samples }{\pageref{classACQ__HW__MEAN__SKIPPER}}{}
\item\contentsline{section}{\mbox{\hyperlink{classACQ__HW__MULTI}{A\+C\+Q\+\_\+\+H\+W\+\_\+\+M\+U\+L\+TI}} \\*As per \mbox{\hyperlink{classACQ__HW}{A\+C\+Q\+\_\+\+HW}}, but with {\bfseries{multi}} dma buffers use for applications like T\+H\+O\+M\+S\+ON where {\bfseries{multi}} back to back bursts occur by using {\bfseries{multi}} buffers, there\textquotesingle{}s no pileup }{\pageref{classACQ__HW__MULTI}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__DEV}{A\+F\+H\+B\+A\+\_\+\+D\+EV}} }{\pageref{structAFHBA__DEV}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__DEV__PATH}{A\+F\+H\+B\+A\+\_\+\+D\+E\+V\+\_\+\+P\+A\+TH}} }{\pageref{structAFHBA__DEV__PATH}}{}
\item\contentsline{section}{\mbox{\hyperlink{structafhba__spi}{afhba\+\_\+spi}} }{\pageref{structafhba__spi}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__STREAM__DEV}{A\+F\+H\+B\+A\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+D\+EV}} }{\pageref{structAFHBA__STREAM__DEV}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAO__BURST}{A\+O\+\_\+\+B\+U\+R\+ST}} }{\pageref{structAO__BURST}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAO__BURST__DEV}{A\+O\+\_\+\+B\+U\+R\+S\+T\+\_\+\+D\+EV}} }{\pageref{structAO__BURST__DEV}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAO__LLC__DEF}{A\+O\+\_\+\+L\+L\+C\+\_\+\+D\+EF}} }{\pageref{structAO__LLC__DEF}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__STREAM__DEV_1_1BOTTLING__PLANT}{A\+F\+H\+B\+A\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+D\+E\+V\+::\+B\+O\+T\+T\+L\+I\+N\+G\+\_\+\+P\+L\+A\+NT}} }{\pageref{structAFHBA__STREAM__DEV_1_1BOTTLING__PLANT}}{}
\item\contentsline{section}{\mbox{\hyperlink{classBroadcastSystemInterface}{Broadcast\+System\+Interface}} }{\pageref{classBroadcastSystemInterface}}{}
\item\contentsline{section}{\mbox{\hyperlink{classCustom1SingleThreadControlSystemInterface}{Custom1\+Single\+Thread\+Control\+System\+Interface}} }{\pageref{classCustom1SingleThreadControlSystemInterface}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDev}{Dev}} \\*Struct \mbox{\hyperlink{structDev}{Dev}} \+: interface to A\+F\+H\+B\+A404 device driver }{\pageref{structDev}}{}
\item\contentsline{section}{\mbox{\hyperlink{classDummySingleThreadControlSystemInterface}{Dummy\+Single\+Thread\+Control\+System\+Interface}} }{\pageref{classDummySingleThreadControlSystemInterface}}{}
\item\contentsline{section}{\mbox{\hyperlink{classEnv}{Env}} }{\pageref{classEnv}}{}
\item\contentsline{section}{\mbox{\hyperlink{classHBA}{H\+BA}} \\*Models a Host Bus Adapter like A\+F\+H\+B\+A404 }{\pageref{classHBA}}{}
\item\contentsline{section}{\mbox{\hyperlink{classHisto}{Histo}} }{\pageref{classHisto}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHostBuffer}{Host\+Buffer}} }{\pageref{structHostBuffer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classInlineDataHanderMuxAO__LLC}{Inline\+Data\+Hander\+Mux\+A\+O\+\_\+\+L\+LC}} }{\pageref{classInlineDataHanderMuxAO__LLC}}{}
\item\contentsline{section}{\mbox{\hyperlink{classInlineDataHanderMuxAO__STREAM}{Inline\+Data\+Hander\+Mux\+A\+O\+\_\+\+S\+T\+R\+E\+AM}} }{\pageref{classInlineDataHanderMuxAO__STREAM}}{}
\item\contentsline{section}{\mbox{\hyperlink{classInlineDataHandler}{Inline\+Data\+Handler}} }{\pageref{classInlineDataHandler}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSystemInterface_1_1Inputs}{System\+Interface\+::\+Inputs}} \\*O\+NE vector each type, all \mbox{\hyperlink{structVI}{VI}} from all U\+U\+TS are split into types and aggregated in the appropriate vectors }{\pageref{structSystemInterface_1_1Inputs}}{}
\item\contentsline{section}{\mbox{\hyperlink{classIO}{IO}} \\*Base Class }{\pageref{classIO}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__STREAM__DEV_1_1JOB}{A\+F\+H\+B\+A\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+D\+E\+V\+::\+J\+OB}} }{\pageref{structAFHBA__STREAM__DEV_1_1JOB}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDev_1_1LBUF}{Dev\+::\+L\+B\+UF}} \\*Local buffer interface }{\pageref{structDev_1_1LBUF}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLLC__DEF}{L\+L\+C\+\_\+\+D\+EF}} \\*$<$ arg for ioctl R\+T\+M\+\_\+\+T\+\_\+\+S\+T\+A\+R\+T\+\_\+\+L\+LC }{\pageref{structLLC__DEF}}{}
\item\contentsline{section}{\mbox{\hyperlink{structOptions}{Options}} }{\pageref{structOptions}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSystemInterface_1_1Outputs}{System\+Interface\+::\+Outputs}} \\*O\+NE vector each type, scatter each type to appropriate \mbox{\hyperlink{structVO}{VO}} all U\+U\+TS }{\pageref{structSystemInterface_1_1Outputs}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__DEV_1_1PciMapping}{A\+F\+H\+B\+A\+\_\+\+D\+E\+V\+::\+Pci\+Mapping}} }{\pageref{structAFHBA__DEV_1_1PciMapping}}{}
\item\contentsline{section}{\mbox{\hyperlink{classRTM__T__Device}{R\+T\+M\+\_\+\+T\+\_\+\+Device}} }{\pageref{classRTM__T__Device}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSEQ}{S\+EQ}} }{\pageref{structSEQ}}{}
\item\contentsline{section}{\mbox{\hyperlink{classrtm-t-stream_1_1STREAM}{rtm-\/t-\/stream.\+S\+T\+R\+E\+AM}} }{\pageref{classrtm-t-stream_1_1STREAM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSTREAM}{S\+T\+R\+E\+AM}} }{\pageref{structSTREAM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structStreamBufferDef}{Stream\+Buffer\+Def}} }{\pageref{structStreamBufferDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSystemInterface}{System\+Interface}} \\*Models interface with external P\+CS }{\pageref{structSystemInterface}}{}
\item\contentsline{section}{\mbox{\hyperlink{structVI}{VI}} \\*Models Vector Input }{\pageref{structVI}}{}
\item\contentsline{section}{\mbox{\hyperlink{structVO}{VO}} \\*Models Vector Output }{\pageref{structVO}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFHBA__STREAM__DEV_1_1WORK}{A\+F\+H\+B\+A\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+D\+E\+V\+::\+W\+O\+RK}} }{\pageref{structAFHBA__STREAM__DEV_1_1WORK}}{}
\item\contentsline{section}{\mbox{\hyperlink{structXLLC__DEF}{X\+L\+L\+C\+\_\+\+D\+EF}} }{\pageref{structXLLC__DEF}}{}
\end{DoxyCompactList}
