#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-38-g1b1def7f7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaaaad643a350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaad64384d0 .scope function.str, "opname" "opname" 3 29, 3 29 0, S_0xaaaad643a350;
 .timescale 0 0;
v0xaaaad6463f80_0 .var "op", 5 0;
; Variable opname is string return value of scope S_0xaaaad64384d0
TD_$unit.opname ;
    %load/vec4 v0xaaaad6463f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/str "???";
    %ret/str 0; Assign to opname
    %jmp T_0.5;
T_0.0 ;
    %pushi/str "SUM";
    %ret/str 0; Assign to opname
    %jmp T_0.5;
T_0.1 ;
    %pushi/str "SUB";
    %ret/str 0; Assign to opname
    %jmp T_0.5;
T_0.2 ;
    %pushi/str "AND";
    %ret/str 0; Assign to opname
    %jmp T_0.5;
T_0.3 ;
    %pushi/str "XOR";
    %ret/str 0; Assign to opname
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_0xaaaad6438f80 .scope module, "cpu" "cpu" 4 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0xaaaad6438b10 .param/l "ADDR_SPACE" 0 4 9, +C4<00000000000000000000000000000101>;
P_0xaaaad6438b50 .param/l "DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0xaaaad6438b90 .param/l "INSTR_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_0xaaaad6438bd0 .param/l "OP_WIDTH" 0 4 5, +C4<00000000000000000000000000000110>;
P_0xaaaad6438c10 .param/l "PC_WIDTH" 0 4 6, +C4<00000000000000000000000000000100>;
L_0xaaaad6438820 .functor BUFZ 3, L_0xaaaad648ec60, C4<000>, C4<000>, C4<000>;
L_0xffff91c46018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaad648d0c0_0 .net/2u *"_ivl_0", 3 0, L_0xffff91c46018;  1 drivers
v0xaaaad648d1a0_0 .net *"_ivl_19", 0 0, L_0xaaaad648ef20;  1 drivers
v0xaaaad648d280_0 .net *"_ivl_21", 19 0, L_0xaaaad648f120;  1 drivers
v0xaaaad648d370_0 .net *"_ivl_23", 11 0, L_0xaaaad648f210;  1 drivers
v0xaaaad648d450_0 .net "alu_cf", 0 0, L_0xaaaad64a00d0;  1 drivers
v0xaaaad648d540_0 .net "alu_in_b", 31 0, L_0xaaaad648f400;  1 drivers
v0xaaaad648d610_0 .net "alu_op", 2 0, v0xaaaad648a2d0_0;  1 drivers
v0xaaaad648d700_0 .net "alu_result", 31 0, L_0xaaaad6463e70;  1 drivers
v0xaaaad648d810_0 .net "alu_src", 0 0, v0xaaaad648a3e0_0;  1 drivers
v0xaaaad648d940_0 .net "alu_zero", 0 0, L_0xaaaad649f980;  1 drivers
o0xffff91c8f6d8 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaad648d9e0_0 .net "clk", 0 0, o0xffff91c8f6d8;  0 drivers
v0xaaaad648da80_0 .net "funct3", 2 0, L_0xaaaad648ec60;  1 drivers
v0xaaaad648db20_0 .net "funct7", 6 0, L_0xaaaad648e960;  1 drivers
v0xaaaad648dc00_0 .net "imm", 31 0, L_0xaaaad648f310;  1 drivers
v0xaaaad648dce0_0 .net "instruction", 31 0, v0xaaaad648ccd0_0;  1 drivers
v0xaaaad648dda0_0 .net "opcode", 6 0, L_0xaaaad648ede0;  1 drivers
v0xaaaad648de60_0 .net "pc_current", 3 0, v0xaaaad648ab50_0;  1 drivers
v0xaaaad648e080_0 .net "pc_next", 3 0, L_0xaaaad648e820;  1 drivers
v0xaaaad648e140_0 .net "rd", 4 0, L_0xaaaad648ed00;  1 drivers
v0xaaaad648e210_0 .net "reg_write", 0 0, v0xaaaad648a480_0;  1 drivers
v0xaaaad648e300_0 .net "rs1", 4 0, L_0xaaaad648eb40;  1 drivers
v0xaaaad648e3a0_0 .net "rs1_data", 31 0, v0xaaaad648ba10_0;  1 drivers
v0xaaaad648e490_0 .net "rs2", 4 0, L_0xaaaad648ea50;  1 drivers
v0xaaaad648e550_0 .net "rs2_data", 31 0, v0xaaaad648bbd0_0;  1 drivers
o0xffff91c8f768 .functor BUFZ 1, c4<z>; HiZ drive
v0xaaaad648e620_0 .net "rst", 0 0, o0xffff91c8f768;  0 drivers
v0xaaaad648e710_0 .net "simple_opcode", 2 0, L_0xaaaad6438820;  1 drivers
L_0xaaaad648e820 .arith/sum 4, v0xaaaad648ab50_0, L_0xffff91c46018;
L_0xaaaad648e960 .part v0xaaaad648ccd0_0, 25, 7;
L_0xaaaad648ea50 .part v0xaaaad648ccd0_0, 20, 5;
L_0xaaaad648eb40 .part v0xaaaad648ccd0_0, 15, 5;
L_0xaaaad648ec60 .part v0xaaaad648ccd0_0, 12, 3;
L_0xaaaad648ed00 .part v0xaaaad648ccd0_0, 7, 5;
L_0xaaaad648ede0 .part v0xaaaad648ccd0_0, 0, 7;
L_0xaaaad648ef20 .part v0xaaaad648ccd0_0, 31, 1;
L_0xaaaad648f120 .repeat 20, 20, L_0xaaaad648ef20;
L_0xaaaad648f210 .part v0xaaaad648ccd0_0, 20, 12;
L_0xaaaad648f310 .concat [ 12 20 0 0], L_0xaaaad648f210, L_0xaaaad648f120;
L_0xaaaad648f400 .functor MUXZ 32, v0xaaaad648bbd0_0, L_0xaaaad648f310, v0xaaaad648a3e0_0, C4<>;
S_0xaaaad64886d0 .scope module, "alu_inst" "alu" 4 107, 5 4 0, S_0xaaaad6438f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /INPUT 3 "i_opcode";
    .port_info 3 /OUTPUT 32 "o_result";
    .port_info 4 /OUTPUT 1 "o_zero";
    .port_info 5 /OUTPUT 1 "o_cf";
P_0xaaaad646c4f0 .param/l "OP_WIDTH" 0 5 6, +C4<00000000000000000000000000000011>;
P_0xaaaad646c530 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
L_0xaaaad6463e70 .functor BUFZ 32, v0xaaaad6489de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xffff91c46060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad6488b70_0 .net/2u *"_ivl_0", 0 0, L_0xffff91c46060;  1 drivers
L_0xffff91c460f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6488c70_0 .net/2u *"_ivl_10", 31 0, L_0xffff91c460f0;  1 drivers
L_0xffff91c46138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaad6488d50_0 .net/2u *"_ivl_14", 2 0, L_0xffff91c46138;  1 drivers
v0xaaaad6488e40_0 .net *"_ivl_16", 0 0, L_0xaaaad649fb10;  1 drivers
v0xaaaad6488f00_0 .net *"_ivl_19", 0 0, L_0xaaaad649fc00;  1 drivers
v0xaaaad6489030_0 .net *"_ivl_2", 32 0, L_0xaaaad648f650;  1 drivers
L_0xffff91c46180 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaad6489110_0 .net/2u *"_ivl_20", 2 0, L_0xffff91c46180;  1 drivers
v0xaaaad64891f0_0 .net *"_ivl_22", 0 0, L_0xaaaad649fd30;  1 drivers
v0xaaaad64892b0_0 .net *"_ivl_24", 0 0, L_0xaaaad649fdd0;  1 drivers
L_0xffff91c461c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad6489370_0 .net/2u *"_ivl_26", 0 0, L_0xffff91c461c8;  1 drivers
v0xaaaad6489450_0 .net *"_ivl_28", 0 0, L_0xaaaad649ffe0;  1 drivers
L_0xffff91c460a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad6489530_0 .net/2u *"_ivl_4", 0 0, L_0xffff91c460a8;  1 drivers
v0xaaaad6489610_0 .net *"_ivl_6", 32 0, L_0xaaaad648f740;  1 drivers
v0xaaaad64896f0_0 .net "extended_sum", 32 0, L_0xaaaad648f830;  1 drivers
v0xaaaad64897d0_0 .net "i_a", 31 0, v0xaaaad648ba10_0;  alias, 1 drivers
v0xaaaad64898b0_0 .net "i_b", 31 0, L_0xaaaad648f400;  alias, 1 drivers
v0xaaaad6489990_0 .net "i_opcode", 2 0, v0xaaaad648a2d0_0;  alias, 1 drivers
v0xaaaad6489b80_0 .net "o_cf", 0 0, L_0xaaaad64a00d0;  alias, 1 drivers
v0xaaaad6489c40_0 .net "o_result", 31 0, L_0xaaaad6463e70;  alias, 1 drivers
v0xaaaad6489d20_0 .net "o_zero", 0 0, L_0xaaaad649f980;  alias, 1 drivers
v0xaaaad6489de0_0 .var "r_result", 31 0;
E_0xaaaad645fc10 .event anyedge, v0xaaaad6489990_0, v0xaaaad64897d0_0, v0xaaaad64898b0_0;
L_0xaaaad648f650 .concat [ 32 1 0 0], v0xaaaad648ba10_0, L_0xffff91c46060;
L_0xaaaad648f740 .concat [ 32 1 0 0], L_0xaaaad648f400, L_0xffff91c460a8;
L_0xaaaad648f830 .arith/sum 33, L_0xaaaad648f650, L_0xaaaad648f740;
L_0xaaaad649f980 .cmp/eq 32, v0xaaaad6489de0_0, L_0xffff91c460f0;
L_0xaaaad649fb10 .cmp/eq 3, v0xaaaad648a2d0_0, L_0xffff91c46138;
L_0xaaaad649fc00 .part L_0xaaaad648f830, 32, 1;
L_0xaaaad649fd30 .cmp/eq 3, v0xaaaad648a2d0_0, L_0xffff91c46180;
L_0xaaaad649fdd0 .cmp/gt 32, L_0xaaaad648f400, v0xaaaad648ba10_0;
L_0xaaaad649ffe0 .functor MUXZ 1, L_0xffff91c461c8, L_0xaaaad649fdd0, L_0xaaaad649fd30, C4<>;
L_0xaaaad64a00d0 .functor MUXZ 1, L_0xaaaad649ffe0, L_0xaaaad649fc00, L_0xaaaad649fb10, C4<>;
S_0xaaaad6489f80 .scope module, "cunit" "control_unit" 4 96, 6 21 0, S_0xaaaad6438f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "is_reg_write";
    .port_info 2 /OUTPUT 1 "alu_src_type";
    .port_info 3 /OUTPUT 3 "alu_op";
P_0xaaaad6488920 .param/l "OP_TYPE" 0 6 23, C4<000>;
P_0xaaaad6488960 .param/l "OP_WIDTH" 0 6 22, +C4<00000000000000000000000000000011>;
v0xaaaad648a2d0_0 .var "alu_op", 2 0;
v0xaaaad648a3e0_0 .var "alu_src_type", 0 0;
v0xaaaad648a480_0 .var "is_reg_write", 0 0;
v0xaaaad648a550_0 .net "opcode", 2 0, L_0xaaaad6438820;  alias, 1 drivers
E_0xaaaad6460090 .event anyedge, v0xaaaad648a550_0;
S_0xaaaad648a6e0 .scope module, "pc_inst" "pc" 4 61, 7 1 0, S_0xaaaad6438f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "next_pc";
    .port_info 3 /OUTPUT 4 "current_pc";
P_0xaaaad648a8c0 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000000100>;
v0xaaaad648aa70_0 .net "clk", 0 0, o0xffff91c8f6d8;  alias, 0 drivers
v0xaaaad648ab50_0 .var "current_pc", 3 0;
v0xaaaad648ac30_0 .net "next_pc", 3 0, L_0xaaaad648e820;  alias, 1 drivers
v0xaaaad648ad20_0 .net "rst", 0 0, o0xffff91c8f768;  alias, 0 drivers
E_0xaaaad6467b80 .event posedge, v0xaaaad648ad20_0, v0xaaaad648aa70_0;
S_0xaaaad648ae90 .scope module, "rf_inst" "register_file" 4 81, 8 8 0, S_0xaaaad6438f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "r1_addr";
    .port_info 3 /INPUT 5 "r2_addr";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 32 "wr_data";
    .port_info 7 /OUTPUT 32 "r1_data";
    .port_info 8 /OUTPUT 32 "r2_data";
P_0xaaaad648b070 .param/l "ADDR_SPACE" 0 8 11, +C4<00000000000000000000000000000101>;
P_0xaaaad648b0b0 .param/l "REG_AMOUNT" 0 8 12, +C4<00000000000000000000000000100000>;
P_0xaaaad648b0f0 .param/l "WIDTH" 0 8 9, +C4<00000000000000000000000000100000>;
P_0xaaaad648b130 .param/l "ZERO_REGISTER" 0 8 10, C4<00000>;
v0xaaaad648b860_0 .net "clk", 0 0, o0xffff91c8f6d8;  alias, 0 drivers
v0xaaaad648b950_0 .net "r1_addr", 4 0, L_0xaaaad648eb40;  alias, 1 drivers
v0xaaaad648ba10_0 .var "r1_data", 31 0;
v0xaaaad648bb10_0 .net "r2_addr", 4 0, L_0xaaaad648ea50;  alias, 1 drivers
v0xaaaad648bbd0_0 .var "r2_data", 31 0;
v0xaaaad648bd00 .array "registers", 31 0, 31 0;
v0xaaaad648c2d0_0 .net "rst", 0 0, o0xffff91c8f768;  alias, 0 drivers
v0xaaaad648c370_0 .net "wr_addr", 4 0, L_0xaaaad648ed00;  alias, 1 drivers
v0xaaaad648c430_0 .net "wr_data", 31 0, L_0xaaaad6463e70;  alias, 1 drivers
v0xaaaad648c520_0 .net "wr_en", 0 0, v0xaaaad648a480_0;  alias, 1 drivers
v0xaaaad648bd00_0 .array/port v0xaaaad648bd00, 0;
v0xaaaad648bd00_1 .array/port v0xaaaad648bd00, 1;
v0xaaaad648bd00_2 .array/port v0xaaaad648bd00, 2;
E_0xaaaad646c380/0 .event anyedge, v0xaaaad648b950_0, v0xaaaad648bd00_0, v0xaaaad648bd00_1, v0xaaaad648bd00_2;
v0xaaaad648bd00_3 .array/port v0xaaaad648bd00, 3;
v0xaaaad648bd00_4 .array/port v0xaaaad648bd00, 4;
v0xaaaad648bd00_5 .array/port v0xaaaad648bd00, 5;
v0xaaaad648bd00_6 .array/port v0xaaaad648bd00, 6;
E_0xaaaad646c380/1 .event anyedge, v0xaaaad648bd00_3, v0xaaaad648bd00_4, v0xaaaad648bd00_5, v0xaaaad648bd00_6;
v0xaaaad648bd00_7 .array/port v0xaaaad648bd00, 7;
v0xaaaad648bd00_8 .array/port v0xaaaad648bd00, 8;
v0xaaaad648bd00_9 .array/port v0xaaaad648bd00, 9;
v0xaaaad648bd00_10 .array/port v0xaaaad648bd00, 10;
E_0xaaaad646c380/2 .event anyedge, v0xaaaad648bd00_7, v0xaaaad648bd00_8, v0xaaaad648bd00_9, v0xaaaad648bd00_10;
v0xaaaad648bd00_11 .array/port v0xaaaad648bd00, 11;
v0xaaaad648bd00_12 .array/port v0xaaaad648bd00, 12;
v0xaaaad648bd00_13 .array/port v0xaaaad648bd00, 13;
v0xaaaad648bd00_14 .array/port v0xaaaad648bd00, 14;
E_0xaaaad646c380/3 .event anyedge, v0xaaaad648bd00_11, v0xaaaad648bd00_12, v0xaaaad648bd00_13, v0xaaaad648bd00_14;
v0xaaaad648bd00_15 .array/port v0xaaaad648bd00, 15;
v0xaaaad648bd00_16 .array/port v0xaaaad648bd00, 16;
v0xaaaad648bd00_17 .array/port v0xaaaad648bd00, 17;
v0xaaaad648bd00_18 .array/port v0xaaaad648bd00, 18;
E_0xaaaad646c380/4 .event anyedge, v0xaaaad648bd00_15, v0xaaaad648bd00_16, v0xaaaad648bd00_17, v0xaaaad648bd00_18;
v0xaaaad648bd00_19 .array/port v0xaaaad648bd00, 19;
v0xaaaad648bd00_20 .array/port v0xaaaad648bd00, 20;
v0xaaaad648bd00_21 .array/port v0xaaaad648bd00, 21;
v0xaaaad648bd00_22 .array/port v0xaaaad648bd00, 22;
E_0xaaaad646c380/5 .event anyedge, v0xaaaad648bd00_19, v0xaaaad648bd00_20, v0xaaaad648bd00_21, v0xaaaad648bd00_22;
v0xaaaad648bd00_23 .array/port v0xaaaad648bd00, 23;
v0xaaaad648bd00_24 .array/port v0xaaaad648bd00, 24;
v0xaaaad648bd00_25 .array/port v0xaaaad648bd00, 25;
v0xaaaad648bd00_26 .array/port v0xaaaad648bd00, 26;
E_0xaaaad646c380/6 .event anyedge, v0xaaaad648bd00_23, v0xaaaad648bd00_24, v0xaaaad648bd00_25, v0xaaaad648bd00_26;
v0xaaaad648bd00_27 .array/port v0xaaaad648bd00, 27;
v0xaaaad648bd00_28 .array/port v0xaaaad648bd00, 28;
v0xaaaad648bd00_29 .array/port v0xaaaad648bd00, 29;
v0xaaaad648bd00_30 .array/port v0xaaaad648bd00, 30;
E_0xaaaad646c380/7 .event anyedge, v0xaaaad648bd00_27, v0xaaaad648bd00_28, v0xaaaad648bd00_29, v0xaaaad648bd00_30;
v0xaaaad648bd00_31 .array/port v0xaaaad648bd00, 31;
E_0xaaaad646c380/8 .event anyedge, v0xaaaad648bd00_31, v0xaaaad648bb10_0;
E_0xaaaad646c380 .event/or E_0xaaaad646c380/0, E_0xaaaad646c380/1, E_0xaaaad646c380/2, E_0xaaaad646c380/3, E_0xaaaad646c380/4, E_0xaaaad646c380/5, E_0xaaaad646c380/6, E_0xaaaad646c380/7, E_0xaaaad646c380/8;
S_0xaaaad648b560 .scope begin, "$unm_blk_7" "$unm_blk_7" 8 28, 8 28 0, S_0xaaaad648ae90;
 .timescale -9 -12;
v0xaaaad648b760_0 .var/i "i", 31 0;
S_0xaaaad648c6d0 .scope module, "rom_inst" "rom" 4 72, 9 3 0, S_0xaaaad6438f80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 32 "r_data";
P_0xaaaad648c8b0 .param/l "ADDR_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0xaaaad648c8f0 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
v0xaaaad648cbc0_0 .net "addr", 3 0, v0xaaaad648ab50_0;  alias, 1 drivers
v0xaaaad648ccd0_0 .var "r_data", 31 0;
v0xaaaad648cd90 .array "rom", 15 0, 31 0;
v0xaaaad648cd90_0 .array/port v0xaaaad648cd90, 0;
v0xaaaad648cd90_1 .array/port v0xaaaad648cd90, 1;
v0xaaaad648cd90_2 .array/port v0xaaaad648cd90, 2;
E_0xaaaad646cbd0/0 .event anyedge, v0xaaaad648ab50_0, v0xaaaad648cd90_0, v0xaaaad648cd90_1, v0xaaaad648cd90_2;
v0xaaaad648cd90_3 .array/port v0xaaaad648cd90, 3;
v0xaaaad648cd90_4 .array/port v0xaaaad648cd90, 4;
v0xaaaad648cd90_5 .array/port v0xaaaad648cd90, 5;
v0xaaaad648cd90_6 .array/port v0xaaaad648cd90, 6;
E_0xaaaad646cbd0/1 .event anyedge, v0xaaaad648cd90_3, v0xaaaad648cd90_4, v0xaaaad648cd90_5, v0xaaaad648cd90_6;
v0xaaaad648cd90_7 .array/port v0xaaaad648cd90, 7;
v0xaaaad648cd90_8 .array/port v0xaaaad648cd90, 8;
v0xaaaad648cd90_9 .array/port v0xaaaad648cd90, 9;
v0xaaaad648cd90_10 .array/port v0xaaaad648cd90, 10;
E_0xaaaad646cbd0/2 .event anyedge, v0xaaaad648cd90_7, v0xaaaad648cd90_8, v0xaaaad648cd90_9, v0xaaaad648cd90_10;
v0xaaaad648cd90_11 .array/port v0xaaaad648cd90, 11;
v0xaaaad648cd90_12 .array/port v0xaaaad648cd90, 12;
v0xaaaad648cd90_13 .array/port v0xaaaad648cd90, 13;
v0xaaaad648cd90_14 .array/port v0xaaaad648cd90, 14;
E_0xaaaad646cbd0/3 .event anyedge, v0xaaaad648cd90_11, v0xaaaad648cd90_12, v0xaaaad648cd90_13, v0xaaaad648cd90_14;
v0xaaaad648cd90_15 .array/port v0xaaaad648cd90, 15;
E_0xaaaad646cbd0/4 .event anyedge, v0xaaaad648cd90_15;
E_0xaaaad646cbd0 .event/or E_0xaaaad646cbd0/0, E_0xaaaad646cbd0/1, E_0xaaaad646cbd0/2, E_0xaaaad646cbd0/3, E_0xaaaad646cbd0/4;
    .scope S_0xaaaad648a6e0;
T_1 ;
    %wait E_0xaaaad6467b80;
    %load/vec4 v0xaaaad648ad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad648ab50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaad648ac30_0;
    %assign/vec4 v0xaaaad648ab50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaad648c6d0;
T_2 ;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 65971, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 98867, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 131763, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 164659, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 197555, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 230451, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 263347, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 296243, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 329139, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 362035, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 394931, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 427827, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 460723, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 493619, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %pushi/vec4 526515, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad648cd90, 4, 0;
    %end;
    .thread T_2;
    .scope S_0xaaaad648c6d0;
T_3 ;
Ewait_0 .event/or E_0xaaaad646cbd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaad648cbc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0xaaaad648cd90, 4;
    %store/vec4 v0xaaaad648ccd0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaad648ae90;
T_4 ;
    %wait E_0xaaaad6467b80;
    %load/vec4 v0xaaaad648c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0xaaaad648b560;
    %jmp t_0;
    .scope S_0xaaaad648b560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad648b760_0, 0, 32;
T_4.2 ; Top of for-loop
    %load/vec4 v0xaaaad648b760_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xaaaad648b760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad648bd00, 0, 4;
T_4.4 ; for-loop step statement
    %load/vec4 v0xaaaad648b760_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaad648b760_0, 0, 32;
    %jmp T_4.2;
T_4.3 ; for-loop exit label
    %end;
    .scope S_0xaaaad648ae90;
t_0 %join;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaad648c520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0xaaaad648c370_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0xaaaad648c430_0;
    %load/vec4 v0xaaaad648c370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad648bd00, 0, 4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad648bd00, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaad648ae90;
T_5 ;
Ewait_1 .event/or E_0xaaaad646c380, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaad648b950_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0xaaaad648b950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xaaaad648bd00, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0xaaaad648ba10_0, 0, 32;
    %load/vec4 v0xaaaad648bb10_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0xaaaad648bb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xaaaad648bd00, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0xaaaad648bbd0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaad6489f80;
T_6 ;
Ewait_2 .event/or E_0xaaaad6460090, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaad648a550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad648a480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad648a3e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xaaaad648a2d0_0, 0, 3;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad648a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad648a3e0_0, 0, 1;
    %load/vec4 v0xaaaad648a550_0;
    %store/vec4 v0xaaaad648a2d0_0, 0, 3;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad648a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad648a3e0_0, 0, 1;
    %load/vec4 v0xaaaad648a550_0;
    %store/vec4 v0xaaaad648a2d0_0, 0, 3;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad648a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad648a3e0_0, 0, 1;
    %load/vec4 v0xaaaad648a550_0;
    %store/vec4 v0xaaaad648a2d0_0, 0, 3;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad648a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad648a3e0_0, 0, 1;
    %load/vec4 v0xaaaad648a550_0;
    %store/vec4 v0xaaaad648a2d0_0, 0, 3;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad648a480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad648a3e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xaaaad648a2d0_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaad64886d0;
T_7 ;
Ewait_3 .event/or E_0xaaaad645fc10, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaad6489990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad6489de0_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0xaaaad64897d0_0;
    %load/vec4 v0xaaaad64898b0_0;
    %add;
    %store/vec4 v0xaaaad6489de0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0xaaaad64897d0_0;
    %load/vec4 v0xaaaad64898b0_0;
    %sub;
    %store/vec4 v0xaaaad6489de0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0xaaaad64897d0_0;
    %load/vec4 v0xaaaad64898b0_0;
    %and;
    %store/vec4 v0xaaaad6489de0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0xaaaad64897d0_0;
    %load/vec4 v0xaaaad64898b0_0;
    %xor;
    %store/vec4 v0xaaaad6489de0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0xaaaad64897d0_0;
    %store/vec4 v0xaaaad6489de0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./specs.vh";
    "cpu.v";
    "alu/alu.v";
    "control_unit.v";
    "pc.v";
    "register_file/register_file.v";
    "rom.v";
