m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/simulation/questa
T_opt
!s110 1734892309
VTj1L<>9T7I^4VMQFo0<B@3
04 20 4 work InstractionMemory_tb fast 0
=1-12ccb34ae0d5-67685b14-2b4-200c
R0
!s12b OEM100
!s124 OEM25U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vInstractionMemory_tb
2D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v
Z3 !s110 1734892307
!i10b 1
!s100 O3oH6gZBCQ<PW3o0ZomLo1
IT?PAL`cX`ER:^2`MK<U=c2
R1
w1734891679
8D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v
FD:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v
!i122 2
L0 2 48
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1734892307.000000
!s107 D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb|D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@instraction@memory_tb
vInstructionMemory
2D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v
R3
!i10b 1
!s100 X]dfMBk<8`2WaYez@5m7L2
I6E2F>Q;B952Kb`27lW@V60
R1
w1734891123
8D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v
FD:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v
!i122 1
L0 40 64
R4
R5
r1
!s85 0
31
R6
!s107 D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath|D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@instruction@memory
vpipelined_processor
2D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v
R3
!i10b 1
!s100 B32E59a8jM`n8LWX5Pl;:3
IZ5V6A^71Hl^k`:Kz>F[TV0
R1
w1734891318
8D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v
FD:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v
!i122 0
L0 1 25
R4
R5
r1
!s85 0
31
R6
!s107 D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline|D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
