<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1711571968">
  <File Type="PA-TCL" Name="design_test_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_test_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_test_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_test_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_test_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_test_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_test_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_test_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_test_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_test/design_test.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.srcs/sources_1/bd/design_test/design_test.bd"/>
        <Attr Name="ImportTime" Val="1686244120"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_test/hdl/design_test_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.srcs/sources_1/bd/design_test/hdl/design_test_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1686244136"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lab3/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../lab3/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1709150720"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/pmod_oled/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1709161378"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_test_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/lab_3_const.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.srcs/constrs_1/new/lab_3_const.xdc"/>
        <Attr Name="ImportTime" Val="1705703412"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
