* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Sep 19 2024 20:21:30

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  28
    LUTs:                 46
    RAMs:                 0
    IOBs:                 6
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 47/1280
        Combinational Logic Cells: 19       out of   1280      1.48438%
        Sequential Logic Cells:    28       out of   1280      2.1875%
        Logic Tiles:               8        out of   160       5%
    Registers: 
        Logic Registers:           28       out of   1280      2.1875%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   96        2.08333%
        Output Pins:               4        out of   96        4.16667%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 4        out of   25        16%
    Bank 0: 0        out of   23        0%
    Bank 2: 1        out of   24        4.16667%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    21          Input      SB_LVCMOS    No       3        Simple Input   clk      
    44          Input      SB_LVCMOS    No       2        Simple Input   reset    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    96          Output     SB_LVCMOS    No       1        Simple Output  leds[3]  
    97          Output     SB_LVCMOS    No       1        Simple Output  leds[2]  
    98          Output     SB_LVCMOS    No       1        Simple Output  leds[1]  
    99          Output     SB_LVCMOS    No       1        Simple Output  leds[0]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name 
    -------------  -------  ---------  ------  ----------- 
    1              3        IO         28      clk_0_c_g   
    6              3                   23      foo.N_28_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 1 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      327 out of  28666      1.14072%
                          Span 4       36 out of   6944      0.518433%
                         Span 12        3 out of   1440      0.208333%
                  Global network        2 out of      8      25%
      Vertical Inter-LUT Connect        4 out of   1120      0.357143%

