Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 25 17:49:08 2023
| Host         : DESKTOP-4FV4FV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MercuryII_Vera_timing_summary_routed.rpt -pb MercuryII_Vera_timing_summary_routed.pb -rpx MercuryII_Vera_timing_summary_routed.rpx -warn_on_violation
| Design       : MercuryII_Vera
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           33          
DPIR-1     Warning           Asynchronous driver check                             108         
HPDR-1     Warning           Port pin direction inconsistency                      1           
LUTAR-1    Warning           LUT drives async reset alert                          1           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-18  Warning           Missing input or output delay                         16          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCB-2     Warning           Clock defined on multiple objects                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (28)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[8] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rw (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.195        0.000                      0                 5862        0.023        0.000                      0                 5862        1.500        0.000                       0                  1896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  hdmiClk_clk_wiz_0   {0.000 2.000}        4.000           250.000         
rdclk                 {0.000 62.500}       125.000         8.000           
wrclk                 {0.000 62.500}       125.000         8.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk25_clk_wiz_0          25.058        0.000                      0                 4423        0.023        0.000                      0                 4423       18.750        0.000                       0                  1845  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  hdmiClk_clk_wiz_0         1.629        0.000                      0                   39        0.166        0.000                      0                   39        1.500        0.000                       0                    37  
rdclk                                                                                                                                                                  62.000        0.000                       0                     5  
wrclk                                                                                                                                                                  62.000        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_clk_wiz_0    hdmiClk_clk_wiz_0        1.195        0.000                      0                   30        0.095        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk25_clk_wiz_0    clk25_clk_wiz_0         28.096        0.000                      0                 1400        0.135        0.000                      0                 1400  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           rdclk            clk25_clk_wiz_0  
(none)           wrclk            clk25_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk25_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              hdmiClk_clk_wiz_0                       
(none)                                  clk25_clk_wiz_0     
(none)                                  rdclk               
(none)                                  wrclk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.058ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.427ns  (logic 6.169ns (42.759%)  route 8.258ns (57.241%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[5])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[5]
                         net (fo=6, routed)           1.199    10.289    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[5]
    SLICE_X51Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.413 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_2/O
                         net (fo=2, routed)           0.589    11.002    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_5[2]
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.126    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_53
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.524 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.524    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.746 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__1/O[0]
                         net (fo=1, routed)           0.951    12.697    vera0/video_composite/modulator/video_modulator_mult_yg_yr/O[0]
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.327    13.024 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s[8]_i_1/O
                         net (fo=1, routed)           0.516    13.540    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_22
    SLICE_X51Y50         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X51Y50         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[8]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)       -0.269    38.598    vera0/video_composite/modulator/y_s_reg[8]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                 25.058    

Slack (MET) :             25.448ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.032ns  (logic 6.172ns (43.986%)  route 7.860ns (56.014%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.219    10.310    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X52Y52         LUT5 (Prop_lut5_I4_O)        0.124    10.434 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_1/O
                         net (fo=2, routed)           0.412    10.846    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DI[1]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    10.970 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.970    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_48
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.371 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.371    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.593 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/O[0]
                         net (fo=1, routed)           0.816    12.409    vera0/video_composite/modulator/y_s0[4]
    SLICE_X51Y51         LUT2 (Prop_lut2_I0_O)        0.327    12.736 r  vera0/video_composite/modulator/y_s[4]_i_1/O
                         net (fo=1, routed)           0.409    13.144    vera0/video_composite/modulator/y_s[4]_i_1_n_0
    SLICE_X51Y52         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X51Y52         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[4]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)       -0.274    38.593    vera0/video_composite/modulator/y_s_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                 25.448    

Slack (MET) :             25.856ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111106]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.064ns  (logic 6.485ns (46.112%)  route 7.579ns (53.888%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.197    10.288    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.440 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_1/O
                         net (fo=2, routed)           0.432    10.872    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_3[2]
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.326    11.198 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.198    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_33
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.574 r  vera0/video_composite/modulator/q_s0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.575    vera0/video_composite/modulator/q_s0__0_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  vera0/video_composite/modulator/q_s0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.692    vera0/video_composite/modulator/q_s0__0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.911 r  vera0/video_composite/modulator/q_s0__0_carry__1/O[0]
                         net (fo=1, routed)           0.945    12.855    vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s_reg[-1111111104][0]
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.321    13.176 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s[-1111111106]_i_1/O
                         net (fo=1, routed)           0.000    13.176    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_19
    SLICE_X53Y47         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/video_composite/modulator/clk25
    SLICE_X53Y47         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111106]/C
                         clock pessimism              0.563    39.081    
                         clock uncertainty           -0.123    38.957    
    SLICE_X53Y47         FDSE (Setup_fdse_C_D)        0.075    39.032    vera0/video_composite/modulator/chroma_s_reg[-1111111106]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                 25.856    

Slack (MET) :             25.926ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111110]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 6.370ns (45.520%)  route 7.624ns (54.480%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.197    10.288    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.440 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_1/O
                         net (fo=2, routed)           0.432    10.872    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_3[2]
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.326    11.198 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.198    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_33
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.574 r  vera0/video_composite/modulator/q_s0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.575    vera0/video_composite/modulator/q_s0__0_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.794 r  vera0/video_composite/modulator/q_s0__0_carry__0/O[0]
                         net (fo=1, routed)           0.990    12.783    vera0/video_composite/modulator/q_s0[5]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.323    13.106 r  vera0/video_composite/modulator/chroma_s[-1111111110]_i_1/O
                         net (fo=1, routed)           0.000    13.106    vera0/video_composite/modulator/chroma_s[-1111111110]_i_1_n_0
    SLICE_X53Y49         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/video_composite/modulator/clk25
    SLICE_X53Y49         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111110]/C
                         clock pessimism              0.563    39.081    
                         clock uncertainty           -0.123    38.957    
    SLICE_X53Y49         FDSE (Setup_fdse_C_D)        0.075    39.032    vera0/video_composite/modulator/chroma_s_reg[-1111111110]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                 25.926    

Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.906ns  (logic 6.283ns (45.183%)  route 7.623ns (54.817%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[5])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[5]
                         net (fo=6, routed)           1.199    10.289    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[5]
    SLICE_X51Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.413 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_2/O
                         net (fo=2, routed)           0.589    11.002    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_5[2]
    SLICE_X53Y52         LUT5 (Prop_lut5_I0_O)        0.124    11.126 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.126    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_53
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.524 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.524    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.858 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__1/O[1]
                         net (fo=1, routed)           0.831    12.689    vera0/video_composite/modulator/video_modulator_mult_yg_yr/O[1]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.329    13.018 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s[9]_i_1/O
                         net (fo=1, routed)           0.000    13.018    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_18
    SLICE_X50Y52         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X50Y52         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[9]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.118    38.985    vera0/video_composite/modulator/y_s_reg[9]
  -------------------------------------------------------------------
                         required time                         38.985    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 25.966    

Slack (MET) :             26.027ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111105]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 6.574ns (47.790%)  route 7.182ns (52.210%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.197    10.288    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.440 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_1/O
                         net (fo=2, routed)           0.432    10.872    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_3[2]
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.326    11.198 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.198    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_33
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.574 r  vera0/video_composite/modulator/q_s0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.575    vera0/video_composite/modulator/q_s0__0_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  vera0/video_composite/modulator/q_s0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.692    vera0/video_composite/modulator/q_s0__0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.015 r  vera0/video_composite/modulator/q_s0__0_carry__1/O[1]
                         net (fo=1, routed)           0.548    12.563    vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s_reg[-1111111104][1]
    SLICE_X53Y50         LUT2 (Prop_lut2_I0_O)        0.306    12.869 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s[-1111111105]_i_1/O
                         net (fo=1, routed)           0.000    12.869    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_20
    SLICE_X53Y50         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X53Y50         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111105]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X53Y50         FDSE (Setup_fdse_C_D)        0.029    38.896    vera0/video_composite/modulator/chroma_s_reg[-1111111105]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 26.027    

Slack (MET) :             26.200ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111104]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.673ns  (logic 6.485ns (47.429%)  route 7.188ns (52.571%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.197    10.288    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.440 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_1/O
                         net (fo=2, routed)           0.432    10.872    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_3[2]
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.326    11.198 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.198    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_33
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.574 r  vera0/video_composite/modulator/q_s0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.575    vera0/video_composite/modulator/q_s0__0_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  vera0/video_composite/modulator/q_s0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.692    vera0/video_composite/modulator/q_s0__0_carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.931 r  vera0/video_composite/modulator/q_s0__0_carry__1/O[2]
                         net (fo=1, routed)           0.554    12.485    vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s_reg[-1111111104][2]
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.301    12.786 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/chroma_s[-1111111104]_i_2/O
                         net (fo=1, routed)           0.000    12.786    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_21
    SLICE_X53Y47         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.453    38.517    vera0/video_composite/modulator/clk25
    SLICE_X53Y47         FDSE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111104]/C
                         clock pessimism              0.563    39.081    
                         clock uncertainty           -0.123    38.957    
    SLICE_X53Y47         FDSE (Setup_fdse_C_D)        0.029    38.986    vera0/video_composite/modulator/chroma_s_reg[-1111111104]
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                 26.200    

Slack (MET) :             26.224ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/y_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.648ns  (logic 6.192ns (45.370%)  route 7.456ns (54.630%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.219    10.310    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X52Y52         LUT5 (Prop_lut5_I4_O)        0.124    10.434 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_1/O
                         net (fo=2, routed)           0.412    10.846    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DI[1]
    SLICE_X53Y51         LUT4 (Prop_lut4_I0_O)        0.124    10.970 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/i___3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.970    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_48
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.371 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.371    vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.610 r  vera0/video_composite/modulator/y_s0_inferred__0/i___3_carry__0/O[2]
                         net (fo=1, routed)           0.821    12.430    vera0/video_composite/modulator/y_s0[6]
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.330    12.760 r  vera0/video_composite/modulator/y_s[6]_i_1/O
                         net (fo=1, routed)           0.000    12.760    vera0/video_composite/modulator/y_s[6]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X50Y52         FDRE                                         r  vera0/video_composite/modulator/y_s_reg[6]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.118    38.985    vera0/video_composite/modulator/y_s_reg[6]
  -------------------------------------------------------------------
                         required time                         38.985    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                 26.224    

Slack (MET) :             26.251ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111107]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 6.143ns (46.227%)  route 7.146ns (53.773%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.197    10.288    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.440 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_1/O
                         net (fo=2, routed)           0.432    10.872    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_3[2]
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.326    11.198 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.198    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_33
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.574 r  vera0/video_composite/modulator/q_s0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.575    vera0/video_composite/modulator/q_s0__0_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.890 r  vera0/video_composite/modulator/q_s0__0_carry__0/O[3]
                         net (fo=1, routed)           0.512    12.401    vera0/video_composite/modulator/q_s0[8]
    SLICE_X54Y50         FDRE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X54Y50         FDRE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111107]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)       -0.214    38.653    vera0/video_composite/modulator/chroma_s_reg[-1111111107]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                 26.251    

Slack (MET) :             26.258ns  (required time - arrival time)
  Source:                 vera0/video_composite/hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s_reg[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 6.151ns (46.357%)  route 7.118ns (53.643%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.565    -0.887    vera0/video_composite/clk25
    SLICE_X41Y42         FDCE                                         r  vera0/video_composite/hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419    -0.468 r  vera0/video_composite/hcnt_reg[7]/Q
                         net (fo=16, routed)          1.007     0.539    vera0/video_composite/hcnt_reg[7]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.299     0.838 r  vera0/video_composite/x_counter_r[10]_i_3/O
                         net (fo=3, routed)           0.663     1.501    vera0/video_composite/modulator/chroma_s1[-1111111108]_1
    SLICE_X45Y42         LUT4 (Prop_lut4_I0_O)        0.150     1.651 r  vera0/video_composite/modulator/y_s[11]_i_5/O
                         net (fo=1, routed)           1.033     2.684    vera0/video_composite/modulator/video_composite_display_next_pixel
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.326     3.010 f  vera0/video_composite/modulator/y_s[11]_i_1/O
                         net (fo=108, routed)         1.449     4.458    vera0/video_composite/modulator/video_modulator_mult_yg_yr/y_s_reg[9]
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.582 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_i_3/O
                         net (fo=2, routed)           0.853     5.435    vera0/video_composite/modulator/video_modulator_mult_yg_yr/input_1b_8[1]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[1]_P[3])
                                                      3.656     9.091 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low/P[3]
                         net (fo=5, routed)           1.197    10.288    vera0/video_composite/modulator/video_modulator_mult_yg_yr/Y_R_times_r_16[3]
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.440 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_1/O
                         net (fo=2, routed)           0.432    10.872    vera0/video_composite/modulator/video_modulator_mult_yg_yr/DSP48E1_8x8Low_3[2]
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.326    11.198 r  vera0/video_composite/modulator/video_modulator_mult_yg_yr/q_s0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.198    vera0/video_composite/modulator/video_modulator_mult_yg_yr_n_33
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.574 r  vera0/video_composite/modulator/q_s0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.575    vera0/video_composite/modulator/q_s0__0_carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.898 r  vera0/video_composite/modulator/q_s0__0_carry__0/O[1]
                         net (fo=1, routed)           0.484    12.381    vera0/video_composite/modulator/q_s0[6]
    SLICE_X54Y50         FDRE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    38.507    vera0/video_composite/modulator/clk25
    SLICE_X54Y50         FDRE                                         r  vera0/video_composite/modulator/chroma_s_reg[-1111111109]/C
                         clock pessimism              0.483    38.990    
                         clock uncertainty           -0.123    38.867    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)       -0.227    38.640    vera0/video_composite/modulator/chroma_s_reg[-1111111109]
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                 26.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 enc/_vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.474%)  route 0.209ns (52.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.564    -0.560    enc/clk25
    SLICE_X44Y45         FDRE                                         r  enc/_vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  enc/_vSync_reg/Q
                         net (fo=1, routed)           0.209    -0.210    enc/encode_B/CD[1]
    SLICE_X43Y50         LUT4 (Prop_lut4_I3_O)        0.048    -0.162 r  enc/encode_B/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    enc/encode_B/TMDS[9]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  enc/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.832    -0.799    enc/encode_B/clk25
    SLICE_X43Y50         FDRE                                         r  enc/encode_B/TMDS_reg[9]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.107    -0.185    enc/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMD32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMS32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMS32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vera0/audio/psg/working_data_wridx_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    vera0/audio/psg/clk25
    SLICE_X41Y38         FDCE                                         r  vera0/audio/psg/working_data_wridx_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  vera0/audio/psg/working_data_wridx_r_reg[0]/Q
                         net (fo=32, routed)          0.260    -0.162    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/ADDRD0
    SLICE_X42Y37         RAMS32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y37         RAMS32                                       r  vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.253    -0.549    
    SLICE_X42Y37         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.239    vera0/audio/psg/working_data_ram/mem_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vera0/addr_data/ib_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/palette_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.623%)  route 0.175ns (55.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.557    -0.567    vera0/addr_data/clk25
    SLICE_X48Y29         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  vera0/addr_data/ib_addr_r_reg[1]/Q
                         net (fo=21, routed)          0.175    -0.251    vera0/palette_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y10         RAMB18E1                                     r  vera0/palette_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.863    -0.767    vera0/palette_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  vera0/palette_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.514    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.331    vera0/palette_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y8      vera0/audio/pcm/audio_fifo/mem_r_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y7      vera0/l0_line_buffer/linebuf_a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y6      vera0/l0_line_buffer/linebuf_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y8      vera0/l0_line_buffer/linebuf_c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y10     vera0/l1_line_buffer/linebuf_a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y11     vera0/l1_line_buffer/linebuf_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y9      vera0/l1_line_buffer/linebuf_c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y4      vera0/sprite_line_buffer/linebuf_1a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y4      vera0/sprite_line_buffer/linebuf_1b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y5      vera0/sprite_line_buffer/linebuf_1c/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y37     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y37     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y38     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y37     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y37     vera0/audio/psg/audio_attr_ram/mem_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    mmcm0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmiClk_clk_wiz_0
  To Clock:  hdmiClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.093%)  route 1.285ns (68.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.221    enc/TMDS_mod10[2]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     0.345 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     0.979    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
                         clock pessimism              0.603     3.114    
                         clock uncertainty           -0.077     3.037    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429     2.608    enc/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.608    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.093%)  route 1.285ns (68.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.221    enc/TMDS_mod10[2]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     0.345 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     0.979    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[1]/C
                         clock pessimism              0.603     3.114    
                         clock uncertainty           -0.077     3.037    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429     2.608    enc/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.608    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.093%)  route 1.285ns (68.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.221    enc/TMDS_mod10[2]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     0.345 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     0.979    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
                         clock pessimism              0.603     3.114    
                         clock uncertainty           -0.077     3.037    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429     2.608    enc/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.608    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.093%)  route 1.285ns (68.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.221    enc/TMDS_mod10[2]
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.124     0.345 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.634     0.979    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X37Y48         FDRE                                         r  enc/TMDS_mod10_reg[3]/C
                         clock pessimism              0.603     3.114    
                         clock uncertainty           -0.077     3.037    
    SLICE_X37Y48         FDRE (Setup_fdre_C_R)       -0.429     2.608    enc/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.608    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.642ns (35.443%)  route 1.169ns (64.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 2.503 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.169     0.801    enc/TMDS_shift_load
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.925 r  enc/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.925    enc/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.439     2.503    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.483     2.986    
                         clock uncertainty           -0.077     2.909    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.029     2.938    enc/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.670ns (36.426%)  route 1.169ns (63.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 2.503 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.169     0.801    enc/TMDS_shift_load
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152     0.953 r  enc/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.953    enc/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.439     2.503    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.483     2.986    
                         clock uncertainty           -0.077     2.909    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.075     2.984    enc/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.642ns (36.736%)  route 1.106ns (63.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 2.503 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.106     0.737    enc/TMDS_shift_load
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.124     0.861 r  enc/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.861    enc/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.439     2.503    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.483     2.986    
                         clock uncertainty           -0.077     2.909    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.031     2.940    enc/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.940    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.671ns (37.768%)  route 1.106ns (62.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 2.503 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.106     0.737    enc/TMDS_shift_load
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.153     0.890 r  enc/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.890    enc/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.439     2.503    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.483     2.986    
                         clock uncertainty           -0.077     2.909    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.075     2.984    enc/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.642ns (37.401%)  route 1.075ns (62.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.502 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.075     0.706    enc/TMDS_shift_load
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.124     0.830 r  enc/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.830    enc/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.438     2.502    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.483     2.985    
                         clock uncertainty           -0.077     2.908    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.032     2.940    enc/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.940    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.642ns (37.753%)  route 1.059ns (62.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.502 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.059     0.690    enc/TMDS_shift_load
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.124     0.814 r  enc/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.814    enc/TMDS_shift_green[3]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.438     2.502    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.483     2.985    
                         clock uncertainty           -0.077     2.908    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031     2.939    enc/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.562    -0.562    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  enc/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.324    enc/TMDS_shift_green_reg_n_0_[2]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.048    -0.276 r  enc/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    enc/TMDS_shift_green[1]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.107    -0.442    enc/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.210ns (37.134%)  route 0.356ns (62.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.356    -0.040    enc/TMDS_shift_load
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.046     0.006 r  enc/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.006    enc/TMDS_shift_green[9]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107    -0.185    enc/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (37.023%)  route 0.356ns (62.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.356    -0.040    enc/TMDS_shift_load
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.045     0.005 r  enc/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.005    enc/TMDS_shift_green[2]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.091    -0.201    enc/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.210ns (34.177%)  route 0.404ns (65.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.404     0.009    enc/TMDS_shift_load
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.046     0.055 r  enc/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.055    enc/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.131    -0.161    enc/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.211ns (34.340%)  route 0.403ns (65.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.403     0.008    enc/TMDS_shift_load
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.047     0.055 r  enc/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.055    enc/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.131    -0.161    enc/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.310%)  route 0.367ns (63.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.367    -0.029    enc/TMDS_shift_load
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.045     0.016 r  enc/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.016    enc/TMDS_shift_green[0]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.091    -0.201    enc/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.168%)  route 0.385ns (64.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.385    -0.011    enc/TMDS_shift_load
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.034 r  enc/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.034    enc/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.507    -0.291    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.184    enc/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.126%)  route 0.403ns (65.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.403     0.008    enc/TMDS_shift_load
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.053 r  enc/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.053    enc/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121    -0.171    enc/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.070%)  route 0.404ns (65.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.404     0.009    enc/TMDS_shift_load
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.054 r  enc/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.054    enc/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.507    -0.292    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.120    -0.172    enc/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.248    enc/TMDS_shift_red_reg_n_0_[5]
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.048    -0.200 r  enc/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    enc/TMDS_shift_red[4]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131    -0.429    enc/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmiClk_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    mmcm0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y48     enc/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y48     enc/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y48     enc/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y48     enc/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y50     enc/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y50     enc/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y50     enc/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y50     enc/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y50     enc/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y50     enc/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y48     enc/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y50     enc/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y50     enc/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rdclk
  To Clock:  rdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rdclk
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { vera0/rdaddr_r_reg[0]/C vera0/rdaddr_r_reg[1]/C vera0/rdaddr_r_reg[2]/C vera0/rdaddr_r_reg[3]/C vera0/rdaddr_r_reg[4]/C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X43Y28  vera0/rdaddr_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X43Y28  vera0/rdaddr_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X43Y28  vera0/rdaddr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X43Y28  vera0/rdaddr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X43Y28  vera0/rdaddr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X43Y28  vera0/rdaddr_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  wrclk
  To Clock:  wrclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrclk
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { vera0/wraddr_r_reg[0]/C vera0/wraddr_r_reg[1]/C vera0/wraddr_r_reg[2]/C vera0/wraddr_r_reg[3]/C vera0/wraddr_r_reg[4]/C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X44Y28  vera0/wraddr_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X42Y28  vera0/wraddr_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X44Y28  vera0/wraddr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X44Y28  vera0/wraddr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X44Y28  vera0/wraddr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X42Y28  vera0/wraddr_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X42Y28  vera0/wraddr_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X42Y28  vera0/wraddr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X42Y28  vera0/wraddr_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X44Y28  vera0/wraddr_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  hdmiClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.718ns (29.494%)  route 1.716ns (70.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    enc/encode_R/clk25
    SLICE_X39Y48         FDSE                                         r  enc/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDSE (Prop_fdse_C_Q)         0.419    -0.467 r  enc/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           1.716     1.249    enc/TMDS[2]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.299     1.548 r  enc/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.548    enc/TMDS_shift_red[2]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.077     2.743    enc/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.743    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.742ns (30.182%)  route 1.716ns (69.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    enc/encode_R/clk25
    SLICE_X39Y48         FDSE                                         r  enc/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDSE (Prop_fdse_C_Q)         0.419    -0.467 r  enc/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           1.716     1.249    enc/TMDS[2]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.323     1.572 r  enc/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.572    enc/TMDS_shift_red[9]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.118     2.784    enc/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.784    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.740ns (30.367%)  route 1.697ns (69.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    enc/encode_R/clk25
    SLICE_X39Y48         FDRE                                         r  enc/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  enc/encode_R/TMDS_reg[1]/Q
                         net (fo=2, routed)           1.697     1.229    enc/TMDS[1]
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.321     1.550 r  enc/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.550    enc/TMDS_shift_red[1]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.118     2.784    enc/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.784    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.779ns (33.553%)  route 1.543ns (66.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.502 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.898    enc/encode_G/clk25
    SLICE_X42Y52         FDRE                                         r  enc/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  enc/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.543     1.123    enc/encode_G_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.301     1.424 r  enc/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.424    enc/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.438     2.502    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.399     2.901    
                         clock uncertainty           -0.243     2.657    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.032     2.689    enc/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.689    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.594%)  route 1.778ns (75.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.567    -0.885    enc/encode_R/clk25
    SLICE_X40Y48         FDRE                                         r  enc/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  enc/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.778     1.349    enc/TMDS[5]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.124     1.473 r  enc/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.473    enc/TMDS_shift_red[5]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.079     2.745    enc/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.745    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.716ns (30.384%)  route 1.641ns (69.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    enc/encode_R/clk25
    SLICE_X39Y48         FDRE                                         r  enc/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  enc/encode_R/TMDS_reg[1]/Q
                         net (fo=2, routed)           1.641     1.173    enc/TMDS[1]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.297     1.470 r  enc/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.470    enc/TMDS_shift_red[3]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.081     2.747    enc/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.747    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.744ns (31.107%)  route 1.648ns (68.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    enc/encode_R/clk25
    SLICE_X39Y48         FDSE                                         r  enc/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDSE (Prop_fdse_C_Q)         0.419    -0.467 r  enc/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.648     1.180    enc/TMDS[6]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.325     1.505 r  enc/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.505    enc/TMDS_shift_red[6]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.118     2.784    enc/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.784    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.642ns (27.855%)  route 1.663ns (72.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.502 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.554    -0.899    enc/encode_G/clk25
    SLICE_X42Y53         FDRE                                         r  enc/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  enc/encode_G/TMDS_reg[1]/Q
                         net (fo=2, routed)           1.663     1.282    enc/encode_G_n_2
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.406 r  enc/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.406    enc/TMDS_shift_green[3]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.438     2.502    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.399     2.901    
                         clock uncertainty           -0.243     2.657    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031     2.688    enc/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.688    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.774ns (33.635%)  route 1.527ns (66.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 2.502 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.898    enc/encode_G/clk25
    SLICE_X42Y52         FDRE                                         r  enc/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.420 r  enc/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.527     1.107    enc/encode_G_n_3
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.296     1.403 r  enc/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.403    enc/TMDS_shift_green[0]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.438     2.502    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.399     2.901    
                         clock uncertainty           -0.243     2.657    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.029     2.686    enc/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.580ns (25.032%)  route 1.737ns (74.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 2.510 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.566    -0.886    enc/encode_R/clk25
    SLICE_X39Y48         FDRE                                         r  enc/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  enc/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.737     1.307    enc/TMDS[0]
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.431 r  enc/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.431    enc/TMDS_shift_red[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.446     2.510    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.399     2.909    
                         clock uncertainty           -0.243     2.666    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077     2.743    enc/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.743    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  1.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.208ns (27.226%)  route 0.556ns (72.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.561    -0.563    enc/encode_G/clk25
    SLICE_X42Y53         FDRE                                         r  enc/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  enc/encode_G/TMDS_reg[1]/Q
                         net (fo=2, routed)           0.556     0.157    enc/encode_G_n_2
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.044     0.201 r  enc/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.201    enc/TMDS_shift_green[1]_i_1_n_0
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.555    -0.244    
                         clock uncertainty            0.243    -0.001    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.107     0.106    enc/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.872%)  route 0.569ns (73.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.563    -0.561    enc/encode_B/clk25
    SLICE_X46Y50         FDRE                                         r  enc/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  enc/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.569     0.172    enc/encode_B_n_1
    SLICE_X44Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.217 r  enc/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.217    enc/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.243     0.000    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092     0.092    enc/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.252ns (31.646%)  route 0.544ns (68.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    enc/encode_G/clk25
    SLICE_X42Y52         FDSE                                         r  enc/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDSE (Prop_fdse_C_Q)         0.148    -0.414 r  enc/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.544     0.131    enc/encode_G_n_5
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.104     0.235 r  enc/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.235    enc/TMDS_shift_green[6]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.555    -0.244    
                         clock uncertainty            0.243    -0.001    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     0.106    enc/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.208ns (25.208%)  route 0.617ns (74.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.563    -0.561    enc/encode_B/clk25
    SLICE_X46Y50         FDRE                                         r  enc/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  enc/encode_B/TMDS_reg[1]/Q
                         net (fo=2, routed)           0.617     0.220    enc/encode_B_n_7
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.044     0.264 r  enc/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    enc/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.555    -0.244    
                         clock uncertainty            0.243    -0.001    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.131     0.130    enc/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.225ns (26.666%)  route 0.619ns (73.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.564    -0.560    enc/encode_R/clk25
    SLICE_X39Y48         FDSE                                         r  enc/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  enc/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.619     0.187    enc/TMDS[6]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.097     0.284 r  enc/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.284    enc/TMDS_shift_red[6]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X38Y48         FDRE                                         r  enc/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.243     0.000    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131     0.131    enc/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.187ns (22.769%)  route 0.634ns (77.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.563    -0.561    enc/encode_B/clk25
    SLICE_X45Y50         FDRE                                         r  enc/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  enc/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.634     0.215    enc/encode_B_n_4
    SLICE_X44Y50         LUT3 (Prop_lut3_I0_O)        0.046     0.261 r  enc/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.261    enc/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.243     0.000    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107     0.107    enc/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.226ns (27.932%)  route 0.583ns (72.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.563    -0.561    enc/encode_B/clk25
    SLICE_X45Y50         FDRE                                         r  enc/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  enc/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.583     0.150    enc/encode_B_n_3
    SLICE_X44Y50         LUT3 (Prop_lut3_I0_O)        0.098     0.248 r  enc/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.248    enc/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X44Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.243     0.000    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092     0.092    enc/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.206ns (24.949%)  route 0.620ns (75.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    enc/encode_G/clk25
    SLICE_X42Y52         FDSE                                         r  enc/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDSE (Prop_fdse_C_Q)         0.164    -0.398 r  enc/encode_G/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.620     0.222    enc/encode_G_n_7
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.042     0.264 r  enc/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.264    enc/TMDS_shift_green[9]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.555    -0.244    
                         clock uncertainty            0.243    -0.001    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     0.106    enc/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.247ns (30.466%)  route 0.564ns (69.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    enc/encode_G/clk25
    SLICE_X42Y52         FDRE                                         r  enc/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  enc/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.564     0.150    enc/encode_G_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.099     0.249 r  enc/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.249    enc/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.832    -0.799    enc/hdmiClk
    SLICE_X41Y52         FDRE                                         r  enc/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.555    -0.244    
                         clock uncertainty            0.243    -0.001    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.092     0.091    enc/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.090%)  route 0.656ns (77.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.564    -0.560    enc/encode_R/clk25
    SLICE_X39Y48         FDRE                                         r  enc/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  enc/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.656     0.237    enc/TMDS[0]
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.282 r  enc/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.282    enc/TMDS_shift_red[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.833    -0.798    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.555    -0.243    
                         clock uncertainty            0.243     0.000    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     0.120    enc/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.096ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/tx_shift_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 0.456ns (3.990%)  route 10.974ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.974    10.541    vera0/spictrl/reset
    SLICE_X56Y41         FDCE                                         f  vera0/spictrl/tx_shift_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.452    38.516    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[4]/C
                         clock pessimism              0.563    39.080    
                         clock uncertainty           -0.123    38.956    
    SLICE_X56Y41         FDCE (Recov_fdce_C_CLR)     -0.319    38.637    vera0/spictrl/tx_shift_r_reg[4]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 28.096    

Slack (MET) :             28.096ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/tx_shift_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 0.456ns (3.990%)  route 10.974ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.974    10.541    vera0/spictrl/reset
    SLICE_X56Y41         FDCE                                         f  vera0/spictrl/tx_shift_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.452    38.516    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[5]/C
                         clock pessimism              0.563    39.080    
                         clock uncertainty           -0.123    38.956    
    SLICE_X56Y41         FDCE (Recov_fdce_C_CLR)     -0.319    38.637    vera0/spictrl/tx_shift_r_reg[5]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 28.096    

Slack (MET) :             28.096ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/tx_shift_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 0.456ns (3.990%)  route 10.974ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.974    10.541    vera0/spictrl/reset
    SLICE_X56Y41         FDCE                                         f  vera0/spictrl/tx_shift_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.452    38.516    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[6]/C
                         clock pessimism              0.563    39.080    
                         clock uncertainty           -0.123    38.956    
    SLICE_X56Y41         FDCE (Recov_fdce_C_CLR)     -0.319    38.637    vera0/spictrl/tx_shift_r_reg[6]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 28.096    

Slack (MET) :             28.096ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/tx_shift_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 0.456ns (3.990%)  route 10.974ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.974    10.541    vera0/spictrl/reset
    SLICE_X56Y41         FDCE                                         f  vera0/spictrl/tx_shift_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.452    38.516    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[7]/C
                         clock pessimism              0.563    39.080    
                         clock uncertainty           -0.123    38.956    
    SLICE_X56Y41         FDCE (Recov_fdce_C_CLR)     -0.319    38.637    vera0/spictrl/tx_shift_r_reg[7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 28.096    

Slack (MET) :             28.119ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_border_color_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.371ns  (logic 0.456ns (4.010%)  route 10.915ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.915    10.483    vera0/reset
    SLICE_X58Y26         FDCE                                         f  vera0/dc_border_color_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.503    38.567    vera0/clk25
    SLICE_X58Y26         FDCE                                         r  vera0/dc_border_color_r_reg[0]/C
                         clock pessimism              0.563    39.131    
                         clock uncertainty           -0.123    39.007    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    38.602    vera0/dc_border_color_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                 28.119    

Slack (MET) :             28.119ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_border_color_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.371ns  (logic 0.456ns (4.010%)  route 10.915ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.915    10.483    vera0/reset
    SLICE_X58Y26         FDCE                                         f  vera0/dc_border_color_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.503    38.567    vera0/clk25
    SLICE_X58Y26         FDCE                                         r  vera0/dc_border_color_r_reg[3]/C
                         clock pessimism              0.563    39.131    
                         clock uncertainty           -0.123    39.007    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    38.602    vera0/dc_border_color_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                 28.119    

Slack (MET) :             28.119ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_border_color_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.371ns  (logic 0.456ns (4.010%)  route 10.915ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.915    10.483    vera0/reset
    SLICE_X58Y26         FDCE                                         f  vera0/dc_border_color_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.503    38.567    vera0/clk25
    SLICE_X58Y26         FDCE                                         r  vera0/dc_border_color_r_reg[6]/C
                         clock pessimism              0.563    39.131    
                         clock uncertainty           -0.123    39.007    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    38.602    vera0/dc_border_color_r_reg[6]
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                 28.119    

Slack (MET) :             28.119ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_border_color_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.371ns  (logic 0.456ns (4.010%)  route 10.915ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.915    10.483    vera0/reset
    SLICE_X58Y26         FDCE                                         f  vera0/dc_border_color_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.503    38.567    vera0/clk25
    SLICE_X58Y26         FDCE                                         r  vera0/dc_border_color_r_reg[7]/C
                         clock pessimism              0.563    39.131    
                         clock uncertainty           -0.123    39.007    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    38.602    vera0/dc_border_color_r_reg[7]
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                 28.119    

Slack (MET) :             28.124ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/dc_border_color_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.367ns  (logic 0.456ns (4.012%)  route 10.911ns (95.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.567 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.911    10.478    vera0/reset
    SLICE_X59Y26         FDCE                                         f  vera0/dc_border_color_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.503    38.567    vera0/clk25
    SLICE_X59Y26         FDCE                                         r  vera0/dc_border_color_r_reg[1]/C
                         clock pessimism              0.563    39.131    
                         clock uncertainty           -0.123    39.007    
    SLICE_X59Y26         FDCE (Recov_fdce_C_CLR)     -0.405    38.602    vera0/dc_border_color_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 28.124    

Slack (MET) :             28.233ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/tx_shift_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.291ns  (logic 0.456ns (4.039%)  route 10.835ns (95.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.564    -0.888    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.432 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)       10.835    10.403    vera0/spictrl/reset
    SLICE_X56Y40         FDCE                                         f  vera0/spictrl/tx_shift_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.451    38.515    vera0/spictrl/clk25
    SLICE_X56Y40         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[1]/C
                         clock pessimism              0.563    39.079    
                         clock uncertainty           -0.123    38.955    
    SLICE_X56Y40         FDCE (Recov_fdce_C_CLR)     -0.319    38.636    vera0/spictrl/tx_shift_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                 28.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_cache32_r_reg[0]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.624%)  route 0.190ns (57.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.190    -0.231    vera0/addr_data/reset
    SLICE_X34Y41         FDCE                                         f  vera0/addr_data/ib_cache32_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/addr_data/clk25
    SLICE_X34Y41         FDCE                                         r  vera0/addr_data/ib_cache32_r_reg[0]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    vera0/addr_data/ib_cache32_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_cache32_r_reg[11]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.624%)  route 0.190ns (57.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.190    -0.231    vera0/addr_data/reset
    SLICE_X35Y41         FDCE                                         f  vera0/addr_data/ib_cache32_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/addr_data/clk25
    SLICE_X35Y41         FDCE                                         r  vera0/addr_data/ib_cache32_r_reg[11]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X35Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.391    vera0/addr_data/ib_cache32_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio_fifo_wrdata_r_reg[0]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.296    -0.125    vera0/reset
    SLICE_X30Y39         FDCE                                         f  vera0/audio_fifo_wrdata_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/clk25
    SLICE_X30Y39         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[0]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    vera0/audio_fifo_wrdata_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio_fifo_wrdata_r_reg[2]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.296    -0.125    vera0/reset
    SLICE_X30Y39         FDCE                                         f  vera0/audio_fifo_wrdata_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/clk25
    SLICE_X30Y39         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[2]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    vera0/audio_fifo_wrdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio_fifo_wrdata_r_reg[4]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.296    -0.125    vera0/reset
    SLICE_X30Y39         FDCE                                         f  vera0/audio_fifo_wrdata_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/clk25
    SLICE_X30Y39         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[4]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    vera0/audio_fifo_wrdata_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/audio_fifo_wrdata_r_reg[6]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.270%)  route 0.296ns (67.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.296    -0.125    vera0/reset
    SLICE_X30Y39         FDCE                                         f  vera0/audio_fifo_wrdata_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/clk25
    SLICE_X30Y39         FDCE                                         r  vera0/audio_fifo_wrdata_r_reg[6]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X30Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.366    vera0/audio_fifo_wrdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_cache32_r_reg[28]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.586%)  route 0.292ns (67.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.292    -0.129    vera0/addr_data/reset
    SLICE_X35Y40         FDCE                                         f  vera0/addr_data/ib_cache32_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/addr_data/clk25
    SLICE_X35Y40         FDCE                                         r  vera0/addr_data/ib_cache32_r_reg[28]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X35Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.391    vera0/addr_data/ib_cache32_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_cache32_r_reg[29]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.586%)  route 0.292ns (67.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.292    -0.129    vera0/addr_data/reset
    SLICE_X35Y40         FDCE                                         f  vera0/addr_data/ib_cache32_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.830    -0.801    vera0/addr_data/clk25
    SLICE_X35Y40         FDCE                                         r  vera0/addr_data/ib_cache32_r_reg[29]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X35Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.391    vera0/addr_data/ib_cache32_r_reg[29]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_cache32_r_reg[22]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.626%)  route 0.352ns (71.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.562    -0.562    vera0/reset_sync_clk25/clk25
    SLICE_X37Y41         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.421 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1355, routed)        0.352    -0.069    vera0/addr_data/reset
    SLICE_X34Y38         FDCE                                         f  vera0/addr_data/ib_cache32_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.829    -0.802    vera0/addr_data/clk25
    SLICE_X34Y38         FDCE                                         r  vera0/addr_data/ib_cache32_r_reg[22]/C
                         clock pessimism              0.502    -0.300    
    SLICE_X34Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.367    vera0/addr_data/ib_cache32_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vera0/addr_data/fx_reset_accum_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/mult_accum/accumulator_reg[10]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.614%)  route 0.370ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    vera0/addr_data/clk25
    SLICE_X37Y34         FDCE                                         r  vera0/addr_data/fx_reset_accum_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  vera0/addr_data/fx_reset_accum_r_reg/Q
                         net (fo=48, routed)          0.370    -0.054    vera0/addr_data/mult_accum/AR[0]
    SLICE_X30Y42         FDCE                                         f  vera0/addr_data/mult_accum/accumulator_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.831    -0.800    vera0/addr_data/mult_accum/clk25
    SLICE_X30Y42         FDCE                                         r  vera0/addr_data/mult_accum/accumulator_reg[10]/C
                         clock pessimism              0.502    -0.298    
    SLICE_X30Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    vera0/addr_data/mult_accum/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.311    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rdclk
  To Clock:  clk25_clk_wiz_0

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.508ns  (logic 2.737ns (26.047%)  route 7.771ns (73.953%))
  Logic Levels:           11  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.394 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.394    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.633 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[2]
                         net (fo=1, routed)           0.455     9.088    vera0/addr_data/data1[14]
    SLICE_X43Y35         LUT4 (Prop_lut4_I3_O)        0.301     9.389 r  vera0/addr_data/vram_addr_1_r[14]_i_2/O
                         net (fo=1, routed)           0.403     9.792    vera0/addr_data/vram_addr_1_r[14]_i_2_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.916 r  vera0/addr_data/vram_addr_1_r[14]_i_1/O
                         net (fo=1, routed)           0.592    10.508    vera0/addr_data/vram_addr_1_next[14]
    SLICE_X44Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X44Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.740ns  (logic 2.828ns (29.034%)  route 6.912ns (70.966%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.394 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.394    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.511    vera0/addr_data/vram_addr_1_r_reg[15]_i_6_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.730 r  vera0/addr_data/vram_addr_1_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.291     9.021    vera0/addr_data/data1[16]
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.295     9.316 r  vera0/addr_data/vram_addr_1_r[16]_i_4/O
                         net (fo=1, routed)           0.300     9.616    vera0/addr_data/vram_addr_1_r[16]_i_4_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.740 r  vera0/addr_data/vram_addr_1_r[16]_i_1/O
                         net (fo=1, routed)           0.000     9.740    vera0/addr_data/vram_addr_1_r[16]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X43Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.336ns  (logic 2.587ns (27.711%)  route 6.749ns (72.289%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.394 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.394    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.613 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.427     9.041    vera0/addr_data/data1[12]
    SLICE_X45Y35         LUT5 (Prop_lut5_I0_O)        0.295     9.336 r  vera0/addr_data/vram_addr_1_r[12]_i_1/O
                         net (fo=1, routed)           0.000     9.336    vera0/addr_data/vram_addr_1_next[12]
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.315ns  (logic 2.702ns (29.006%)  route 6.613ns (70.994%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.394 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.394    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.717 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.292     9.009    vera0/addr_data/data1[13]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.306     9.315 r  vera0/addr_data/vram_addr_1_r[13]_i_1/O
                         net (fo=1, routed)           0.000     9.315    vera0/addr_data/vram_addr_1_next[13]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.304ns  (logic 2.695ns (28.966%)  route 6.609ns (71.034%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.394 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.394    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.709 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[3]
                         net (fo=1, routed)           0.288     8.997    vera0/addr_data/data1[15]
    SLICE_X45Y34         LUT5 (Prop_lut5_I2_O)        0.307     9.304 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000     9.304    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.284ns  (logic 2.405ns (25.905%)  route 6.879ns (74.095%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.425 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.558     8.983    vera0/addr_data/data1[10]
    SLICE_X45Y34         LUT5 (Prop_lut5_I3_O)        0.301     9.284 r  vera0/addr_data/vram_addr_1_r[10]_i_1/O
                         net (fo=1, routed)           0.000     9.284    vera0/addr_data/vram_addr_1_next[10]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.230ns  (logic 2.475ns (26.814%)  route 6.755ns (73.186%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.489 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.434     8.923    vera0/addr_data/data1[11]
    SLICE_X45Y35         LUT5 (Prop_lut5_I2_O)        0.307     9.230 r  vera0/addr_data/vram_addr_1_r[11]_i_1/O
                         net (fo=1, routed)           0.000     9.230    vera0/addr_data/vram_addr_1_next[11]
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.069ns  (logic 2.293ns (25.283%)  route 6.776ns (74.717%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.308 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.455     8.763    vera0/addr_data/data1[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.306     9.069 r  vera0/addr_data/vram_addr_1_r[9]_i_1/O
                         net (fo=1, routed)           0.000     9.069    vera0/addr_data/vram_addr_1_next[9]
    SLICE_X43Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.441    -1.495    vera0/addr_data/clk25
    SLICE_X43Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.925ns  (logic 2.107ns (23.607%)  route 6.818ns (76.393%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     6.961    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.085 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.757    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     7.881    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.133 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.497     8.630    vera0/addr_data/data1[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.295     8.925 r  vera0/addr_data/vram_addr_1_r[8]_i_1/O
                         net (fo=1, routed)           0.000     8.925    vera0/addr_data/vram_addr_1_next[8]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.807ns  (logic 2.565ns (29.125%)  route 6.242ns (70.875%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.681     1.137    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     1.261 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     2.870    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.022 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.103    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.435 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.030    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.154 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.459    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.583 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          0.818     6.401    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.525 r  vera0/addr_data/vram_addr_1_r[3]_i_10/O
                         net (fo=2, routed)           0.585     7.110    vera0/addr_data/vram_addr_1_r[3]_i_10_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  vera0/addr_data/vram_addr_1_r[3]_i_14/O
                         net (fo=1, routed)           0.000     7.234    vera0/addr_data/vram_addr_1_r[3]_i_14_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.610 r  vera0/addr_data/vram_addr_1_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.610    vera0/addr_data/vram_addr_1_r_reg[3]_i_5_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.933 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.568     8.501    vera0/addr_data/data1[5]
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.306     8.807 r  vera0/addr_data/vram_addr_1_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.807    vera0/addr_data/vram_addr_1_next[5]
    SLICE_X45Y32         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.440    -1.496    vera0/addr_data/clk25
    SLICE_X45Y32         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/ib_write_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.276ns (39.046%)  route 0.431ns (60.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.102     0.243    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.288 r  vera0/addr_data/ib_addr_r[16]_i_2/O
                         net (fo=43, routed)          0.185     0.473    vera0/addr_data/ib_addr_r[16]_i_2_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.518 r  vera0/addr_data/vram_addr_0_r[15]_i_3/O
                         net (fo=23, routed)          0.144     0.662    vera0/addr_data/vram_addr_0_r[15]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  vera0/addr_data/ib_write_r_i_1/O
                         net (fo=1, routed)           0.000     0.707    vera0/addr_data/ib_write_r_i_1_n_0
    SLICE_X40Y31         FDCE                                         r  vera0/addr_data/ib_write_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.824    -0.807    vera0/addr_data/clk25
    SLICE_X40Y31         FDCE                                         r  vera0/addr_data/ib_write_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_hscroll_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.335%)  route 0.530ns (69.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.180     0.321    vera0/rdaddr_r[2]
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  vera0/l1_color_depth_r[1]_i_2/O
                         net (fo=4, routed)           0.210     0.576    vera0/l1_color_depth_r[1]_i_2_n_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.621 r  vera0/l1_hscroll_r[7]_i_1/O
                         net (fo=8, routed)           0.140     0.761    vera0/l1_hscroll_r[7]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.818    -0.813    vera0/clk25
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_hscroll_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.335%)  route 0.530ns (69.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.180     0.321    vera0/rdaddr_r[2]
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  vera0/l1_color_depth_r[1]_i_2/O
                         net (fo=4, routed)           0.210     0.576    vera0/l1_color_depth_r[1]_i_2_n_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.621 r  vera0/l1_hscroll_r[7]_i_1/O
                         net (fo=8, routed)           0.140     0.761    vera0/l1_hscroll_r[7]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.818    -0.813    vera0/clk25
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_hscroll_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.231ns (30.335%)  route 0.530ns (69.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[2]/Q
                         net (fo=3, routed)           0.180     0.321    vera0/rdaddr_r[2]
    SLICE_X44Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  vera0/l1_color_depth_r[1]_i_2/O
                         net (fo=4, routed)           0.210     0.576    vera0/l1_color_depth_r[1]_i_2_n_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.621 r  vera0/l1_hscroll_r[7]_i_1/O
                         net (fo=8, routed)           0.140     0.761    vera0/l1_hscroll_r[7]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.818    -0.813    vera0/clk25
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[6]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/ib_addr_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.092%)  route 0.563ns (70.908%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.102     0.243    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.288 r  vera0/addr_data/ib_addr_r[16]_i_2/O
                         net (fo=43, routed)          0.461     0.749    vera0/addr_data/ib_addr_r[16]_i_2_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.794 r  vera0/addr_data/ib_addr_r[10]_i_1/O
                         net (fo=1, routed)           0.000     0.794    vera0/addr_data/ib_addr_next[10]
    SLICE_X49Y30         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.826    -0.805    vera0/addr_data/clk25
    SLICE_X49Y30         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/ib_addr_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.024%)  route 0.565ns (70.976%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.102     0.243    vera0/addr_data/Q[0]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.288 r  vera0/addr_data/ib_addr_r[16]_i_2/O
                         net (fo=43, routed)          0.463     0.751    vera0/addr_data/ib_addr_r[16]_i_2_n_0
    SLICE_X48Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.796 r  vera0/addr_data/ib_addr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.796    vera0/addr_data/ib_addr_next[4]
    SLICE_X48Y30         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.826    -0.805    vera0/addr_data/clk25
    SLICE_X48Y30         FDCE                                         r  vera0/addr_data/ib_addr_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_vscroll_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.272ns (33.253%)  route 0.546ns (66.747%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vera0/rdaddr_r_reg[4]/Q
                         net (fo=7, routed)           0.254     0.382    vera0/addr_data/Q[4]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.099     0.481 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=20, routed)          0.176     0.657    vera0/access_addr[4]
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.702 r  vera0/l1_vscroll_r[11]_i_1/O
                         net (fo=4, routed)           0.116     0.818    vera0/l1_vscroll_r[11]_i_1_n_0
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.822    -0.809    vera0/clk25
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_vscroll_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.272ns (33.253%)  route 0.546ns (66.747%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vera0/rdaddr_r_reg[4]/Q
                         net (fo=7, routed)           0.254     0.382    vera0/addr_data/Q[4]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.099     0.481 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=20, routed)          0.176     0.657    vera0/access_addr[4]
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.702 r  vera0/l1_vscroll_r[11]_i_1/O
                         net (fo=4, routed)           0.116     0.818    vera0/l1_vscroll_r[11]_i_1_n_0
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.822    -0.809    vera0/clk25
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_vscroll_r_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.272ns (33.253%)  route 0.546ns (66.747%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vera0/rdaddr_r_reg[4]/Q
                         net (fo=7, routed)           0.254     0.382    vera0/addr_data/Q[4]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.099     0.481 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=20, routed)          0.176     0.657    vera0/access_addr[4]
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.702 r  vera0/l1_vscroll_r[11]_i_1/O
                         net (fo=4, routed)           0.116     0.818    vera0/l1_vscroll_r[11]_i_1_n_0
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.822    -0.809    vera0/clk25
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[8]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_vscroll_r_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.272ns (33.253%)  route 0.546ns (66.747%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vera0/rdaddr_r_reg[4]/Q
                         net (fo=7, routed)           0.254     0.382    vera0/addr_data/Q[4]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.099     0.481 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=20, routed)          0.176     0.657    vera0/access_addr[4]
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.702 r  vera0/l1_vscroll_r[11]_i_1/O
                         net (fo=4, routed)           0.116     0.818    vera0/l1_vscroll_r[11]_i_1_n_0
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.822    -0.809    vera0/clk25
    SLICE_X47Y28         FDCE                                         r  vera0/l1_vscroll_r_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wrclk
  To Clock:  clk25_clk_wiz_0

Max Delay           572 Endpoints
Min Delay           572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.745ns  (logic 2.737ns (25.472%)  route 8.008ns (74.528%))
  Logic Levels:           11  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.631 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.631    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.870 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[2]
                         net (fo=1, routed)           0.455     9.325    vera0/addr_data/data1[14]
    SLICE_X43Y35         LUT4 (Prop_lut4_I3_O)        0.301     9.626 r  vera0/addr_data/vram_addr_1_r[14]_i_2/O
                         net (fo=1, routed)           0.403    10.029    vera0/addr_data/vram_addr_1_r[14]_i_2_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.153 r  vera0/addr_data/vram_addr_1_r[14]_i_1/O
                         net (fo=1, routed)           0.592    10.745    vera0/addr_data/vram_addr_1_next[14]
    SLICE_X44Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X44Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.978ns  (logic 2.828ns (28.344%)  route 7.150ns (71.656%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.631 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.631    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.748 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.748    vera0/addr_data/vram_addr_1_r_reg[15]_i_6_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.967 r  vera0/addr_data/vram_addr_1_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.291     9.258    vera0/addr_data/data1[16]
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.295     9.553 r  vera0/addr_data/vram_addr_1_r[16]_i_4/O
                         net (fo=1, routed)           0.300     9.854    vera0/addr_data/vram_addr_1_r[16]_i_4_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I3_O)        0.124     9.978 r  vera0/addr_data/vram_addr_1_r[16]_i_1/O
                         net (fo=1, routed)           0.000     9.978    vera0/addr_data/vram_addr_1_r[16]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X43Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.573ns  (logic 2.587ns (27.024%)  route 6.986ns (72.976%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.631 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.631    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.850 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.427     9.278    vera0/addr_data/data1[12]
    SLICE_X45Y35         LUT5 (Prop_lut5_I0_O)        0.295     9.573 r  vera0/addr_data/vram_addr_1_r[12]_i_1/O
                         net (fo=1, routed)           0.000     9.573    vera0/addr_data/vram_addr_1_next[12]
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.553ns  (logic 2.702ns (28.285%)  route 6.851ns (71.715%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.631 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.631    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.954 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.292     9.247    vera0/addr_data/data1[13]
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.306     9.553 r  vera0/addr_data/vram_addr_1_r[13]_i_1/O
                         net (fo=1, routed)           0.000     9.553    vera0/addr_data/vram_addr_1_next[13]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.541ns  (logic 2.695ns (28.246%)  route 6.846ns (71.754%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.631 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.631    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[3]
                         net (fo=1, routed)           0.288     9.234    vera0/addr_data/data1[15]
    SLICE_X45Y34         LUT5 (Prop_lut5_I2_O)        0.307     9.541 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000     9.541    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.521ns  (logic 2.405ns (25.259%)  route 7.116ns (74.741%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.662 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.558     9.220    vera0/addr_data/data1[10]
    SLICE_X45Y34         LUT5 (Prop_lut5_I3_O)        0.301     9.521 r  vera0/addr_data/vram_addr_1_r[10]_i_1/O
                         net (fo=1, routed)           0.000     9.521    vera0/addr_data/vram_addr_1_next[10]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.467ns  (logic 2.475ns (26.142%)  route 6.992ns (73.858%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.726 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.434     9.160    vera0/addr_data/data1[11]
    SLICE_X45Y35         LUT5 (Prop_lut5_I2_O)        0.307     9.467 r  vera0/addr_data/vram_addr_1_r[11]_i_1/O
                         net (fo=1, routed)           0.000     9.467    vera0/addr_data/vram_addr_1_next[11]
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X45Y35         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.307ns  (logic 2.293ns (24.639%)  route 7.014ns (75.361%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.545 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.455     9.001    vera0/addr_data/data1[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.306     9.307 r  vera0/addr_data/vram_addr_1_r[9]_i_1/O
                         net (fo=1, routed)           0.000     9.307    vera0/addr_data/vram_addr_1_next[9]
    SLICE_X43Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.441    -1.495    vera0/addr_data/clk25
    SLICE_X43Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 2.107ns (22.995%)  route 7.056ns (77.005%))
  Logic Levels:           9  (CARRY4=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          1.379     7.199    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.323 r  vera0/addr_data/vram_addr_1_r[11]_i_13/O
                         net (fo=2, routed)           0.672     7.994    vera0/addr_data/vram_addr_1_r[11]_i_13_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.118 r  vera0/addr_data/vram_addr_1_r[11]_i_17/O
                         net (fo=1, routed)           0.000     8.118    vera0/addr_data/vram_addr_1_r[11]_i_17_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.370 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.497     8.868    vera0/addr_data/data1[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.295     9.163 r  vera0/addr_data/vram_addr_1_r[8]_i_1/O
                         net (fo=1, routed)           0.000     9.163    vera0/addr_data/vram_addr_1_next[8]
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.442    -1.494    vera0/addr_data/clk25
    SLICE_X45Y34         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[8]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.044ns  (logic 2.565ns (28.361%)  route 6.479ns (71.639%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.918     1.374    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X42Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.498 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=37, routed)          1.608     3.107    vera0/addr_data/access_addr[0]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.152     3.259 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=7, routed)           1.081     4.340    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.332     4.672 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=4, routed)           0.595     5.268    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  vera0/addr_data/fetch_ahead_r_i_5/O
                         net (fo=2, routed)           0.304     5.696    vera0/addr_data/fetch_ahead_r_i_5_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124     5.820 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=40, routed)          0.818     6.638    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X45Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.762 r  vera0/addr_data/vram_addr_1_r[3]_i_10/O
                         net (fo=2, routed)           0.585     7.347    vera0/addr_data/vram_addr_1_r[3]_i_10_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  vera0/addr_data/vram_addr_1_r[3]_i_14/O
                         net (fo=1, routed)           0.000     7.471    vera0/addr_data/vram_addr_1_r[3]_i_14_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.847 r  vera0/addr_data/vram_addr_1_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.847    vera0/addr_data/vram_addr_1_r_reg[3]_i_5_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.170 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.568     8.738    vera0/addr_data/data1[5]
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.306     9.044 r  vera0/addr_data/vram_addr_1_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.044    vera0/addr_data/vram_addr_1_next[5]
    SLICE_X45Y32         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.440    -1.496    vera0/addr_data/clk25
    SLICE_X45Y32         FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.189ns (36.385%)  route 0.330ns (63.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/wraddr_r[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.325 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.195     0.519    vera0/l1_map_baseaddr_r0
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.820    -0.811    vera0/clk25
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.189ns (36.385%)  route 0.330ns (63.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/wraddr_r[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.325 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.195     0.519    vera0/l1_map_baseaddr_r0
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.820    -0.811    vera0/clk25
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.189ns (36.385%)  route 0.330ns (63.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/wraddr_r[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.325 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.195     0.519    vera0/l1_map_baseaddr_r0
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.820    -0.811    vera0/clk25
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[6]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.189ns (36.385%)  route 0.330ns (63.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/wraddr_r[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.325 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.195     0.519    vera0/l1_map_baseaddr_r0
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.820    -0.811    vera0/clk25
    SLICE_X43Y27         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.189ns (35.010%)  route 0.351ns (64.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/wraddr_r[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.325 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.215     0.540    vera0/l1_map_baseaddr_r0
    SLICE_X45Y26         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.819    -0.812    vera0/clk25
    SLICE_X45Y26         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_hscroll_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X42Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          0.205     0.369    vera0/wraddr_r[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.414 r  vera0/l1_hscroll_r[7]_i_1/O
                         net (fo=8, routed)           0.140     0.554    vera0/l1_hscroll_r[7]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.818    -0.813    vera0/clk25
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_hscroll_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X42Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          0.205     0.369    vera0/wraddr_r[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.414 r  vera0/l1_hscroll_r[7]_i_1/O
                         net (fo=8, routed)           0.140     0.554    vera0/l1_hscroll_r[7]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.818    -0.813    vera0/clk25
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_hscroll_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X42Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=24, routed)          0.205     0.369    vera0/wraddr_r[1]
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.414 r  vera0/l1_hscroll_r[7]_i_1/O
                         net (fo=8, routed)           0.140     0.554    vera0/l1_hscroll_r[7]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.818    -0.813    vera0/clk25
    SLICE_X43Y26         FDCE                                         r  vera0/l1_hscroll_r_reg[6]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/fetch_ahead_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.231ns (39.228%)  route 0.358ns (60.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/addr_data/fx_reset_accum_r_reg_0[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.322 f  vera0/addr_data/fetch_ahead_r_i_4/O
                         net (fo=2, routed)           0.222     0.544    vera0/addr_data/fetch_ahead_r_i_4_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.589 r  vera0/addr_data/fetch_ahead_r_i_1/O
                         net (fo=1, routed)           0.000     0.589    vera0/addr_data/fetch_ahead_port_next
    SLICE_X44Y29         FDCE                                         r  vera0/addr_data/fetch_ahead_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.823    -0.808    vera0/addr_data/clk25
    SLICE_X44Y29         FDCE                                         r  vera0/addr_data/fetch_ahead_r_reg/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/l1_map_baseaddr_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.189ns (31.938%)  route 0.403ns (68.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.136     0.277    vera0/wraddr_r[0]
    SLICE_X45Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.325 r  vera0/l1_map_baseaddr_r[7]_i_1/O
                         net (fo=8, routed)           0.267     0.592    vera0/l1_map_baseaddr_r0
    SLICE_X43Y25         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.817    -0.814    vera0/clk25
    SLICE_X43Y25         FDCE                                         r  vera0/l1_map_baseaddr_r_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.417ns  (logic 5.384ns (32.793%)  route 11.034ns (67.207%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.803     7.292    vera0/adrBus_IBUF[0]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.416 r  vera0/datBus_IOBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.885     8.301    vera0/datBus_IOBUF[5]_inst_i_7_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.425 r  vera0/datBus_IOBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.000     9.425    vera0/addr_data/wrdata_r_reg[5]_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.549 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.346    12.895    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       3.523    16.417 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.417    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.019ns  (logic 5.392ns (33.662%)  route 10.626ns (66.338%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          6.096     7.585    vera0/adrBus_IBUF[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.709 r  vera0/datBus_IOBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.065     8.774    vera0/datBus_IOBUF[4]_inst_i_7_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.898 r  vera0/datBus_IOBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.561     9.459    vera0/addr_data/wrdata_r_reg[4]_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.904    12.487    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.531    16.019 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.019    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.980ns  (logic 5.770ns (36.108%)  route 10.210ns (63.892%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.695     7.184    vera0/adrBus_IBUF[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.308 r  vera0/datBus_IOBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.715     8.023    vera0/datBus_IOBUF[7]_inst_i_20_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.147 r  vera0/datBus_IOBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.851     8.998    vera0/spictrl/datBus_IOBUF[7]_inst_i_1
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.122 r  vera0/spictrl/datBus_IOBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     9.122    vera0/composer/wrdata_r_reg[7]
    SLICE_X52Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     9.336 r  vera0/composer/datBus_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.949    12.285    datBus_IOBUF[7]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.695    15.980 r  datBus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.980    datBus[7]
    H1                                                                r  datBus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.941ns  (logic 5.678ns (35.616%)  route 10.264ns (64.384%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.404     6.893    vera0/spictrl/adrBus_IBUF[0]
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.017 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.017    vera0/spictrl/datBus_IOBUF[2]_inst_i_7_n_0
    SLICE_X47Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     7.234 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.063     8.297    vera0/spictrl/datBus_IOBUF[2]_inst_i_2_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.299     8.596 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.797    12.393    datBus_IOBUF[2]_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       3.549    15.941 r  datBus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.941    datBus[2]
    C1                                                                r  datBus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.769ns  (logic 5.402ns (34.256%)  route 10.367ns (65.744%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.694     7.183    vera0/adrBus_IBUF[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.307 r  vera0/datBus_IOBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.557     7.864    vera0/datBus_IOBUF[6]_inst_i_7_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.988 r  vera0/datBus_IOBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.136     9.124    vera0/addr_data/wrdata_r_reg[6]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.248 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.981    12.228    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       3.541    15.769 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.769    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.466ns  (logic 5.677ns (36.707%)  route 9.789ns (63.293%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.164     6.652    vera0/adrBus_IBUF[0]
    SLICE_X49Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.776 r  vera0/datBus_IOBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.776    vera0/datBus_IOBUF[3]_inst_i_7_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     6.988 r  vera0/datBus_IOBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.103     8.092    vera0/spictrl/wrdata_r_reg[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.299     8.391 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.522    11.913    datBus_IOBUF[3]_inst/I
    D1                   OBUFT (Prop_obuft_I_O)       3.553    15.466 r  datBus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.466    datBus[3]
    D1                                                                r  datBus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.890ns  (logic 5.397ns (36.246%)  route 9.493ns (63.754%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.499     6.988    vera0/addr_data/adrBus_IBUF[0]
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.124     7.112 r  vera0/addr_data/datBus_IOBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.931     8.043    vera0/addr_data/datBus_IOBUF[1]_inst_i_14_n_0
    SLICE_X50Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.167 r  vera0/addr_data/datBus_IOBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.670     8.837    vera0/spictrl/wrdata_r_reg[1]_1
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.961 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.393    11.354    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       3.536    14.890 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.890    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.751ns  (logic 5.667ns (38.420%)  route 9.084ns (61.580%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.544     7.033    vera0/adrBus_IBUF[0]
    SLICE_X48Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.157 r  vera0/datBus_IOBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.157    vera0/datBus_IOBUF[0]_inst_i_9_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     7.374 r  vera0/datBus_IOBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.831     8.204    vera0/addr_data/wrdata_r_reg[0]_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.299     8.503 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.709    11.213    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       3.538    14.751 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.751    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 3.997ns (65.779%)  route 2.079ns (34.221%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE                         0.000     0.000 r  POR_reg/C
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  POR_reg/Q
                         net (fo=6, routed)           2.079     2.535    rst_IOBUF_inst/T
    G1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.541     6.076 r  rst_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.076    rst
    G1                                                                r  rst (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datBus[2]
                            (input port)
  Destination:            vera0/wrdata_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.981ns  (logic 1.494ns (37.532%)  route 2.487ns (62.468%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  datBus[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    datBus_IOBUF[2]_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  datBus_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           2.487     3.981    vera0/extbus_d[2]
    SLICE_X59Y42         FDRE                                         r  vera0/wrdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PORcnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE                         0.000     0.000 r  PORcnt_reg[11]/C
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    PORcnt_reg[11]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  PORcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    PORcnt_reg[8]_i_1_n_4
    SLICE_X63Y63         FDRE                                         r  PORcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE                         0.000     0.000 r  PORcnt_reg[23]/C
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    PORcnt_reg[23]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  PORcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    PORcnt_reg[20]_i_1_n_4
    SLICE_X63Y66         FDRE                                         r  PORcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE                         0.000     0.000 r  PORcnt_reg[15]/C
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    PORcnt_reg[15]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  PORcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    PORcnt_reg[12]_i_1_n_4
    SLICE_X63Y64         FDRE                                         r  PORcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE                         0.000     0.000 r  PORcnt_reg[3]/C
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    PORcnt_reg[3]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  PORcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    PORcnt_reg[0]_i_1_n_4
    SLICE_X63Y61         FDRE                                         r  PORcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE                         0.000     0.000 r  PORcnt_reg[7]/C
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    PORcnt_reg[7]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  PORcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    PORcnt_reg[4]_i_1_n_4
    SLICE_X63Y62         FDRE                                         r  PORcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE                         0.000     0.000 r  PORcnt_reg[19]/C
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    PORcnt_reg[19]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  PORcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    PORcnt_reg[16]_i_1_n_4
    SLICE_X63Y65         FDRE                                         r  PORcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE                         0.000     0.000 r  PORcnt_reg[20]/C
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[20]/Q
                         net (fo=2, routed)           0.116     0.257    PORcnt_reg[20]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  PORcnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[20]_i_1_n_7
    SLICE_X63Y66         FDRE                                         r  PORcnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE                         0.000     0.000 r  PORcnt_reg[4]/C
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    PORcnt_reg[4]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  PORcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[4]_i_1_n_7
    SLICE_X63Y62         FDRE                                         r  PORcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE                         0.000     0.000 r  PORcnt_reg[10]/C
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    PORcnt_reg[10]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  PORcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[8]_i_1_n_5
    SLICE_X63Y63         FDRE                                         r  PORcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE                         0.000     0.000 r  PORcnt_reg[22]/C
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[22]/Q
                         net (fo=2, routed)           0.120     0.261    PORcnt_reg[22]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  PORcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    PORcnt_reg[20]_i_1_n_5
    SLICE_X63Y66         FDRE                                         r  PORcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 1.971ns (30.009%)  route 4.596ns (69.991%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517    21.517 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.750    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    15.785 f  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    17.451    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.547 f  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        2.930    20.477    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_OB)    1.875    22.352 r  enc/OBUFDS_clock/OB
                         net (fo=0)                   0.000    22.352    TMDSn_clock
    B5                                                                r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 1.970ns (29.999%)  route 4.596ns (70.001%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517    21.517 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.750    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    15.785 f  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    17.451    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.547 f  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        2.930    20.477    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_O)     1.874    22.351 f  enc/OBUFDS_clock/O
                         net (fo=0)                   0.000    22.351    TMDSp_clock
    B6                                                                f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.891ns  (logic 5.874ns (36.963%)  route 10.017ns (63.037%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.897    vera0/addr_data/clk25
    SLICE_X34Y32         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.379 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.341     0.961    vera0/addr_data/p_1_in[5]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.085 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.085    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.635 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.635    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.969 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.795     3.764    vera0/fx_fill_length_high[7]
    SLICE_X52Y31         LUT5 (Prop_lut5_I3_O)        0.303     4.067 r  vera0/datBus_IOBUF[2]_inst_i_20/O
                         net (fo=1, routed)           0.670     4.737    vera0/datBus_IOBUF[2]_inst_i_20_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.861 r  vera0/datBus_IOBUF[2]_inst_i_17/O
                         net (fo=1, routed)           1.097     5.958    vera0/data11[2]
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.082 r  vera0/datBus_IOBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.596     6.678    vera0/composer/datBus_IOBUF[2]_inst_i_1_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.124     6.802 r  vera0/composer/datBus_IOBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.722     7.524    vera0/spictrl/wrdata_r_reg[2]_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.797    11.445    datBus_IOBUF[2]_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       3.549    14.994 r  datBus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.994    datBus[2]
    C1                                                                r  datBus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.738ns  (logic 5.750ns (36.535%)  route 9.988ns (63.464%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.897    vera0/addr_data/clk25
    SLICE_X34Y32         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.379 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.341     0.961    vera0/addr_data/p_1_in[5]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.085 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.085    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.635 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.635    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.857 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[0]
                         net (fo=8, routed)           2.225     4.082    vera0/fx_fill_length_high[6]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.299     4.381 r  vera0/datBus_IOBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.789     5.171    vera0/rddata__1[6]
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     5.295 r  vera0/datBus_IOBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.707     6.001    vera0/datBus_IOBUF[6]_inst_i_15_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.125 r  vera0/datBus_IOBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.717     6.842    vera0/addr_data/datBus_IOBUF[6]_inst_i_1_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.966 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.229     8.195    vera0/addr_data/datBus_IOBUF[6]_inst_i_4_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.319 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.981    11.300    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       3.541    14.841 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.841    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.165ns  (logic 5.607ns (36.973%)  route 9.558ns (63.027%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.897    vera0/addr_data/clk25
    SLICE_X34Y32         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.379 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.341     0.961    vera0/addr_data/p_1_in[5]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.085 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.085    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.725 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/O[3]
                         net (fo=2, routed)           1.446     3.171    vera0/fx_fill_length_high[5]
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.306     3.477 r  vera0/datBus_IOBUF[5]_inst_i_17/O
                         net (fo=1, routed)           0.797     4.274    vera0/rddata__1[5]
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.398 r  vera0/datBus_IOBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.059     5.457    vera0/datBus_IOBUF[5]_inst_i_14_n_0
    SLICE_X55Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.581 r  vera0/datBus_IOBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.797     6.378    vera0/addr_data/datBus_IOBUF[5]_inst_i_1_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.502 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.772     7.275    vera0/addr_data/datBus_IOBUF[5]_inst_i_4_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.399 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.346    10.744    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       3.523    14.267 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.267    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.204ns  (logic 6.492ns (45.707%)  route 7.712ns (54.293%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.897    vera0/addr_data/clk25
    SLICE_X34Y32         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.379 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.341     0.961    vera0/addr_data/p_1_in[5]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.085 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.085    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.635 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.635    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.969 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.447     3.417    vera0/addr_data/fx_fill_length_high[6]
    SLICE_X51Y31         LUT4 (Prop_lut4_I3_O)        0.303     3.720 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.647     4.367    vera0/addr_data/datBus_IOBUF[7]_inst_i_29_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.491 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.665     5.155    vera0/addr_data/datBus_IOBUF[7]_inst_i_24_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I1_O)        0.124     5.279 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.279    vera0/composer/datBus_IOBUF[7]_inst_i_3_0
    SLICE_X52Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     5.493 r  vera0/composer/datBus_IOBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.663     6.156    vera0/composer/datBus_IOBUF[7]_inst_i_7_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I1_O)        0.297     6.453 r  vera0/composer/datBus_IOBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.453    vera0/composer/datBus_IOBUF[7]_inst_i_3_n_0
    SLICE_X52Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.662 r  vera0/composer/datBus_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.949     9.611    datBus_IOBUF[7]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.695    13.307 r  datBus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.307    datBus[7]
    H1                                                                r  datBus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 5.878ns (42.228%)  route 8.042ns (57.772%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.897    vera0/addr_data/clk25
    SLICE_X34Y32         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.379 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.341     0.961    vera0/addr_data/p_1_in[5]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.085 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.085    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.635 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.635    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.969 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.261     3.230    vera0/fx_fill_length_high[7]
    SLICE_X49Y30         LUT5 (Prop_lut5_I3_O)        0.303     3.533 r  vera0/datBus_IOBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.641     4.174    vera0/datBus_IOBUF[3]_inst_i_20_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.298 r  vera0/datBus_IOBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.263     4.561    vera0/data11[3]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.685 r  vera0/datBus_IOBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.727     5.412    vera0/composer/datBus_IOBUF[3]_inst_i_1_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.124     5.536 r  vera0/composer/datBus_IOBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.287     5.823    vera0/spictrl/wrdata_r_reg[3]_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.947 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.522     9.470    datBus_IOBUF[3]_inst/I
    D1                   OBUFT (Prop_obuft_I_O)       3.553    13.023 r  datBus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.023    datBus[3]
    D1                                                                r  datBus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.622ns  (logic 5.551ns (40.752%)  route 8.071ns (59.248%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.555    -0.897    vera0/addr_data/clk25
    SLICE_X34Y32         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.518    -0.379 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.341     0.961    vera0/addr_data/p_1_in[5]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     1.085 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.085    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.665 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/O[2]
                         net (fo=2, routed)           1.275     2.940    vera0/fx_fill_length_high[4]
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.302     3.242 r  vera0/datBus_IOBUF[4]_inst_i_18/O
                         net (fo=1, routed)           0.572     3.814    vera0/rddata__1[4]
    SLICE_X55Y28         LUT6 (Prop_lut6_I2_O)        0.124     3.938 r  vera0/datBus_IOBUF[4]_inst_i_14/O
                         net (fo=1, routed)           0.676     4.614    vera0/datBus_IOBUF[4]_inst_i_14_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     4.738 r  vera0/datBus_IOBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.574     5.312    vera0/addr_data/datBus_IOBUF[4]_inst_i_1_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.436 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.729     6.165    vera0/addr_data/datBus_IOBUF[4]_inst_i_4_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.289 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.904     9.193    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.531    12.725 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.725    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.568ns  (logic 5.620ns (41.423%)  route 7.948ns (58.577%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.553    -0.899    vera0/addr_data/clk25
    SLICE_X34Y31         FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    -0.381 r  vera0/addr_data/fx_pixel_pos_y_r_reg[10]/Q
                         net (fo=6, routed)           1.015     0.634    vera0/addr_data/fx_pixel_position_in_map_y[1]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.758 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.000     0.758    vera0/addr_data/datBus_IOBUF[4]_inst_i_23_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.398 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_20/O[3]
                         net (fo=3, routed)           1.698     3.096    vera0/fx_fill_length_high[1]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.306     3.402 r  vera0/datBus_IOBUF[1]_inst_i_19/O
                         net (fo=1, routed)           0.797     4.199    vera0/rddata__1[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.323 r  vera0/datBus_IOBUF[1]_inst_i_16/O
                         net (fo=1, routed)           0.876     5.199    vera0/datBus_IOBUF[1]_inst_i_16_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.323 r  vera0/datBus_IOBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.579     5.901    vera0/composer/datBus_IOBUF[1]_inst_i_1
    SLICE_X58Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.025 r  vera0/composer/datBus_IOBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.590     6.616    vera0/spictrl/wrdata_r_reg[1]_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.740 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.393     9.132    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       3.536    12.669 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.669    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/dc_select_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.415ns  (logic 5.107ns (38.073%)  route 8.307ns (61.927%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.562    -0.890    vera0/clk25
    SLICE_X45Y36         FDCE                                         r  vera0/dc_select_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.434 f  vera0/dc_select_r_reg[2]/Q
                         net (fo=34, routed)          3.055     2.620    vera0/dc_select_r[2]
    SLICE_X59Y32         LUT4 (Prop_lut4_I2_O)        0.152     2.772 f  vera0/datBus_IOBUF[6]_inst_i_18/O
                         net (fo=8, routed)           1.052     3.824    vera0/addr_data/datBus_IOBUF[0]_inst_i_10_0
    SLICE_X51Y35         LUT6 (Prop_lut6_I5_O)        0.326     4.150 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_16/O
                         net (fo=1, routed)           1.189     5.340    vera0/addr_data/data9[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     5.464 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.464    vera0/addr_data/datBus_IOBUF[0]_inst_i_10_n_0
    SLICE_X53Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     5.676 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.302     5.978    vera0/addr_data/datBus_IOBUF[0]_inst_i_4_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.299     6.277 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.709     8.986    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       3.538    12.524 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.524    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 0.848ns (40.675%)  route 1.237ns (59.325%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.748    -0.375    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_O)     0.822     0.447 r  enc/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.447    TMDSp_clock
    B6                                                                r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 0.849ns (40.704%)  route 1.237ns (59.296%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.748    -0.375    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_OB)    0.823     0.448 r  enc/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.448    TMDSn_clock
    B5                                                                r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spictrl/tx_shift_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.383ns (68.473%)  route 0.637ns (31.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.567    -0.557    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  vera0/spictrl/tx_shift_r_reg[7]/Q
                         net (fo=1, routed)           0.637     0.244    spi_mosi_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.464 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.464    spi_mosi
    K2                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spictrl/clk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.370ns (65.597%)  route 0.719ns (34.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.566    -0.558    vera0/spictrl/clk25
    SLICE_X57Y39         FDCE                                         r  vera0/spictrl/clk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  vera0/spictrl/clk_r_reg/Q
                         net (fo=4, routed)           0.719     0.302    spi_sck_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.531 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     1.531    spi_sck
    J1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/dac_ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_ldac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.413ns (62.402%)  route 0.851ns (37.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    MDAC0/clk25
    SLICE_X28Y34         FDRE                                         r  MDAC0/dac_ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MDAC0/dac_ldac_reg/Q
                         net (fo=1, routed)           0.851     0.427    dac_ldac_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.272     1.699 r  dac_ldac_OBUF_inst/O
                         net (fo=0)                   0.000     1.699    dac_ldac
    P14                                                               r  dac_ldac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/dac_sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.436ns (63.154%)  route 0.838ns (36.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    MDAC0/clk25
    SLICE_X30Y34         FDRE                                         r  MDAC0/dac_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  MDAC0/dac_sck_reg/Q
                         net (fo=1, routed)           0.838     0.437    dac_sck_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.272     1.708 r  dac_sck_OBUF_inst/O
                         net (fo=0)                   0.000     1.708    dac_sck
    N13                                                               r  dac_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/dac_csn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.378ns (59.859%)  route 0.924ns (40.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.559    -0.565    MDAC0/clk25
    SLICE_X29Y34         FDRE                                         r  MDAC0/dac_csn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MDAC0/dac_csn_reg/Q
                         net (fo=1, routed)           0.924     0.500    dac_csn_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.237     1.737 r  dac_csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.737    dac_csn
    K16                                                               r  dac_csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MDAC0/mdac_shiftreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dac_sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.389ns (60.053%)  route 0.924ns (39.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.558    -0.566    MDAC0/clk25
    SLICE_X29Y33         FDRE                                         r  MDAC0/mdac_shiftreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  MDAC0/mdac_shiftreg_reg[15]/Q
                         net (fo=1, routed)           0.924     0.486    dac_sdi_OBUF
    K12                  OBUF (Prop_obuf_I_O)         1.261     1.746 r  dac_sdi_OBUF_inst/O
                         net (fo=0)                   0.000     1.746    dac_sdi
    K12                                                               r  dac_sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spi_select_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.462ns (55.638%)  route 1.165ns (44.362%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.556    -0.568    vera0/clk25
    SLICE_X49Y28         FDCE                                         r  vera0/spi_select_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.128    -0.440 f  vera0/spi_select_r_reg/Q
                         net (fo=3, routed)           0.170    -0.269    vera0/spi_select_r
    SLICE_X49Y28         LUT1 (Prop_lut1_I0_O)        0.099    -0.170 r  vera0/spi_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.995     0.825    spi_cs_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.059 r  spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.059    spi_cs
    K1                                                                r  spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spi_slow_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.596ns (60.057%)  route 1.062ns (39.943%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.556    -0.568    vera0/clk25
    SLICE_X49Y28         FDCE                                         r  vera0/spi_slow_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  vera0/spi_slow_r_reg/Q
                         net (fo=3, routed)           0.172    -0.255    vera0/spictrl/p_3_in[0]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000    -0.210    vera0/spictrl/datBus_IOBUF[1]_inst_i_7_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.145 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.204     0.059    vera0/spictrl/datBus_IOBUF[1]_inst_i_2_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.108     0.167 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.686     0.853    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       1.237     2.090 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.090    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    mmcm0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.370 f  mmcm0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    mmcm0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mmcm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    mmcm0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mmcm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hdmiClk_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 2.428ns (39.192%)  route 3.767ns (60.808%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.555    -0.898    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.767     3.388    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_OB)    1.910     5.298 r  enc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.298    TMDSn[0]
    A10                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.195ns  (logic 2.427ns (39.183%)  route 3.767ns (60.817%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.555    -0.898    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.767     3.388    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_O)     1.909     5.297 r  enc/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.297    TMDSp[0]
    B9                                                                r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 2.377ns (39.301%)  route 3.671ns (60.699%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.555    -0.898    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.671     3.229    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_OB)    1.921     5.150 r  enc/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.150    TMDSn[1]
    A9                                                                r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 2.376ns (39.291%)  route 3.671ns (60.709%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.555    -0.898    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.671     3.229    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_O)     1.920     5.149 r  enc/OBUFDS_green/O
                         net (fo=0)                   0.000     5.149    TMDSp[1]
    A8                                                                r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 2.429ns (42.099%)  route 3.341ns (57.901%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.341     2.973    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_OB)    1.911     4.884 r  enc/OBUFDS_red/OB
                         net (fo=0)                   0.000     4.884    TMDSn[2]
    C12                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 2.428ns (42.089%)  route 3.341ns (57.911%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.566    -0.886    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.341     2.973    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_O)     1.910     4.883 r  enc/OBUFDS_red/O
                         net (fo=0)                   0.000     4.883    TMDSp[2]
    C11                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.023ns (48.358%)  route 1.092ns (51.642%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.092     0.696    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_O)     0.859     1.555 r  enc/OBUFDS_red/O
                         net (fo=0)                   0.000     1.555    TMDSp[2]
    C11                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.024ns (48.382%)  route 1.092ns (51.618%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.564    -0.560    enc/hdmiClk
    SLICE_X38Y49         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.092     0.696    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_OB)    0.860     1.556 r  enc/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.556    TMDSn[2]
    C12                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.009ns (45.578%)  route 1.205ns (54.422%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.562    -0.562    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.205     0.784    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_O)     0.868     1.652 r  enc/OBUFDS_green/O
                         net (fo=0)                   0.000     1.652    TMDSp[1]
    A8                                                                r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.010ns (45.603%)  route 1.205ns (54.397%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.562    -0.562    enc/hdmiClk
    SLICE_X40Y52         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.205     0.784    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_OB)    0.869     1.653 r  enc/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.653    TMDSn[1]
    A9                                                                r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.022ns (44.321%)  route 1.283ns (55.679%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.562    -0.562    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.283     0.886    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_O)     0.858     1.743 r  enc/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.743    TMDSp[0]
    B9                                                                r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.023ns (44.345%)  route 1.283ns (55.655%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.562    -0.562    enc/hdmiClk
    SLICE_X42Y50         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.283     0.886    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_OB)    0.859     1.744 r  enc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.744    TMDSn[0]
    A10                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           483 Endpoints
Min Delay           483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[14]
                            (input port)
  Destination:            vera0/bus_read_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.524ns  (logic 1.877ns (22.017%)  route 6.648ns (77.983%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 f  adrBus[14] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[14]
    C8                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  adrBus_IBUF[14]_inst/O
                         net (fo=2, routed)           3.789     5.293    vera0/adrBus_IBUF[14]
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.417 f  vera0/bus_write_r[0]_i_3/O
                         net (fo=1, routed)           0.162     5.579    vera0/bus_write_r[0]_i_3_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.703 f  vera0/bus_write_r[0]_i_2/O
                         net (fo=2, routed)           1.639     7.342    vera0/bus_write_r[0]_i_2_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I2_O)        0.124     7.466 r  vera0/rdaddr_r[4]_i_1/O
                         net (fo=6, routed)           1.058     8.524    vera0/rdaddr_r[4]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  vera0/bus_read_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.433    -1.503    vera0/clk25
    SLICE_X36Y28         FDRE                                         r  vera0/bus_read_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[14]
                            (input port)
  Destination:            vera0/bus_write_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.982ns  (logic 1.877ns (23.514%)  route 6.105ns (76.486%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 f  adrBus[14] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[14]
    C8                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  adrBus_IBUF[14]_inst/O
                         net (fo=2, routed)           3.789     5.293    vera0/adrBus_IBUF[14]
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.417 f  vera0/bus_write_r[0]_i_3/O
                         net (fo=1, routed)           0.162     5.579    vera0/bus_write_r[0]_i_3_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124     5.703 f  vera0/bus_write_r[0]_i_2/O
                         net (fo=2, routed)           1.249     6.952    vera0/bus_write_r[0]_i_2_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.124     7.076 r  vera0/bus_write_r[0]_i_1/O
                         net (fo=14, routed)          0.905     7.982    vera0/bus_write_r[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  vera0/bus_write_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.435    -1.501    vera0/clk25
    SLICE_X37Y31         FDRE                                         r  vera0/bus_write_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.850ns  (logic 1.843ns (23.475%)  route 6.007ns (76.525%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.850     5.924    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.048 r  MDAC0/mdac_shiftreg[11]_i_4/O
                         net (fo=11, routed)          1.678     7.726    MDAC0/mdac_shiftreg[11]_i_4_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.850 r  MDAC0/mdac_shiftreg[11]_i_1/O
                         net (fo=1, routed)           0.000     7.850    MDAC0/mdac_shiftreg[11]_i_1_n_0
    SLICE_X28Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.436    -1.500    MDAC0/clk25
    SLICE_X28Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 2.044ns (26.758%)  route 5.595ns (73.242%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.828     5.902    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.117     6.019 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.287     7.306    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.638 r  MDAC0/mdac_shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.638    MDAC0/mdac_shiftreg[5]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    MDAC0/clk25
    SLICE_X30Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.494ns  (logic 2.044ns (27.275%)  route 5.450ns (72.726%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.828     5.902    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.117     6.019 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.143     7.162    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.494 r  MDAC0/mdac_shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.494    MDAC0/mdac_shiftreg[1]_i_1_n_0
    SLICE_X28Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.436    -1.500    MDAC0/clk25
    SLICE_X28Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.843ns (24.627%)  route 5.640ns (75.373%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.850     5.924    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.048 r  MDAC0/mdac_shiftreg[11]_i_4/O
                         net (fo=11, routed)          1.311     7.359    MDAC0/mdac_shiftreg[11]_i_4_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  MDAC0/mdac_shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.483    MDAC0/mdac_shiftreg[2]_i_1_n_0
    SLICE_X28Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.436    -1.500    MDAC0/clk25
    SLICE_X28Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.843ns (24.862%)  route 5.570ns (75.138%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.850     5.924    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.048 r  MDAC0/mdac_shiftreg[11]_i_4/O
                         net (fo=11, routed)          1.241     7.288    MDAC0/mdac_shiftreg[11]_i_4_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  MDAC0/mdac_shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.412    MDAC0/mdac_shiftreg[3]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    MDAC0/clk25
    SLICE_X30Y29         FDRE                                         r  MDAC0/mdac_shiftreg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.843ns (24.865%)  route 5.569ns (75.135%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.850     5.924    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.048 r  MDAC0/mdac_shiftreg[11]_i_4/O
                         net (fo=11, routed)          1.240     7.288    MDAC0/mdac_shiftreg[11]_i_4_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.412 r  MDAC0/mdac_shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.412    MDAC0/mdac_shiftreg[10]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    MDAC0/clk25
    SLICE_X30Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.393ns  (logic 1.843ns (24.928%)  route 5.550ns (75.072%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.850     5.924    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.048 r  MDAC0/mdac_shiftreg[11]_i_4/O
                         net (fo=11, routed)          1.221     7.269    MDAC0/mdac_shiftreg[11]_i_4_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.393 r  MDAC0/mdac_shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.393    MDAC0/mdac_shiftreg[9]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    MDAC0/clk25
    SLICE_X30Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MDAC0/mdac_shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 2.044ns (27.762%)  route 5.318ns (72.238%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  rst (INOUT)
                         net (fo=1, unset)            0.000     0.000    rst_IOBUF_inst/IO
    G1                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           3.480     4.950    MDAC0/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.074 r  MDAC0/FSM_sequential_mdac_state[3]_i_4/O
                         net (fo=15, routed)          0.828     5.902    MDAC0/FSM_sequential_mdac_state[3]_i_4_n_0
    SLICE_X29Y33         LUT4 (Prop_lut4_I1_O)        0.117     6.019 r  MDAC0/mdac_shiftreg[11]_i_3/O
                         net (fo=12, routed)          1.011     7.030    MDAC0/mdac_shiftreg[11]_i_3_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I2_O)        0.332     7.362 r  MDAC0/mdac_shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.362    MDAC0/mdac_shiftreg[7]_i_1_n_0
    SLICE_X30Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        1.434    -1.502    MDAC0/clk25
    SLICE_X30Y30         FDRE                                         r  MDAC0/mdac_shiftreg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wrdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstart_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.385%)  route 0.234ns (61.615%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[7]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[7]/Q
                         net (fo=55, routed)          0.234     0.380    vera0/wrdata_r[7]
    SLICE_X58Y35         FDCE                                         r  vera0/dc_active_hstart_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.859    -0.772    vera0/clk25
    SLICE_X58Y35         FDCE                                         r  vera0/dc_active_hstart_r_reg[9]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstart_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.233%)  route 0.246ns (62.767%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[5]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[5]/Q
                         net (fo=47, routed)          0.246     0.392    vera0/wrdata_r[5]
    SLICE_X58Y34         FDCE                                         r  vera0/dc_active_hstart_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.858    -0.773    vera0/clk25
    SLICE_X58Y34         FDCE                                         r  vera0/dc_active_hstart_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstart_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.049%)  route 0.283ns (65.951%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[2]/C
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[2]/Q
                         net (fo=56, routed)          0.283     0.429    vera0/wrdata_r[2]
    SLICE_X58Y35         FDCE                                         r  vera0/dc_active_hstart_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.859    -0.772    vera0/clk25
    SLICE_X58Y35         FDCE                                         r  vera0/dc_active_hstart_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstart_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.008%)  route 0.283ns (65.992%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=52, routed)          0.283     0.429    vera0/wrdata_r[3]
    SLICE_X58Y34         FDCE                                         r  vera0/dc_active_hstart_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.858    -0.773    vera0/clk25
    SLICE_X58Y34         FDCE                                         r  vera0/dc_active_hstart_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/spictrl/tx_shift_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.191ns (43.026%)  route 0.253ns (56.974%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[6]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[6]/Q
                         net (fo=53, routed)          0.253     0.399    vera0/spictrl/Q[6]
    SLICE_X56Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.444 r  vera0/spictrl/tx_shift_r[6]_i_1/O
                         net (fo=1, routed)           0.000     0.444    vera0/spictrl/tx_shift_r[6]_i_1_n_0
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.836    -0.795    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[6]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/l1_enabled_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.146ns (32.810%)  route 0.299ns (67.190%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[5]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[5]/Q
                         net (fo=47, routed)          0.299     0.445    vera0/wrdata_r[5]
    SLICE_X58Y33         FDCE                                         r  vera0/l1_enabled_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.857    -0.774    vera0/clk25
    SLICE_X58Y33         FDCE                                         r  vera0/l1_enabled_r_reg/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/spictrl/tx_shift_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.191ns (37.426%)  route 0.319ns (62.574%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=52, routed)          0.319     0.465    vera0/spictrl/Q[3]
    SLICE_X56Y40         LUT4 (Prop_lut4_I2_O)        0.045     0.510 r  vera0/spictrl/tx_shift_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.510    vera0/spictrl/tx_shift_r[3]_i_1_n_0
    SLICE_X56Y40         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.836    -0.795    vera0/spictrl/clk25
    SLICE_X56Y40         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstop_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.146ns (28.530%)  route 0.366ns (71.470%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[5]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[5]/Q
                         net (fo=47, routed)          0.366     0.512    vera0/wrdata_r[5]
    SLICE_X59Y32         FDPE                                         r  vera0/dc_active_hstop_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.856    -0.775    vera0/clk25
    SLICE_X59Y32         FDPE                                         r  vera0/dc_active_hstop_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/spictrl/tx_shift_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.191ns (37.135%)  route 0.323ns (62.865%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[7]/C
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[7]/Q
                         net (fo=55, routed)          0.323     0.469    vera0/spictrl/Q[7]
    SLICE_X56Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.514 r  vera0/spictrl/tx_shift_r[7]_i_2/O
                         net (fo=1, routed)           0.000     0.514    vera0/spictrl/tx_shift_r[7]_i_2_n_0
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.836    -0.795    vera0/spictrl/clk25
    SLICE_X56Y41         FDCE                                         r  vera0/spictrl/tx_shift_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_hstart_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.146ns (28.188%)  route 0.372ns (71.812%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[1]/C
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[1]/Q
                         net (fo=57, routed)          0.372     0.518    vera0/wrdata_r[1]
    SLICE_X58Y35         FDCE                                         r  vera0/dc_active_hstart_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1847, routed)        0.859    -0.772    vera0/clk25
    SLICE_X58Y35         FDCE                                         r  vera0/dc_active_hstart_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rdclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.064ns  (logic 1.489ns (21.077%)  route 5.575ns (78.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.575     7.064    vera0/adrBus_IBUF[0]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.722ns  (logic 1.493ns (26.098%)  route 4.229ns (73.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          4.229     5.722    vera0/adrBus_IBUF[4]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.479ns (27.936%)  route 3.816ns (72.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          3.816     5.295    vera0/adrBus_IBUF[1]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 1.502ns (28.388%)  route 3.789ns (71.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          3.789     5.291    vera0/adrBus_IBUF[2]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 1.492ns (28.418%)  route 3.758ns (71.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          3.758     5.251    vera0/adrBus_IBUF[3]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.872ns  (logic 0.260ns (13.878%)  route 1.612ns (86.122%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          1.612     1.872    vera0/adrBus_IBUF[3]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.270ns (14.108%)  route 1.642ns (85.892%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          1.642     1.912    vera0/adrBus_IBUF[2]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.247ns (12.285%)  route 1.764ns (87.715%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          1.764     2.011    vera0/adrBus_IBUF[1]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.261ns (12.595%)  route 1.812ns (87.405%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          1.812     2.073    vera0/adrBus_IBUF[4]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.726ns  (logic 0.257ns (9.415%)  route 2.469ns (90.585%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          2.469     2.726    vera0/adrBus_IBUF[0]
    SLICE_X43Y28         FDRE                                         r  vera0/rdaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wrclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/wraddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 1.489ns (21.567%)  route 5.415ns (78.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.415     6.904    vera0/adrBus_IBUF[0]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/wraddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.502ns (22.231%)  route 5.255ns (77.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          5.255     6.757    vera0/adrBus_IBUF[2]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/wraddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 1.479ns (26.972%)  route 4.005ns (73.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          4.005     5.484    vera0/adrBus_IBUF[1]
    SLICE_X42Y28         FDRE                                         r  vera0/wraddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X42Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/wraddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.388ns  (logic 1.493ns (27.719%)  route 3.894ns (72.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          3.894     5.388    vera0/adrBus_IBUF[4]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/wraddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.492ns (29.244%)  route 3.610ns (70.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          3.610     5.102    vera0/adrBus_IBUF[3]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/wraddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.260ns (14.331%)  route 1.553ns (85.669%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          1.553     1.813    vera0/adrBus_IBUF[3]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/wraddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.261ns (13.360%)  route 1.693ns (86.640%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          1.693     1.954    vera0/adrBus_IBUF[4]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/wraddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.247ns (11.927%)  route 1.824ns (88.073%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          1.824     2.071    vera0/adrBus_IBUF[1]
    SLICE_X42Y28         FDRE                                         r  vera0/wraddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X42Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/wraddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.165%)  route 2.384ns (89.835%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          2.384     2.654    vera0/adrBus_IBUF[2]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/wraddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.694ns  (logic 0.257ns (9.526%)  route 2.438ns (90.474%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          2.438     2.694    vera0/adrBus_IBUF[0]
    SLICE_X44Y28         FDRE                                         r  vera0/wraddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X44Y28         FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C





