

================================================================
== Vivado HLS Report for 'window_macc'
================================================================
* Date:           Sun Jun 30 19:34:38 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.066|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read817)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read716)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read615)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read514)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read413)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read312)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read211)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read110)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_2_2_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_2_2_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 17 'read' 'window_2_2_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_2_1_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_2_1_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 18 'read' 'window_2_1_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_2_0_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_2_0_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 19 'read' 'window_2_0_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_1_2_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_1_2_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 20 'read' 'window_1_2_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_1_1_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_1_1_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 21 'read' 'window_1_1_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%window_1_0_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_1_0_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 22 'read' 'window_1_0_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%window_0_2_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_0_2_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 23 'read' 'window_0_2_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_0_1_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_0_1_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 24 'read' 'window_0_1_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_0_0_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_0_0_val_V_r)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:263]   --->   Operation 25 'read' 'window_0_0_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %window_0_0_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 26 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_read_8 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 27 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1118, %sext_ln1116" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 28 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i32 %mul_ln1118 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 30 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 32 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %window_0_1_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 33 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %p_read_7 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 34 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul nsw i32 %sext_ln1118_1, %sext_ln1116_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 35 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 36 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln718_16 = trunc i32 %mul_ln1118_16 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 37 'trunc' 'trunc_ln718_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_55_0_1 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_16, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 38 'partselect' 'p_Result_55_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_56_0_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_16, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 39 'partselect' 'p_Result_56_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %window_0_2_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 40 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_read_6 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 41 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul nsw i32 %sext_ln1118_2, %sext_ln1116_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 42 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 43 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln718_17 = trunc i32 %mul_ln1118_17 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 44 'trunc' 'trunc_ln718_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_55_0_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_17, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 45 'partselect' 'p_Result_55_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_56_0_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_17, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 46 'partselect' 'p_Result_56_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i16 %window_1_0_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 47 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %p_read_5 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 48 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul nsw i32 %sext_ln1118_3, %sext_ln1116_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 49 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 50 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln718_18 = trunc i32 %mul_ln1118_18 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 51 'trunc' 'trunc_ln718_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_55_1 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_18, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 52 'partselect' 'p_Result_55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_56_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_18, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 53 'partselect' 'p_Result_56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i16 %window_1_1_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 54 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %p_read_4 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 55 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul nsw i32 %sext_ln1118_4, %sext_ln1116_4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 56 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 57 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln718_19 = trunc i32 %mul_ln1118_19 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 58 'trunc' 'trunc_ln718_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_55_1_1 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_19, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 59 'partselect' 'p_Result_55_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_56_1_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_19, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 60 'partselect' 'p_Result_56_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %window_1_2_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 61 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %p_read_3 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 62 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul nsw i32 %sext_ln1118_5, %sext_ln1116_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 63 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 64 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln718_20 = trunc i32 %mul_ln1118_20 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 65 'trunc' 'trunc_ln718_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_55_1_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_20, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 66 'partselect' 'p_Result_55_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_56_1_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_20, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 67 'partselect' 'p_Result_56_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i16 %window_2_0_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 68 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %p_read_2 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 69 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul nsw i32 %sext_ln1118_6, %sext_ln1116_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 70 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 71 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln718_21 = trunc i32 %mul_ln1118_21 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 72 'trunc' 'trunc_ln718_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_55_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_21, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 73 'partselect' 'p_Result_55_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_56_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_21, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 74 'partselect' 'p_Result_56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i16 %window_2_1_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 75 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %p_read_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 76 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul nsw i32 %sext_ln1118_7, %sext_ln1116_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 77 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 78 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln718_22 = trunc i32 %mul_ln1118_22 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 79 'trunc' 'trunc_ln718_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_55_2_1 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_22, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 80 'partselect' 'p_Result_55_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_56_2_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_22, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 81 'partselect' 'p_Result_56_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i16 %window_2_2_val_V_r_1 to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 82 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %p_read to i32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 83 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul nsw i32 %sext_ln1118_8, %sext_ln1116_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 84 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 85 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln718_23 = trunc i32 %mul_ln1118_23 to i7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 86 'trunc' 'trunc_ln718_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_55_2_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %mul_ln1118_23, i32 25, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 87 'partselect' 'p_Result_55_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_56_2_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mul_ln1118_23, i32 24, i32 31)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 88 'partselect' 'p_Result_56_2_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.50>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 89 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 90 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.48ns)   --->   "%icmp_ln718 = icmp ne i7 %trunc_ln718, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 91 'icmp' 'icmp_ln718' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 92 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %icmp_ln718, %tmp_182" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 93 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 94 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415 = and i1 %tmp_184, %or_ln412" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 95 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 96 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 97 'add' 'add_ln415' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 98 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_185, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 99 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_183, %xor_ln416" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 100 'and' 'and_ln416' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 101 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.48ns)   --->   "%icmp_ln879 = icmp eq i7 %p_Result_s, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 102 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln879_1 = icmp eq i8 %p_Result_3, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 103 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.55ns)   --->   "%icmp_ln768 = icmp eq i8 %p_Result_3, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 104 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 105 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 106 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_187, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 107 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 108 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 109 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 110 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 111 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_186, %xor_ln785" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 112 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns)   --->   "%xor_ln785_16 = xor i1 %tmp, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 113 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 114 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_186, %select_ln416" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 115 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 116 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 117 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_32 = and i1 %tmp, %xor_ln786" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 118 'and' 'and_ln786_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_32, %and_ln785" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 119 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_16, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 120 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 121 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.48ns)   --->   "%icmp_ln718_16 = icmp ne i7 %trunc_ln718_16, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 122 'icmp' 'icmp_ln718_16' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 123 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%or_ln412_16 = or i1 %icmp_ln718_16, %tmp_189" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 124 'or' 'or_ln412_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 125 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%and_ln415_16 = and i1 %tmp_191, %or_ln412_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 126 'and' 'and_ln415_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%zext_ln415_16 = zext i1 %and_ln415_16 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 127 'zext' 'zext_ln415_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_16 = add i16 %zext_ln415_16, %trunc_ln708_s" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 128 'add' 'add_ln415_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 129 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_47 = xor i1 %tmp_192, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 130 'xor' 'xor_ln416_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_190, %xor_ln416_47" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 131 'and' 'and_ln416_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 132 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.48ns)   --->   "%icmp_ln879_2 = icmp eq i7 %p_Result_55_0_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 133 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.55ns)   --->   "%icmp_ln879_3 = icmp eq i8 %p_Result_56_0_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 134 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln768_1 = icmp eq i8 %p_Result_56_0_1, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 135 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%select_ln777_1 = select i1 %and_ln416_16, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 136 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 137 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%xor_ln779_16 = xor i1 %tmp_194, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 138 'xor' 'xor_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 139 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%select_ln416_1 = select i1 %and_ln416_16, i1 %and_ln779_1, i1 %icmp_ln879_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 140 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.97ns)   --->   "%and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 141 'and' 'and_ln781_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%xor_ln785_17 = xor i1 %select_ln777_1, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 142 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%or_ln785_16 = or i1 %tmp_193, %xor_ln785_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 143 'or' 'or_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.97ns)   --->   "%xor_ln785_18 = xor i1 %tmp_188, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 144 'xor' 'xor_ln785_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%and_ln785_1 = and i1 %or_ln785_16, %xor_ln785_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 145 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_33 = and i1 %tmp_193, %select_ln416_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 146 'and' 'and_ln786_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%or_ln786_32 = or i1 %and_ln781_16, %and_ln786_33" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 147 'or' 'or_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%xor_ln786_16 = xor i1 %or_ln786_32, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 148 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_34 = and i1 %tmp_188, %xor_ln786_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 149 'and' 'and_ln786_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_34 = or i1 %and_ln786_34, %and_ln785_1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 150 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_17, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 151 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 152 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.48ns)   --->   "%icmp_ln718_17 = icmp ne i7 %trunc_ln718_17, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 153 'icmp' 'icmp_ln718_17' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 154 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%or_ln412_17 = or i1 %icmp_ln718_17, %tmp_198" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 155 'or' 'or_ln412_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 156 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%and_ln415_17 = and i1 %tmp_200, %or_ln412_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 157 'and' 'and_ln415_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%zext_ln415_17 = zext i1 %and_ln415_17 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 158 'zext' 'zext_ln415_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_17 = add i16 %zext_ln415_17, %trunc_ln708_15" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 159 'add' 'add_ln415_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 160 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_48 = xor i1 %tmp_201, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 161 'xor' 'xor_ln416_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_199, %xor_ln416_48" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 162 'and' 'and_ln416_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 163 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.48ns)   --->   "%icmp_ln879_4 = icmp eq i7 %p_Result_55_0_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 164 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (1.55ns)   --->   "%icmp_ln879_5 = icmp eq i8 %p_Result_56_0_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 165 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln768_2 = icmp eq i8 %p_Result_56_0_2, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 166 'icmp' 'icmp_ln768_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%select_ln777_2 = select i1 %and_ln416_17, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 167 'select' 'select_ln777_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 168 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln779_17 = xor i1 %tmp_203, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 169 'xor' 'xor_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 170 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%select_ln416_2 = select i1 %and_ln416_17, i1 %and_ln779_2, i1 %icmp_ln879_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 171 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.97ns)   --->   "%and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 172 'and' 'and_ln781_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%xor_ln785_19 = xor i1 %select_ln777_2, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 173 'xor' 'xor_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%or_ln785_17 = or i1 %tmp_202, %xor_ln785_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 174 'or' 'or_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.97ns)   --->   "%xor_ln785_20 = xor i1 %tmp_197, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 175 'xor' 'xor_ln785_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%and_ln785_2 = and i1 %or_ln785_17, %xor_ln785_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 176 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %tmp_202, %select_ln416_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 177 'and' 'and_ln786_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%or_ln786_33 = or i1 %and_ln781_17, %and_ln786_36" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 178 'or' 'or_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%xor_ln786_18 = xor i1 %or_ln786_33, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 179 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_37 = and i1 %tmp_197, %xor_ln786_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 180 'and' 'and_ln786_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_38 = or i1 %and_ln786_37, %and_ln785_2" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 181 'or' 'or_ln340_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_18, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 182 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 183 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.48ns)   --->   "%icmp_ln718_18 = icmp ne i7 %trunc_ln718_18, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 184 'icmp' 'icmp_ln718_18' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 185 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%or_ln412_18 = or i1 %icmp_ln718_18, %tmp_207" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 186 'or' 'or_ln412_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 187 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%and_ln415_18 = and i1 %tmp_209, %or_ln412_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 188 'and' 'and_ln415_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%zext_ln415_18 = zext i1 %and_ln415_18 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 189 'zext' 'zext_ln415_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_18 = add i16 %zext_ln415_18, %trunc_ln708_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 190 'add' 'add_ln415_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 191 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%xor_ln416_49 = xor i1 %tmp_210, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 192 'xor' 'xor_ln416_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_18 = and i1 %tmp_208, %xor_ln416_49" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 193 'and' 'and_ln416_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 194 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.48ns)   --->   "%icmp_ln879_6 = icmp eq i7 %p_Result_55_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 195 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (1.55ns)   --->   "%icmp_ln879_7 = icmp eq i8 %p_Result_56_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 196 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (1.55ns)   --->   "%icmp_ln768_3 = icmp eq i8 %p_Result_56_1, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 197 'icmp' 'icmp_ln768_3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%select_ln777_3 = select i1 %and_ln416_18, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 198 'select' 'select_ln777_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 199 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln779_18 = xor i1 %tmp_212, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 200 'xor' 'xor_ln779_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 201 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%select_ln416_3 = select i1 %and_ln416_18, i1 %and_ln779_3, i1 %icmp_ln879_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 202 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.97ns)   --->   "%and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 203 'and' 'and_ln781_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%xor_ln785_21 = xor i1 %select_ln777_3, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 204 'xor' 'xor_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%or_ln785_18 = or i1 %tmp_211, %xor_ln785_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 205 'or' 'or_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.97ns)   --->   "%xor_ln785_22 = xor i1 %tmp_206, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 206 'xor' 'xor_ln785_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%and_ln785_3 = and i1 %or_ln785_18, %xor_ln785_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 207 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %tmp_211, %select_ln416_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 208 'and' 'and_ln786_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%or_ln786_34 = or i1 %and_ln781_18, %and_ln786_39" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 209 'or' 'or_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%xor_ln786_20 = xor i1 %or_ln786_34, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 210 'xor' 'xor_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_40 = and i1 %tmp_206, %xor_ln786_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 211 'and' 'and_ln786_40' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_42 = or i1 %and_ln786_40, %and_ln785_3" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 212 'or' 'or_ln340_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_19, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 213 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 214 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.48ns)   --->   "%icmp_ln718_19 = icmp ne i7 %trunc_ln718_19, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 215 'icmp' 'icmp_ln718_19' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 216 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%or_ln412_19 = or i1 %icmp_ln718_19, %tmp_216" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 217 'or' 'or_ln412_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 218 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%and_ln415_19 = and i1 %tmp_218, %or_ln412_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 219 'and' 'and_ln415_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%zext_ln415_19 = zext i1 %and_ln415_19 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 220 'zext' 'zext_ln415_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_19 = add i16 %zext_ln415_19, %trunc_ln708_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 221 'add' 'add_ln415_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 222 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%xor_ln416_50 = xor i1 %tmp_219, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 223 'xor' 'xor_ln416_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_19 = and i1 %tmp_217, %xor_ln416_50" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 224 'and' 'and_ln416_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 225 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.48ns)   --->   "%icmp_ln879_8 = icmp eq i7 %p_Result_55_1_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 226 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (1.55ns)   --->   "%icmp_ln879_9 = icmp eq i8 %p_Result_56_1_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 227 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (1.55ns)   --->   "%icmp_ln768_4 = icmp eq i8 %p_Result_56_1_1, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 228 'icmp' 'icmp_ln768_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%select_ln777_4 = select i1 %and_ln416_19, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 229 'select' 'select_ln777_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 230 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%xor_ln779_19 = xor i1 %tmp_221, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 231 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 232 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%select_ln416_4 = select i1 %and_ln416_19, i1 %and_ln779_4, i1 %icmp_ln879_9" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 233 'select' 'select_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.97ns)   --->   "%and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_9" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 234 'and' 'and_ln781_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%xor_ln785_23 = xor i1 %select_ln777_4, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 235 'xor' 'xor_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%or_ln785_19 = or i1 %tmp_220, %xor_ln785_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 236 'or' 'or_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.97ns)   --->   "%xor_ln785_24 = xor i1 %tmp_215, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 237 'xor' 'xor_ln785_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%and_ln785_4 = and i1 %or_ln785_19, %xor_ln785_24" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 238 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_42 = and i1 %tmp_220, %select_ln416_4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 239 'and' 'and_ln786_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%or_ln786_35 = or i1 %and_ln781_19, %and_ln786_42" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 240 'or' 'or_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%xor_ln786_22 = xor i1 %or_ln786_35, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 241 'xor' 'xor_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_43 = and i1 %tmp_215, %xor_ln786_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 242 'and' 'and_ln786_43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_46 = or i1 %and_ln786_43, %and_ln785_4" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 243 'or' 'or_ln340_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_20, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 244 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 245 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.48ns)   --->   "%icmp_ln718_20 = icmp ne i7 %trunc_ln718_20, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 246 'icmp' 'icmp_ln718_20' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 247 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%or_ln412_20 = or i1 %icmp_ln718_20, %tmp_225" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 248 'or' 'or_ln412_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 249 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%and_ln415_20 = and i1 %tmp_227, %or_ln412_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 250 'and' 'and_ln415_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%zext_ln415_20 = zext i1 %and_ln415_20 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 251 'zext' 'zext_ln415_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_20 = add i16 %zext_ln415_20, %trunc_ln708_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 252 'add' 'add_ln415_20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 253 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%xor_ln416_51 = xor i1 %tmp_228, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 254 'xor' 'xor_ln416_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_20 = and i1 %tmp_226, %xor_ln416_51" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 255 'and' 'and_ln416_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 256 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (1.48ns)   --->   "%icmp_ln879_10 = icmp eq i7 %p_Result_55_1_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 257 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (1.55ns)   --->   "%icmp_ln879_11 = icmp eq i8 %p_Result_56_1_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 258 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (1.55ns)   --->   "%icmp_ln768_5 = icmp eq i8 %p_Result_56_1_2, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 259 'icmp' 'icmp_ln768_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%select_ln777_5 = select i1 %and_ln416_20, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 260 'select' 'select_ln777_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 261 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%xor_ln779_20 = xor i1 %tmp_230, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 262 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 263 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%select_ln416_5 = select i1 %and_ln416_20, i1 %and_ln779_5, i1 %icmp_ln879_11" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 264 'select' 'select_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.97ns)   --->   "%and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_11" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 265 'and' 'and_ln781_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%xor_ln785_25 = xor i1 %select_ln777_5, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 266 'xor' 'xor_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%or_ln785_20 = or i1 %tmp_229, %xor_ln785_25" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 267 'or' 'or_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.97ns)   --->   "%xor_ln785_26 = xor i1 %tmp_224, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 268 'xor' 'xor_ln785_26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%and_ln785_5 = and i1 %or_ln785_20, %xor_ln785_26" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 269 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_45 = and i1 %tmp_229, %select_ln416_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 270 'and' 'and_ln786_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%or_ln786_36 = or i1 %and_ln781_20, %and_ln786_45" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 271 'or' 'or_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%xor_ln786_24 = xor i1 %or_ln786_36, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 272 'xor' 'xor_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_46 = and i1 %tmp_224, %xor_ln786_24" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 273 'and' 'and_ln786_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_50 = or i1 %and_ln786_46, %and_ln785_5" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 274 'or' 'or_ln340_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_21, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 275 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 276 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (1.48ns)   --->   "%icmp_ln718_21 = icmp ne i7 %trunc_ln718_21, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 277 'icmp' 'icmp_ln718_21' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 278 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%or_ln412_21 = or i1 %icmp_ln718_21, %tmp_234" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 279 'or' 'or_ln412_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 280 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%and_ln415_21 = and i1 %tmp_236, %or_ln412_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 281 'and' 'and_ln415_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%zext_ln415_21 = zext i1 %and_ln415_21 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 282 'zext' 'zext_ln415_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_21 = add i16 %zext_ln415_21, %trunc_ln708_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 283 'add' 'add_ln415_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 284 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%xor_ln416_52 = xor i1 %tmp_237, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 285 'xor' 'xor_ln416_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_21 = and i1 %tmp_235, %xor_ln416_52" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 286 'and' 'and_ln416_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 287 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (1.48ns)   --->   "%icmp_ln879_12 = icmp eq i7 %p_Result_55_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 288 'icmp' 'icmp_ln879_12' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (1.55ns)   --->   "%icmp_ln879_13 = icmp eq i8 %p_Result_56_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 289 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (1.55ns)   --->   "%icmp_ln768_6 = icmp eq i8 %p_Result_56_2, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 290 'icmp' 'icmp_ln768_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%select_ln777_6 = select i1 %and_ln416_21, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 291 'select' 'select_ln777_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 292 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%xor_ln779_21 = xor i1 %tmp_239, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 293 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 294 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%select_ln416_6 = select i1 %and_ln416_21, i1 %and_ln779_6, i1 %icmp_ln879_13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 295 'select' 'select_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.97ns)   --->   "%and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_13" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 296 'and' 'and_ln781_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%xor_ln785_27 = xor i1 %select_ln777_6, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 297 'xor' 'xor_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%or_ln785_21 = or i1 %tmp_238, %xor_ln785_27" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 298 'or' 'or_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.97ns)   --->   "%xor_ln785_28 = xor i1 %tmp_233, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 299 'xor' 'xor_ln785_28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%and_ln785_6 = and i1 %or_ln785_21, %xor_ln785_28" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 300 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_48 = and i1 %tmp_238, %select_ln416_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 301 'and' 'and_ln786_48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%or_ln786_37 = or i1 %and_ln781_21, %and_ln786_48" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 302 'or' 'or_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%xor_ln786_26 = xor i1 %or_ln786_37, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 303 'xor' 'xor_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_49 = and i1 %tmp_233, %xor_ln786_26" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 304 'and' 'and_ln786_49' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_54 = or i1 %and_ln786_49, %and_ln785_6" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 305 'or' 'or_ln340_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_22, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 306 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 307 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (1.48ns)   --->   "%icmp_ln718_22 = icmp ne i7 %trunc_ln718_22, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 308 'icmp' 'icmp_ln718_22' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 309 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%or_ln412_22 = or i1 %icmp_ln718_22, %tmp_243" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 310 'or' 'or_ln412_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 311 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%and_ln415_22 = and i1 %tmp_245, %or_ln412_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 312 'and' 'and_ln415_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%zext_ln415_22 = zext i1 %and_ln415_22 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 313 'zext' 'zext_ln415_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_22 = add i16 %zext_ln415_22, %trunc_ln708_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 314 'add' 'add_ln415_22' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 315 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%xor_ln416_53 = xor i1 %tmp_246, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 316 'xor' 'xor_ln416_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_22 = and i1 %tmp_244, %xor_ln416_53" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 317 'and' 'and_ln416_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 318 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (1.48ns)   --->   "%icmp_ln879_14 = icmp eq i7 %p_Result_55_2_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 319 'icmp' 'icmp_ln879_14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (1.55ns)   --->   "%icmp_ln879_15 = icmp eq i8 %p_Result_56_2_1, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 320 'icmp' 'icmp_ln879_15' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (1.55ns)   --->   "%icmp_ln768_7 = icmp eq i8 %p_Result_56_2_1, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 321 'icmp' 'icmp_ln768_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%select_ln777_7 = select i1 %and_ln416_22, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 322 'select' 'select_ln777_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 323 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%xor_ln779_22 = xor i1 %tmp_248, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 324 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 325 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%select_ln416_7 = select i1 %and_ln416_22, i1 %and_ln779_7, i1 %icmp_ln879_15" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 326 'select' 'select_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.97ns)   --->   "%and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_15" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 327 'and' 'and_ln781_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%xor_ln785_29 = xor i1 %select_ln777_7, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 328 'xor' 'xor_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%or_ln785_22 = or i1 %tmp_247, %xor_ln785_29" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 329 'or' 'or_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.97ns)   --->   "%xor_ln785_30 = xor i1 %tmp_242, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 330 'xor' 'xor_ln785_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%and_ln785_7 = and i1 %or_ln785_22, %xor_ln785_30" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 331 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_51 = and i1 %tmp_247, %select_ln416_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 332 'and' 'and_ln786_51' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%or_ln786_38 = or i1 %and_ln781_22, %and_ln786_51" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 333 'or' 'or_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%xor_ln786_28 = xor i1 %or_ln786_38, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 334 'xor' 'xor_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_52 = and i1 %tmp_242, %xor_ln786_28" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 335 'and' 'and_ln786_52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_58 = or i1 %and_ln786_52, %and_ln785_7" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 336 'or' 'or_ln340_58' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_23, i32 8, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 337 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 8)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 338 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (1.48ns)   --->   "%icmp_ln718_23 = icmp ne i7 %trunc_ln718_23, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 339 'icmp' 'icmp_ln718_23' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 23)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 340 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%or_ln412_23 = or i1 %icmp_ln718_23, %tmp_252" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 341 'or' 'or_ln412_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 7)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 342 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%and_ln415_23 = and i1 %tmp_254, %or_ln412_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 343 'and' 'and_ln415_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%zext_ln415_23 = zext i1 %and_ln415_23 to i16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 344 'zext' 'zext_ln415_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_23 = add i16 %zext_ln415_23, %trunc_ln708_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 345 'add' 'add_ln415_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 346 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%xor_ln416_54 = xor i1 %tmp_255, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 347 'xor' 'xor_ln416_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_23 = and i1 %tmp_253, %xor_ln416_54" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 348 'and' 'and_ln416_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 349 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.48ns)   --->   "%icmp_ln879_16 = icmp eq i7 %p_Result_55_2_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 350 'icmp' 'icmp_ln879_16' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (1.55ns)   --->   "%icmp_ln879_17 = icmp eq i8 %p_Result_56_2_2, -1" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 351 'icmp' 'icmp_ln879_17' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (1.55ns)   --->   "%icmp_ln768_8 = icmp eq i8 %p_Result_56_2_2, 0" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 352 'icmp' 'icmp_ln768_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%select_ln777_8 = select i1 %and_ln416_23, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 353 'select' 'select_ln777_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 24)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 354 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%xor_ln779_23 = xor i1 %tmp_257, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 355 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 356 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%select_ln416_8 = select i1 %and_ln416_23, i1 %and_ln779_8, i1 %icmp_ln879_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 357 'select' 'select_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.97ns)   --->   "%and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 358 'and' 'and_ln781_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%xor_ln785_31 = xor i1 %select_ln777_8, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 359 'xor' 'xor_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%or_ln785_23 = or i1 %tmp_256, %xor_ln785_31" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 360 'or' 'or_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.97ns)   --->   "%xor_ln785_32 = xor i1 %tmp_251, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 361 'xor' 'xor_ln785_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%and_ln785_8 = and i1 %or_ln785_23, %xor_ln785_32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 362 'and' 'and_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_54 = and i1 %tmp_256, %select_ln416_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 363 'and' 'and_ln786_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%or_ln786_39 = or i1 %and_ln781_23, %and_ln786_54" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 364 'or' 'or_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%xor_ln786_30 = xor i1 %or_ln786_39, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 365 'xor' 'xor_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_55 = and i1 %tmp_251, %xor_ln786_30" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 366 'and' 'and_ln786_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_62 = or i1 %and_ln786_55, %and_ln785_8" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 367 'or' 'or_ln340_62' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.89>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_48)   --->   "%or_ln340_33 = or i1 %and_ln786, %xor_ln785_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 368 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_48)   --->   "%or_ln340_32 = or i1 %or_ln340_33, %and_ln781" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 369 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %add_ln415" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 370 'select' 'select_ln340' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_48)   --->   "%select_ln388 = select i1 %and_ln786_32, i16 -32768, i16 %add_ln415" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 371 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_48 = select i1 %or_ln340_32, i16 %select_ln340, i16 %select_ln388" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 372 'select' 'select_ln340_48' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_49)   --->   "%or_ln340_36 = or i1 %and_ln786_33, %xor_ln785_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 373 'or' 'or_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_49)   --->   "%or_ln340_35 = or i1 %or_ln340_36, %and_ln781_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 374 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_34, i16 32767, i16 %add_ln415_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 375 'select' 'select_ln340_32' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_49)   --->   "%select_ln388_16 = select i1 %and_ln786_34, i16 -32768, i16 %add_ln415_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 376 'select' 'select_ln388_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_49 = select i1 %or_ln340_35, i16 %select_ln340_32, i16 %select_ln388_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 377 'select' 'select_ln340_49' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %select_ln340_48 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 378 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i16 %select_ln340_49 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 379 'sext' 'sext_ln703_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (2.07ns)   --->   "%add_ln1192 = add nsw i17 %sext_ln703, %sext_ln703_79" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 380 'add' 'add_ln1192' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 381 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %select_ln340_49, %select_ln340_48" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 382 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 383 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%xor_ln786_17 = xor i1 %tmp_196, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 384 'xor' 'xor_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%and_ln786_35 = and i1 %tmp_195, %xor_ln786_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 385 'and' 'and_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%xor_ln340 = xor i1 %tmp_195, %tmp_196" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 386 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%xor_ln340_16 = xor i1 %tmp_195, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 387 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%or_ln340_37 = or i1 %tmp_196, %xor_ln340_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 388 'or' 'or_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%select_ln340_33 = select i1 %xor_ln340, i16 32767, i16 %add_ln703" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 389 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_17 = select i1 %and_ln786_35, i16 -32768, i16 %add_ln703" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 390 'select' 'select_ln388_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_50 = select i1 %or_ln340_37, i16 %select_ln340_33, i16 %select_ln388_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 391 'select' 'select_ln340_50' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_51)   --->   "%or_ln340_39 = or i1 %and_ln786_36, %xor_ln785_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 392 'or' 'or_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_51)   --->   "%or_ln340_40 = or i1 %or_ln340_39, %and_ln781_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 393 'or' 'or_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_38, i16 32767, i16 %add_ln415_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 394 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_51)   --->   "%select_ln388_18 = select i1 %and_ln786_37, i16 -32768, i16 %add_ln415_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 395 'select' 'select_ln388_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_51 = select i1 %or_ln340_40, i16 %select_ln340_34, i16 %select_ln388_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 396 'select' 'select_ln340_51' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i16 %select_ln340_50 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 397 'sext' 'sext_ln703_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i16 %select_ln340_51 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 398 'sext' 'sext_ln703_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (2.07ns)   --->   "%add_ln1192_48 = add nsw i17 %sext_ln703_80, %sext_ln703_81" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 399 'add' 'add_ln1192_48' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_48, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 400 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (2.07ns)   --->   "%add_ln703_16 = add i16 %select_ln340_51, %select_ln340_50" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 401 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_16, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 402 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_53)   --->   "%or_ln340_43 = or i1 %and_ln786_39, %xor_ln785_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 403 'or' 'or_ln340_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_53)   --->   "%or_ln340_44 = or i1 %or_ln340_43, %and_ln781_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 404 'or' 'or_ln340_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_42, i16 32767, i16 %add_ln415_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 405 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_53)   --->   "%select_ln388_20 = select i1 %and_ln786_40, i16 -32768, i16 %add_ln415_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 406 'select' 'select_ln388_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_53 = select i1 %or_ln340_44, i16 %select_ln340_36, i16 %select_ln388_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 407 'select' 'select_ln340_53' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_55)   --->   "%or_ln340_47 = or i1 %and_ln786_42, %xor_ln785_24" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 408 'or' 'or_ln340_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_55)   --->   "%or_ln340_48 = or i1 %or_ln340_47, %and_ln781_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 409 'or' 'or_ln340_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_46, i16 32767, i16 %add_ln415_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 410 'select' 'select_ln340_38' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_55)   --->   "%select_ln388_22 = select i1 %and_ln786_43, i16 -32768, i16 %add_ln415_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 411 'select' 'select_ln388_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_55 = select i1 %or_ln340_48, i16 %select_ln340_38, i16 %select_ln388_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 412 'select' 'select_ln340_55' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_57)   --->   "%or_ln340_51 = or i1 %and_ln786_45, %xor_ln785_26" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 413 'or' 'or_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_57)   --->   "%or_ln340_52 = or i1 %or_ln340_51, %and_ln781_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 414 'or' 'or_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_50, i16 32767, i16 %add_ln415_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 415 'select' 'select_ln340_40' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_57)   --->   "%select_ln388_24 = select i1 %and_ln786_46, i16 -32768, i16 %add_ln415_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 416 'select' 'select_ln388_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_57 = select i1 %or_ln340_52, i16 %select_ln340_40, i16 %select_ln388_24" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 417 'select' 'select_ln340_57' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_59)   --->   "%or_ln340_55 = or i1 %and_ln786_48, %xor_ln785_28" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 418 'or' 'or_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_59)   --->   "%or_ln340_56 = or i1 %or_ln340_55, %and_ln781_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 419 'or' 'or_ln340_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_42 = select i1 %or_ln340_54, i16 32767, i16 %add_ln415_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 420 'select' 'select_ln340_42' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_59)   --->   "%select_ln388_26 = select i1 %and_ln786_49, i16 -32768, i16 %add_ln415_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 421 'select' 'select_ln388_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_59 = select i1 %or_ln340_56, i16 %select_ln340_42, i16 %select_ln388_26" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 422 'select' 'select_ln340_59' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_61)   --->   "%or_ln340_59 = or i1 %and_ln786_51, %xor_ln785_30" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 423 'or' 'or_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_61)   --->   "%or_ln340_60 = or i1 %or_ln340_59, %and_ln781_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 424 'or' 'or_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_44 = select i1 %or_ln340_58, i16 32767, i16 %add_ln415_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 425 'select' 'select_ln340_44' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_61)   --->   "%select_ln388_28 = select i1 %and_ln786_52, i16 -32768, i16 %add_ln415_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 426 'select' 'select_ln388_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_61 = select i1 %or_ln340_60, i16 %select_ln340_44, i16 %select_ln388_28" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 427 'select' 'select_ln340_61' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_63)   --->   "%or_ln340_63 = or i1 %and_ln786_54, %xor_ln785_32" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 428 'or' 'or_ln340_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_63)   --->   "%or_ln340_64 = or i1 %or_ln340_63, %and_ln781_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 429 'or' 'or_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_46 = select i1 %or_ln340_62, i16 32767, i16 %add_ln415_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 430 'select' 'select_ln340_46' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_63)   --->   "%select_ln388_30 = select i1 %and_ln786_55, i16 -32768, i16 %add_ln415_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 431 'select' 'select_ln388_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_63 = select i1 %or_ln340_64, i16 %select_ln340_46, i16 %select_ln388_30" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:274]   --->   Operation 432 'select' 'select_ln340_63' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.06>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%xor_ln786_19 = xor i1 %tmp_205, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 433 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%and_ln786_38 = and i1 %tmp_204, %xor_ln786_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 434 'and' 'and_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%xor_ln340_17 = xor i1 %tmp_204, %tmp_205" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 435 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%xor_ln340_18 = xor i1 %tmp_204, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 436 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%or_ln340_41 = or i1 %tmp_205, %xor_ln340_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 437 'or' 'or_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_52)   --->   "%select_ln340_35 = select i1 %xor_ln340_17, i16 32767, i16 %add_ln703_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 438 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_19 = select i1 %and_ln786_38, i16 -32768, i16 %add_ln703_16" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 439 'select' 'select_ln388_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_52 = select i1 %or_ln340_41, i16 %select_ln340_35, i16 %select_ln388_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 440 'select' 'select_ln340_52' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i16 %select_ln340_52 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 441 'sext' 'sext_ln703_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i16 %select_ln340_53 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 442 'sext' 'sext_ln703_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (2.07ns)   --->   "%add_ln1192_49 = add nsw i17 %sext_ln703_82, %sext_ln703_83" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 443 'add' 'add_ln1192_49' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_49, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 444 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (2.07ns)   --->   "%add_ln703_17 = add i16 %select_ln340_53, %select_ln340_52" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 445 'add' 'add_ln703_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_17, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 446 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%xor_ln786_21 = xor i1 %tmp_214, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 447 'xor' 'xor_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%and_ln786_41 = and i1 %tmp_213, %xor_ln786_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 448 'and' 'and_ln786_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_54)   --->   "%xor_ln340_19 = xor i1 %tmp_213, %tmp_214" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 449 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_54)   --->   "%xor_ln340_20 = xor i1 %tmp_213, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 450 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_54)   --->   "%or_ln340_45 = or i1 %tmp_214, %xor_ln340_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 451 'or' 'or_ln340_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_54)   --->   "%select_ln340_37 = select i1 %xor_ln340_19, i16 32767, i16 %add_ln703_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 452 'select' 'select_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_21 = select i1 %and_ln786_41, i16 -32768, i16 %add_ln703_17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 453 'select' 'select_ln388_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_54 = select i1 %or_ln340_45, i16 %select_ln340_37, i16 %select_ln388_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 454 'select' 'select_ln340_54' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i16 %select_ln340_54 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 455 'sext' 'sext_ln703_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i16 %select_ln340_55 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 456 'sext' 'sext_ln703_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (2.07ns)   --->   "%add_ln1192_50 = add nsw i17 %sext_ln703_84, %sext_ln703_85" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 457 'add' 'add_ln1192_50' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_50, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 458 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (2.07ns)   --->   "%add_ln703_18 = add i16 %select_ln340_55, %select_ln340_54" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 459 'add' 'add_ln703_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_18, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 460 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%xor_ln786_23 = xor i1 %tmp_223, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 461 'xor' 'xor_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%and_ln786_44 = and i1 %tmp_222, %xor_ln786_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 462 'and' 'and_ln786_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%xor_ln340_21 = xor i1 %tmp_222, %tmp_223" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 463 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%xor_ln340_22 = xor i1 %tmp_222, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 464 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%or_ln340_49 = or i1 %tmp_223, %xor_ln340_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 465 'or' 'or_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_56)   --->   "%select_ln340_39 = select i1 %xor_ln340_21, i16 32767, i16 %add_ln703_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 466 'select' 'select_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_23 = select i1 %and_ln786_44, i16 -32768, i16 %add_ln703_18" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 467 'select' 'select_ln388_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_56 = select i1 %or_ln340_49, i16 %select_ln340_39, i16 %select_ln388_23" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 468 'select' 'select_ln340_56' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i16 %select_ln340_56 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 469 'sext' 'sext_ln703_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i16 %select_ln340_57 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 470 'sext' 'sext_ln703_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (2.07ns)   --->   "%add_ln1192_51 = add nsw i17 %sext_ln703_86, %sext_ln703_87" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 471 'add' 'add_ln1192_51' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_51, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 472 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (2.07ns)   --->   "%add_ln703_19 = add i16 %select_ln340_57, %select_ln340_56" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 473 'add' 'add_ln703_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_19, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 474 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%xor_ln786_25 = xor i1 %tmp_232, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 475 'xor' 'xor_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%and_ln786_47 = and i1 %tmp_231, %xor_ln786_25" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 476 'and' 'and_ln786_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_58)   --->   "%xor_ln340_23 = xor i1 %tmp_231, %tmp_232" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 477 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_58)   --->   "%xor_ln340_24 = xor i1 %tmp_231, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 478 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_58)   --->   "%or_ln340_53 = or i1 %tmp_232, %xor_ln340_24" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 479 'or' 'or_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_58)   --->   "%select_ln340_41 = select i1 %xor_ln340_23, i16 32767, i16 %add_ln703_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 480 'select' 'select_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_25 = select i1 %and_ln786_47, i16 -32768, i16 %add_ln703_19" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 481 'select' 'select_ln388_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_58 = select i1 %or_ln340_53, i16 %select_ln340_41, i16 %select_ln388_25" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 482 'select' 'select_ln340_58' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i16 %select_ln340_58 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 483 'sext' 'sext_ln703_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i16 %select_ln340_59 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 484 'sext' 'sext_ln703_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (2.07ns)   --->   "%add_ln1192_52 = add nsw i17 %sext_ln703_88, %sext_ln703_89" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 485 'add' 'add_ln1192_52' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_52, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 486 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (2.07ns)   --->   "%add_ln703_20 = add i16 %select_ln340_59, %select_ln340_58" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 487 'add' 'add_ln703_20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_20, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 488 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.06>
ST_6 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%xor_ln786_27 = xor i1 %tmp_241, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 489 'xor' 'xor_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%and_ln786_50 = and i1 %tmp_240, %xor_ln786_27" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 490 'and' 'and_ln786_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%xor_ln340_25 = xor i1 %tmp_240, %tmp_241" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 491 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%xor_ln340_26 = xor i1 %tmp_240, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 492 'xor' 'xor_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%or_ln340_57 = or i1 %tmp_241, %xor_ln340_26" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 493 'or' 'or_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%select_ln340_43 = select i1 %xor_ln340_25, i16 32767, i16 %add_ln703_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 494 'select' 'select_ln340_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_27 = select i1 %and_ln786_50, i16 -32768, i16 %add_ln703_20" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 495 'select' 'select_ln388_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_60 = select i1 %or_ln340_57, i16 %select_ln340_43, i16 %select_ln388_27" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 496 'select' 'select_ln340_60' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i16 %select_ln340_60 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 497 'sext' 'sext_ln703_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i16 %select_ln340_61 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 498 'sext' 'sext_ln703_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (2.07ns)   --->   "%add_ln1192_53 = add nsw i17 %sext_ln703_90, %sext_ln703_91" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 499 'add' 'add_ln1192_53' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_53, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 500 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (2.07ns)   --->   "%add_ln703_21 = add i16 %select_ln340_61, %select_ln340_60" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 501 'add' 'add_ln703_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_21, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 502 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%xor_ln786_29 = xor i1 %tmp_250, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 503 'xor' 'xor_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%and_ln786_53 = and i1 %tmp_249, %xor_ln786_29" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 504 'and' 'and_ln786_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%xor_ln340_27 = xor i1 %tmp_249, %tmp_250" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 505 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%xor_ln340_28 = xor i1 %tmp_249, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 506 'xor' 'xor_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%or_ln340_61 = or i1 %tmp_250, %xor_ln340_28" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 507 'or' 'or_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_62)   --->   "%select_ln340_45 = select i1 %xor_ln340_27, i16 32767, i16 %add_ln703_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 508 'select' 'select_ln340_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_29 = select i1 %and_ln786_53, i16 -32768, i16 %add_ln703_21" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 509 'select' 'select_ln388_29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 510 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_62 = select i1 %or_ln340_61, i16 %select_ln340_45, i16 %select_ln388_29" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 510 'select' 'select_ln340_62' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i16 %select_ln340_62 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 511 'sext' 'sext_ln703_92' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i16 %select_ln340_63 to i17" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 512 'sext' 'sext_ln703_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (2.07ns)   --->   "%add_ln1192_54 = add nsw i17 %sext_ln703_92, %sext_ln703_93" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 513 'add' 'add_ln1192_54' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_54, i32 16)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 514 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (2.07ns)   --->   "%add_ln703_22 = add i16 %select_ln340_63, %select_ln340_62" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 515 'add' 'add_ln703_22' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_22, i32 15)" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 516 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.95>
ST_7 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%xor_ln786_31 = xor i1 %tmp_259, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 517 'xor' 'xor_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%and_ln786_56 = and i1 %tmp_258, %xor_ln786_31" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 518 'and' 'and_ln786_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%xor_ln340_29 = xor i1 %tmp_258, %tmp_259" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 519 'xor' 'xor_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%xor_ln340_30 = xor i1 %tmp_258, true" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 520 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%or_ln340_65 = or i1 %tmp_259, %xor_ln340_30" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 521 'or' 'or_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_64)   --->   "%select_ln340_47 = select i1 %xor_ln340_29, i16 32767, i16 %add_ln703_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 522 'select' 'select_ln340_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_31 = select i1 %and_ln786_56, i16 -32768, i16 %add_ln703_22" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 523 'select' 'select_ln388_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_64 = select i1 %or_ln340_65, i16 %select_ln340_47, i16 %select_ln388_31" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:275]   --->   Operation 524 'select' 'select_ln340_64' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "ret i16 %select_ln340_64" [yolo_conv_fp_2019_64/src/yolo_conv.cpp:278]   --->   Operation 525 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'p_read817' (yolo_conv_fp_2019_64/src/yolo_conv.cpp:263) [19]  (0 ns)
	'mul' operation of DSP[481] ('mul_ln1118_23', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [481]  (6.38 ns)

 <State 2>: 7.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln718', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [44]  (1.49 ns)
	'or' operation ('or_ln412', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [46]  (0 ns)
	'and' operation ('and_ln415', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [48]  (0 ns)
	'add' operation ('add_ln415', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [50]  (2.08 ns)
	'xor' operation ('xor_ln416', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [52]  (0 ns)
	'and' operation ('and_ln416', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [53]  (0.978 ns)
	'select' operation ('select_ln416', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [64]  (0 ns)
	'and' operation ('and_ln786', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [70]  (0.993 ns)
	'or' operation ('or_ln786', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [71]  (0 ns)
	'xor' operation ('xor_ln786', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [72]  (0 ns)
	'and' operation ('and_ln786_32', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [73]  (0.978 ns)
	'or' operation ('or_ln340', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [74]  (0.993 ns)

 <State 3>: 7.89ns
The critical path consists of the following:
	'select' operation ('select_ln340', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [77]  (0.805 ns)
	'select' operation ('select_ln340_48', yolo_conv_fp_2019_64/src/yolo_conv.cpp:274) [79]  (0.978 ns)
	'add' operation ('add_ln703', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [127]  (2.08 ns)
	'select' operation ('select_ln388_17', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [135]  (0.978 ns)
	'select' operation ('select_ln340_50', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [136]  (0.978 ns)
	'add' operation ('add_ln1192_48', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [182]  (2.08 ns)

 <State 4>: 8.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_19', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [186]  (0 ns)
	'and' operation ('and_ln786_38', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [187]  (0 ns)
	'select' operation ('select_ln388_19', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [192]  (0.978 ns)
	'select' operation ('select_ln340_52', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [193]  (0.978 ns)
	'add' operation ('add_ln703_17', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [241]  (2.08 ns)
	'select' operation ('select_ln388_21', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [249]  (0.978 ns)
	'select' operation ('select_ln340_54', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [250]  (0.978 ns)
	'add' operation ('add_ln1192_50', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [296]  (2.08 ns)

 <State 5>: 8.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_23', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [300]  (0 ns)
	'and' operation ('and_ln786_44', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [301]  (0 ns)
	'select' operation ('select_ln388_23', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [306]  (0.978 ns)
	'select' operation ('select_ln340_56', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [307]  (0.978 ns)
	'add' operation ('add_ln703_19', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [355]  (2.08 ns)
	'select' operation ('select_ln388_25', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [363]  (0.978 ns)
	'select' operation ('select_ln340_58', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [364]  (0.978 ns)
	'add' operation ('add_ln1192_52', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [410]  (2.08 ns)

 <State 6>: 8.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_27', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [414]  (0 ns)
	'and' operation ('and_ln786_50', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [415]  (0 ns)
	'select' operation ('select_ln388_27', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [420]  (0.978 ns)
	'select' operation ('select_ln340_60', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [421]  (0.978 ns)
	'add' operation ('add_ln703_21', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [469]  (2.08 ns)
	'select' operation ('select_ln388_29', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [477]  (0.978 ns)
	'select' operation ('select_ln340_62', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [478]  (0.978 ns)
	'add' operation ('add_ln1192_54', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [524]  (2.08 ns)

 <State 7>: 1.96ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_31', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [528]  (0 ns)
	'and' operation ('and_ln786_56', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [529]  (0 ns)
	'select' operation ('select_ln388_31', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [534]  (0.978 ns)
	'select' operation ('select_ln340_64', yolo_conv_fp_2019_64/src/yolo_conv.cpp:275) [535]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
