// Seed: 2727163179
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  inout id_1;
  assign id_4[1'b0] = 1 == id_5;
  assign id_1 = 1;
endmodule
