--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf
-ucf Nexys4_Master.ucf

Design file:              TOP_LEVEL.ncd
Physical constraint file: TOP_LEVEL.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
bctr        |    1.335(R)|      FAST  |    1.627(R)|      SLOW  |clock_BUFGP       |   0.000|
bdwn        |    1.269(R)|      FAST  |    0.663(R)|      SLOW  |clock_BUFGP       |   0.000|
bleft       |    1.336(R)|      SLOW  |    1.356(R)|      SLOW  |clock_BUFGP       |   0.000|
bright      |    1.441(R)|      SLOW  |    1.118(R)|      SLOW  |clock_BUFGP       |   0.000|
bup         |    1.525(R)|      FAST  |    2.098(R)|      SLOW  |clock_BUFGP       |   0.000|
inib        |    1.191(R)|      FAST  |    0.198(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_blue<0> |        14.028(R)|      SLOW  |         4.862(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_blue<1> |        12.966(R)|      SLOW  |         4.371(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_blue<2> |        15.183(R)|      SLOW  |         5.433(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_blue<3> |        14.370(R)|      SLOW  |         5.112(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_green<0>|        14.046(R)|      SLOW  |         4.927(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_green<1>|        13.722(R)|      SLOW  |         4.712(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_green<2>|        14.792(R)|      SLOW  |         5.058(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_green<3>|        13.980(R)|      SLOW  |         4.783(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_hs      |         9.499(R)|      SLOW  |         3.585(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_red<0>  |        12.122(R)|      SLOW  |         4.162(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_red<1>  |        12.866(R)|      SLOW  |         4.470(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_red<2>  |        13.876(R)|      SLOW  |         4.676(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_red<3>  |        14.489(R)|      SLOW  |         4.861(R)|      FAST  |clock_BUFGP       |   0.000|
VGA_vs      |         9.396(R)|      SLOW  |         3.479(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.795|         |         |         |
reset          |    5.243|    8.345|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    0.753|         |
reset          |         |         |    1.193|    1.193|
---------------+---------+---------+---------+---------+


Analysis completed Mon May 02 11:07:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 731 MB



