#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000265c5c3a920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000265c5bfdc20 .scope module, "tb_dmem" "tb_dmem" 3 2;
 .timescale -9 -12;
v00000265c5c9d210_0 .var "addr", 31 0;
v00000265c5c9d620_0 .var "clk", 0 0;
v00000265c5c9d760_0 .var/i "i", 31 0;
v00000265c5c9e200_0 .var "memRead", 0 0;
v00000265c5c9dbc0_0 .var "memWrite", 0 0;
v00000265c5c9de40_0 .net "rdata", 31 0, L_00000265c5bfa890;  1 drivers
v00000265c5c9d800_0 .var "wdata", 31 0;
S_00000265c5bfddb0 .scope module, "dut" "DMem" 3 8, 4 2 0, S_00000265c5bfdc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memRead";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
L_00000265c5bfa890 .functor BUFZ 32, L_00000265c5c9d4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000265c5bfa190_0 .net *"_ivl_0", 31 0, L_00000265c5c9d4e0;  1 drivers
v00000265c5c128d0_0 .net *"_ivl_3", 29 0, L_00000265c5c9d8a0;  1 drivers
v00000265c5c12b30_0 .net "addr", 31 0, v00000265c5c9d210_0;  1 drivers
v00000265c5bfaf00_0 .net "clk", 0 0, v00000265c5c9d620_0;  1 drivers
v00000265c5c3aab0_0 .var/i "i", 31 0;
v00000265c5c39580 .array "mem", 1023 0, 31 0;
v00000265c5c39620_0 .net "memRead", 0 0, v00000265c5c9e200_0;  1 drivers
v00000265c5bfdf40_0 .net "memWrite", 0 0, v00000265c5c9dbc0_0;  1 drivers
v00000265c5bfdfe0_0 .net "rdata", 31 0, L_00000265c5bfa890;  alias, 1 drivers
v00000265c5c45110_0 .net "wdata", 31 0, v00000265c5c9d800_0;  1 drivers
E_00000265c5c39170 .event posedge, v00000265c5bfaf00_0;
L_00000265c5c9d4e0 .array/port v00000265c5c39580, L_00000265c5c9d8a0;
L_00000265c5c9d8a0 .part v00000265c5c9d210_0, 2, 30;
S_00000265c5c451b0 .scope task, "read_word" "read_word" 3 23, 3 23 0, S_00000265c5bfdc20;
 .timescale -9 -12;
v00000265c5c45340_0 .var "a", 31 0;
TD_tb_dmem.read_word ;
    %load/vec4 v00000265c5c45340_0;
    %store/vec4 v00000265c5c9d210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265c5c9e200_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$display", "READ [0x%0h] = 0x%08h", v00000265c5c45340_0, v00000265c5c9de40_0 {0 0 0};
    %end;
S_00000265c5c9cfe0 .scope task, "write_word" "write_word" 3 13, 3 13 0, S_00000265c5bfdc20;
 .timescale -9 -12;
v00000265c5c453e0_0 .var "a", 31 0;
v00000265c5c9d170_0 .var "d", 31 0;
TD_tb_dmem.write_word ;
    %wait E_00000265c5c39170;
    %load/vec4 v00000265c5c453e0_0;
    %store/vec4 v00000265c5c9d210_0, 0, 32;
    %load/vec4 v00000265c5c9d170_0;
    %store/vec4 v00000265c5c9d800_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265c5c9dbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265c5c9e200_0, 0, 1;
    %wait E_00000265c5c39170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265c5c9dbc0_0, 0, 1;
    %end;
    .scope S_00000265c5bfddb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265c5c3aab0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000265c5c3aab0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000265c5c3aab0_0;
    %store/vec4a v00000265c5c39580, 4, 0;
    %load/vec4 v00000265c5c3aab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000265c5c3aab0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000265c5bfddb0;
T_3 ;
    %wait E_00000265c5c39170;
    %load/vec4 v00000265c5bfdf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000265c5c45110_0;
    %load/vec4 v00000265c5c12b30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265c5c39580, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000265c5bfdc20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265c5c9d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265c5c9e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265c5c9dbc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265c5c9d210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265c5c9d800_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_00000265c5bfdc20;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v00000265c5c9d620_0;
    %inv;
    %store/vec4 v00000265c5c9d620_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000265c5bfdc20;
T_6 ;
    %vpi_call/w 3 33 "$display", "=== Teste DMem ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265c5c453e0_0, 0, 32;
    %pushi/vec4 2863315899, 0, 32;
    %store/vec4 v00000265c5c9d170_0, 0, 32;
    %fork TD_tb_dmem.write_word, S_00000265c5c9cfe0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000265c5c453e0_0, 0, 32;
    %pushi/vec4 3435978205, 0, 32;
    %store/vec4 v00000265c5c9d170_0, 0, 32;
    %fork TD_tb_dmem.write_word, S_00000265c5c9cfe0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000265c5c453e0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000265c5c9d170_0, 0, 32;
    %fork TD_tb_dmem.write_word, S_00000265c5c9cfe0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265c5c45340_0, 0, 32;
    %fork TD_tb_dmem.read_word, S_00000265c5c451b0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000265c5c45340_0, 0, 32;
    %fork TD_tb_dmem.read_word, S_00000265c5c451b0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000265c5c45340_0, 0, 32;
    %fork TD_tb_dmem.read_word, S_00000265c5c451b0;
    %join;
    %vpi_call/w 3 45 "$display", "Dump inicial [0..7]:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265c5c9d760_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000265c5c9d760_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000265c5c9d760_0;
    %muli 4, 0, 32;
    %store/vec4 v00000265c5c9d210_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v00000265c5c9d760_0;
    %muli 4, 0, 32;
    %vpi_call/w 3 47 "$display", "DMEM[%0d] = 0x%08h", S<0,vec4,s32>, &A<v00000265c5c39580, v00000265c5c9d760_0 > {1 0 0};
    %load/vec4 v00000265c5c9d760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000265c5c9d760_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_dmem.v";
    ".\src\dmem.v";
