# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Shift_Reg.srcs/sources_1/new/Shift_Reg.vhd" \
"../../../../Shift_Reg.srcs/sim_1/new/test_Shift_Reg.vhd" \

# Do not sort compile order
nosort
