<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class Scheduler: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li><a href="namespaces.html#EC803CF954D1ADA3"><span>namespace mca</span></a></li><li class="is-active"><a aria-current="page5457D17F78E0C79B"><span>class Scheduler</span></a></li></ul></nav><main class="content"><h1>class Scheduler</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class Scheduler : public HardwareUnit { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>Class Scheduler is responsible for issuing instructions to pipeline resources. Internally, it delegates to a ResourceManager the management of processor resources. This class is also responsible for tracking the progress of instructions from the dispatch stage, until the write-back stage.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L70">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:70</a></p><p>Inherits from: <a href="r250414C369B823D9.html">HardwareUnit</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#EC78103D3EB93CD7"><b>Scheduler</b></a>(const llvm::MCSchedModel &amp; Model, llvm::mca::LSUnitBase &amp; Lsu, std::unique_ptr&lt;SchedulerStrategy&gt; SelectStrategy)</li><li class="is-family-code">public  <a href="#F6BD59D63817F717"><b>Scheduler</b></a>(std::unique_ptr&lt;ResourceManager&gt; RM, llvm::mca::LSUnitBase &amp; Lsu, std::unique_ptr&lt;SchedulerStrategy&gt; SelectStrategy)</li><li class="is-family-code">public  <a href="#FA84286E3C2D8BBB"><b>Scheduler</b></a>(const llvm::MCSchedModel &amp; Model, llvm::mca::LSUnitBase &amp; Lsu)</li><li class="is-family-code">public void  <a href="#57DDBC94023B85B2"><b>analyzeDataDependencies</b></a>(SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; RegDeps, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; MemDeps)</li><li class="is-family-code">public uint64_t  <a href="#C94003A7F1849F41"><b>analyzeResourcePressure</b></a>(SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Insts)</li><li class="is-family-code">public void  <a href="#C1E1BF87C99624E4"><b>cycleEvent</b></a>(SmallVectorImpl&lt;llvm::mca::ResourceRef&gt; &amp; Freed, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Executed, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Pending, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Ready)</li><li class="is-family-code">public bool  <a href="#49E85F91FF43FAC2"><b>dispatch</b></a>(llvm::mca::InstRef &amp; IR)</li><li class="is-family-code">public void  <a href="#D7226A2A820048EC"><b>dump</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#1D2984C479BB1975"><b>getResourceID</b></a>(uint64_t Mask) const</li><li class="is-family-code">public bool  <a href="#DFE54F7EFE636FD5"><b>hadTokenStall</b></a>() const</li><li class="is-family-code">public llvm::mca::Scheduler::Status  <a href="#8C1B4155ED1F3A72"><b>isAvailable</b></a>(const llvm::mca::InstRef &amp; IR)</li><li class="is-family-code">public bool  <a href="#A06A5D9ED3460AA9"><b>isReadySetEmpty</b></a>() const</li><li class="is-family-code">public bool  <a href="#34C75188FC6DD79B"><b>isWaitSetEmpty</b></a>() const</li><li class="is-family-code">public void  <a href="#951524BA1829BEF8"><b>issueInstruction</b></a>(llvm::mca::InstRef &amp; IR, SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt;&gt; &amp; Used, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Pending, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Ready)</li><li class="is-family-code">public bool  <a href="#70D6B26690F2685C"><b>mustIssueImmediately</b></a>(const llvm::mca::InstRef &amp; IR) const</li><li class="is-family-code">public void  <a href="#F3AA817121B38055"><b>sanityCheck</b></a>(const llvm::mca::InstRef &amp; IR) const</li><li class="is-family-code">public llvm::mca::InstRef  <a href="#5C5DDAD7A019EB24"><b>select</b></a>()</li></ul><p>Inherited from <a href="r250414C369B823D9.html">HardwareUnit</a>:</p><ul></ul><h2>Methods</h2><h3 id="EC78103D3EB93CD7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EC78103D3EB93CD7">¶</a><code class="hdoc-function-code language-cpp">Scheduler(const <a href="rAF8698858E59FDB0.html">llvm::MCSchedModel</a>&amp; Model,
          <a href="r6EEC9808288CBE32.html">llvm::mca::LSUnitBase</a>&amp; Lsu,
          <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;SchedulerStrategy&gt;
              SelectStrategy)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L160">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:160</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rAF8698858E59FDB0.html">llvm::MCSchedModel</a>&amp;<b> Model</b></dt><dt class="is-family-code"><a href="r6EEC9808288CBE32.html">llvm::mca::LSUnitBase</a>&amp;<b> Lsu</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;SchedulerStrategy&gt;<b> SelectStrategy</b></dt></dl><h3 id="F6BD59D63817F717"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F6BD59D63817F717">¶</a><code class="hdoc-function-code language-cpp">Scheduler(<a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;ResourceManager&gt; RM,
          <a href="r6EEC9808288CBE32.html">llvm::mca::LSUnitBase</a>&amp; Lsu,
          <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;SchedulerStrategy&gt;
              SelectStrategy)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L165">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:165</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;ResourceManager&gt;<b> RM</b></dt><dt class="is-family-code"><a href="r6EEC9808288CBE32.html">llvm::mca::LSUnitBase</a>&amp;<b> Lsu</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;SchedulerStrategy&gt;<b> SelectStrategy</b></dt></dl><h3 id="FA84286E3C2D8BBB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FA84286E3C2D8BBB">¶</a><code class="hdoc-function-code language-cpp">Scheduler(const <a href="rAF8698858E59FDB0.html">llvm::MCSchedModel</a>&amp; Model,
          <a href="r6EEC9808288CBE32.html">llvm::mca::LSUnitBase</a>&amp; Lsu)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L157">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:157</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rAF8698858E59FDB0.html">llvm::MCSchedModel</a>&amp;<b> Model</b></dt><dt class="is-family-code"><a href="r6EEC9808288CBE32.html">llvm::mca::LSUnitBase</a>&amp;<b> Lsu</b></dt></dl><h3 id="57DDBC94023B85B2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57DDBC94023B85B2">¶</a><code class="hdoc-function-code language-cpp">void analyzeDataDependencies(
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; RegDeps,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; MemDeps)</code></pre></h3><h4>Description</h4><p>This method is called by the ExecuteStage at the end of each cycle to identify bottlenecks caused by data dependencies. Vector RegDeps is populated by instructions that were not issued because of unsolved register dependencies.  Vector MemDeps is populated by instructions that were not issued because of unsolved memory dependencies.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L251">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:251</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> RegDeps</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> MemDeps</b></dt></dl><h3 id="C94003A7F1849F41"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C94003A7F1849F41">¶</a><code class="hdoc-function-code language-cpp">uint64_t analyzeResourcePressure(
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; Insts)</code></pre></h3><h4>Description</h4><p>Returns a mask of busy resources, and populates vector Insts with instructions that could not be issued to the underlying pipelines because not all pipeline resources were available.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L257">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:257</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> Insts</b></dt></dl><h3 id="C1E1BF87C99624E4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C1E1BF87C99624E4">¶</a><code class="hdoc-function-code language-cpp">void cycleEvent(
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::ResourceRef&gt;&amp;
        Freed,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; Executed,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; Pending,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; Ready)</code></pre></h3><h4>Description</h4><p>This routine notifies the Scheduler that a new cycle just started. It notifies the underlying ResourceManager that a new cycle just started. Vector `Freed` is populated with resourceRef related to resources that have changed in state, and that are now available to new instructions. Instructions executed are added to vector Executed, while vector Ready is populated with instructions that have become ready in this new cycle. Vector Pending is popluated by instructions that have transitioned through the pending stat during this cycle. The Pending and Ready sets may not be disjoint. An instruction is allowed to transition from the WAIT state to the READY state (going through the PENDING state) within a single cycle. That means, instructions may appear in both the Pending and Ready set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L225">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:225</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::ResourceRef&gt;&amp;<b> Freed</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> Executed</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> Pending</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> Ready</b></dt></dl><h3 id="49E85F91FF43FAC2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#49E85F91FF43FAC2">¶</a><code class="hdoc-function-code language-cpp">bool dispatch(<a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp; IR)</code></pre></h3><h4>Description</h4><p>Reserves buffer and LSUnit queue resources that are necessary to issue this instruction. Returns true if instruction IR is ready to be issued to the underlying pipelines. Note that this operation cannot fail; it assumes that a previous call to method `isAvailable(IR)` returned `SC_AVAILABLE`. If IR is a memory operation, then the Scheduler queries the LS unit to obtain a LS token. An LS token is used internally to track memory dependencies.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L198">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:198</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp;<b> IR</b></dt></dl><h3 id="D7226A2A820048EC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D7226A2A820048EC">¶</a><code class="hdoc-function-code language-cpp">void dump() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L265">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:265</a></p><h3 id="1D2984C479BB1975"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1D2984C479BB1975">¶</a><code class="hdoc-function-code language-cpp">unsigned int getResourceID(uint64_t Mask) const</code></pre></h3><h4>Description</h4><p>Convert a resource mask into a valid llvm processor resource identifier. Only the most significant bit of the Mask is used by this method to identify the processor resource.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L234">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:234</a></p><h4>Parameters</h4><dl><dt class="is-family-code">uint64_t<b> Mask</b></dt></dl><h3 id="DFE54F7EFE636FD5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DFE54F7EFE636FD5">¶</a><code class="hdoc-function-code language-cpp">bool hadTokenStall() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L261">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:261</a></p><h3 id="8C1B4155ED1F3A72"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8C1B4155ED1F3A72">¶</a><code class="hdoc-function-code language-cpp">llvm::mca::Scheduler::Status isAvailable(
    const <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp; IR)</code></pre></h3><h4>Description</h4><p>Check if the instruction in &apos;IR&apos; can be dispatched during this cycle. Return SC_AVAILABLE if both scheduler and LS resources are available. This method is also responsible for setting field HadTokenStall if IR cannot be dispatched to the Scheduler due to unavailable resources.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L186">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:186</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp;<b> IR</b></dt></dl><h3 id="A06A5D9ED3460AA9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A06A5D9ED3460AA9">¶</a><code class="hdoc-function-code language-cpp">bool isReadySetEmpty() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L243">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:243</a></p><h3 id="34C75188FC6DD79B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#34C75188FC6DD79B">¶</a><code class="hdoc-function-code language-cpp">bool isWaitSetEmpty() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L244">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:244</a></p><h3 id="951524BA1829BEF8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#951524BA1829BEF8">¶</a><code class="hdoc-function-code language-cpp">void issueInstruction(
    <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp; IR,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;
        std::pair&lt;ResourceRef, ResourceCycles&gt;&gt;&amp;
        Used,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; Pending,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp; Ready)</code></pre></h3><h4>Description</h4><p>Issue an instruction and populates a vector of used pipeline resources, and a vector of instructions that transitioned to the ready state as a result of this event.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L203">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:203</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp;<b> IR</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;
    std::pair&lt;ResourceRef, ResourceCycles&gt;&gt;&amp;<b> Used</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> Pending</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::mca::InstRef&gt;&amp;<b> Ready</b></dt></dl><h3 id="70D6B26690F2685C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#70D6B26690F2685C">¶</a><code class="hdoc-function-code language-cpp">bool mustIssueImmediately(
    const <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp; IR) const</code></pre></h3><h4>Description</h4><p>Returns true if IR has to be issued immediately, or if IR is a zero latency instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L211">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:211</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp;<b> IR</b></dt></dl><h3 id="F3AA817121B38055"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F3AA817121B38055">¶</a><code class="hdoc-function-code language-cpp">void sanityCheck(
    const <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp; IR) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L269">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:269</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a>&amp;<b> IR</b></dt></dl><h3 id="5C5DDAD7A019EB24"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C5DDAD7A019EB24">¶</a><code class="hdoc-function-code language-cpp"><a href="r9D24E7ED0C0C7942.html">llvm::mca::InstRef</a> select()</code></pre></h3><h4>Description</h4><p>Select the next instruction to issue from the ReadySet. Returns an invalid instruction reference if there are no ready instructions, or if processor resources are not available.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h#L241">llvm/include/llvm/MCA/HardwareUnits/Scheduler.h:241</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>