dt_l1_msualg_1
dt_l5_struct_0
dt_l3_msualg_1
dt_u3_msualg_1
fc1_msualg_1
fc2_struct_0
d2_partfun1
t2_subset
dt_m1_msafree
redefinition_r8_pboole
dt_m1_msualg_2
dt_k12_msualg_2
d4_msafree
abstractness_v3_msualg_1
dt_k5_facirc_1
t5_msualg_2
d9_msualg_2
existence_m1_msafree
t21_msualg_2
d18_pboole
dt_m3_pboole
dt_k5_autalg_1
reflexivity_r2_pboole
t9_msualg_2
dt_k2_msualg_3
d3_msualg_4
cc1_msualg_1
redefinition_k1_relset_1
dt_k4_endalg
t8_msualg_2
t18_msafree
rc6_msualg_1
redefinition_r6_msualg_3
d11_msualg_3
dt_k3_msualg_3
t15_msualg_3
d9_facirc_1
dt_o_0_0_xboole_0
d2_xboole_0
t3_subset
t11_msualg_3
t12_msualg_3
d11_msualg_6
dt_k6_msualg_6
rc2_msualg_6
cc4_msualg_6
rc3_msualg_4
t27_msualg_6
cc2_msualg_6
cc3_msualg_6
rc2_msualg_4
reflexivity_r8_pboole
dt_k13_msualg_4
redefinition_k2_msualg_4
cc1_msualg_5
fc3_msualg_4
free_g3_msualg_1
fc6_msualg_2
dt_u4_msualg_1
d17_msualg_2
t7_msualg_2
t29_msualg_6
d3_tarski
t3_msualg_4
t16_msualg_5
dt_k15_msualg_4
cc10_card_3
fc4_card_3
cc8_funct_1
dt_k3_msualg_4
t18_msualg_5
d9_msualg_6
t15_msualg_5
d6_msualg_5
dt_k17_msualg_4
t17_msualg_5
t16_msualg_3
d5_autalg_1
d8_facirc_1
cc7_ordinal1
redefinition_k6_numbers
t9_msualg_3
d4_endalg
d6_msualg_4
d5_msualg_4
d14_msualg_4
d10_msualg_2
dt_k4_msualg_4
cc1_funct_1
dt_k5_msualg_1
cc8_funct_2
cc2_msualg_1
dt_k3_msualg_1
dt_k4_msualg_1
t4_subset
d8_msualg_6
rc1_msualg_6
d18_msualg_4
dt_k6_msualg_4
t22_pboole
commutativity_k2_pboole
redefinition_r6_pboole
dt_k2_pboole
t6_msafree2
t36_msualg_2
t35_msualg_2
existence_m2_msualg_6
cc1_msualg_6
t2_msualg_4
t17_msualg_3
t14_msualg_3
dt_m2_pboole
t18_msualg_3
dt_k4_msualg_3
rc3_msualg_2
cc14_card_3
t3_circuit1
cc13_card_3
l37_msualg_3
dt_k12_msualg_4
d5_card_3
t4_circuit1
fc5_card_3
dt_k14_msualg_4
s1_msualg_6__e4_41_1__msualg_6
rc1_msafree
dt_k6_circuit2
rc1_extens_1
t16_msualg_6
s2_msualg_6__e1_52__msualg_6
t18_facirc_1
dt_k2_msualg_4
d8_msafree2
l34_msualg_3
t17_facirc_1
t13_facirc_1
fc1_nat_1
t24_autalg_1
existence_m1_msafree2
fc1_circuit1
dt_k18_msafree
t11_facirc_1
fc1_xboole_0
d16_msualg_4
t7_endalg
d15_msualg_4
l14_msualg_2
l24_msualg_2
t13_msualg_2
t3_msafree
t38_msualg_2
t6_boole
rc1_xboole_0
t1_msualg_1
rc2_subset_1
t8_boole
rc3_msafree2
cc1_circuit1
l2_subset_1
t7_boole
t5_subset
t21_autalg_1
t23_autalg_1
fc2_pboole
d8_pboole
t3_xboole_0
dt_m4_msaterm
t30_msaterm
d8_msaterm
t6_endalg
rc2_msafree1
l39_msualg_6
redefinition_k1_msualg_4
d2_msualg_4
t1_msualg_4
dt_k1_msualg_4
cc3_circcomb
fc1_msualg_3
dt_m1_msualg_6
cc2_circuit1
d6_circuit2
t33_msualg_2
t10_msualg_3
fc10_msualg_2
cc2_msafree2
t12_circuit2
t12_msualg_2
d4_msualg_4
t9_msafree2
dt_k7_msualg_4
dt_k6_msafree2
d10_msualg_3