/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/logger.pp.0.cpp:40662:5: warning: Added loop label VITIS_LOOP_60_1:   [xilinx-label-all-loops]
    for (size_t i = 0; i < count; i++) {
    ^~~
    VITIS_LOOP_60_1: 
/home-ssd/teodoro/Github/work0/NNtwoFPGA_ROBERTO/NN2FPGA/work/project_yolo_U280_20240928/yolo_U280_ip/solution_nopack/.autopilot/db/logger.pp.0.cpp:40662:5: note: FIX-IT applied suggested code changes
