0.7
2020.2
Oct 13 2023
20:21:30
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.gen/sources_1/ip/ILA_REG/sim/ILA_REG.v,1747390173,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/SPIC.v,,ILA_REG,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.gen/sources_1/ip/ILA_SPIC/sim/ILA_SPIC.v,1747390173,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.gen/sources_1/ip/ILA_REG/sim/ILA_REG.v,,ILA_SPIC,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sim_1/new/tb_riscv.sv,1747202025,systemVerilog,,,,tb_riscv,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/SPIC.v,1747405808,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/alu.v,,SPIC_Pipeline,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/alu.v,1747202025,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/control_unit.v,,alu,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/control_unit.v,1747202025,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/forwarding_unit.v,,control_unit,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/forwarding_unit.v,1747202025,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/hazard_detectioin_unit.v,,forwarding_unit,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/hazard_detectioin_unit.v,1747202025,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/immediate_gen.v,,hazard_detection_unit,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/immediate_gen.v,1747202025,verilog,,/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/register_file.v,,immediate_gen,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
/home/mingzhenjia/Complex-CPU-Design-Based-on-RISC-V/digital_twin/digital_twin.srcs/sources_1/new/register_file.v,1747390173,verilog,,,,register_file,,uvm,../../../../digital_twin.ip_user_files/ipstatic,,,,,
