// Seed: 4220974584
module module_0 (
    output tri  id_0,
    output wor  id_1,
    input  tri1 id_2
);
  assign id_1 = id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input uwire id_4
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 'b0;
  wire id_8 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_5
  );
endmodule
