
ubuntu-preinstalled/lz4:     file format elf32-littlearm


Disassembly of section .init:

00000cec <.init>:
 cec:	push	{r3, lr}
 cf0:	bl	2978 <__assert_fail@plt+0x19b4>
 cf4:	pop	{r3, pc}

Disassembly of section .plt:

00000cf8 <calloc@plt-0x14>:
 cf8:	push	{lr}		; (str lr, [sp, #-4]!)
 cfc:	ldr	lr, [pc, #4]	; d08 <calloc@plt-0x4>
 d00:	add	lr, pc, lr
 d04:	ldr	pc, [lr, #8]!
 d08:	ldrdeq	lr, [r2], -r8

00000d0c <calloc@plt>:
 d0c:			; <UNDEFINED> instruction: 0xe7fd4778
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #188416	; 0x2e000
 d18:	ldr	pc, [ip, #468]!	; 0x1d4

00000d1c <raise@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #188416	; 0x2e000
 d24:	ldr	pc, [ip, #460]!	; 0x1cc

00000d28 <strcmp@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #188416	; 0x2e000
 d30:	ldr	pc, [ip, #452]!	; 0x1c4

00000d34 <__cxa_finalize@plt>:
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #188416	; 0x2e000
 d3c:	ldr	pc, [ip, #444]!	; 0x1bc

00000d40 <fflush@plt>:
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #188416	; 0x2e000
 d48:	ldr	pc, [ip, #436]!	; 0x1b4

00000d4c <memmove@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #188416	; 0x2e000
 d54:	ldr	pc, [ip, #428]!	; 0x1ac

00000d58 <free@plt>:
 d58:			; <UNDEFINED> instruction: 0xe7fd4778
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #188416	; 0x2e000
 d64:	ldr	pc, [ip, #416]!	; 0x1a0

00000d68 <nanosleep@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #188416	; 0x2e000
 d70:	ldr	pc, [ip, #408]!	; 0x198

00000d74 <ferror@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #188416	; 0x2e000
 d7c:	ldr	pc, [ip, #400]!	; 0x190

00000d80 <clock_gettime@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #188416	; 0x2e000
 d88:	ldr	pc, [ip, #392]!	; 0x188

00000d8c <memcpy@plt>:
 d8c:			; <UNDEFINED> instruction: 0xe7fd4778
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #188416	; 0x2e000
 d98:	ldr	pc, [ip, #380]!	; 0x17c

00000d9c <time@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #188416	; 0x2e000
 da4:	ldr	pc, [ip, #372]!	; 0x174

00000da8 <ftell@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #188416	; 0x2e000
 db0:	ldr	pc, [ip, #364]!	; 0x16c

00000db4 <sleep@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #188416	; 0x2e000
 dbc:	ldr	pc, [ip, #356]!	; 0x164

00000dc0 <__stack_chk_fail@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #188416	; 0x2e000
 dc8:	ldr	pc, [ip, #348]!	; 0x15c

00000dcc <realloc@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #188416	; 0x2e000
 dd4:	ldr	pc, [ip, #340]!	; 0x154

00000dd8 <perror@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #188416	; 0x2e000
 de0:	ldr	pc, [ip, #332]!	; 0x14c

00000de4 <fwrite@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #188416	; 0x2e000
 dec:	ldr	pc, [ip, #324]!	; 0x144

00000df0 <strcat@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #188416	; 0x2e000
 df8:	ldr	pc, [ip, #316]!	; 0x13c

00000dfc <strcpy@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #188416	; 0x2e000
 e04:	ldr	pc, [ip, #308]!	; 0x134

00000e08 <fread@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #188416	; 0x2e000
 e10:	ldr	pc, [ip, #300]!	; 0x12c

00000e14 <opendir@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #188416	; 0x2e000
 e1c:	ldr	pc, [ip, #292]!	; 0x124

00000e20 <setpriority@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #188416	; 0x2e000
 e28:	ldr	pc, [ip, #284]!	; 0x11c

00000e2c <malloc@plt>:
 e2c:			; <UNDEFINED> instruction: 0xe7fd4778
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #188416	; 0x2e000
 e38:	ldr	pc, [ip, #272]!	; 0x110

00000e3c <__libc_start_main@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #188416	; 0x2e000
 e44:	ldr	pc, [ip, #264]!	; 0x108

00000e48 <strerror@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #188416	; 0x2e000
 e50:	ldr	pc, [ip, #256]!	; 0x100

00000e54 <__gmon_start__@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #188416	; 0x2e000
 e5c:	ldr	pc, [ip, #248]!	; 0xf8

00000e60 <clock@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #188416	; 0x2e000
 e68:	ldr	pc, [ip, #240]!	; 0xf0

00000e6c <exit@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #188416	; 0x2e000
 e74:	ldr	pc, [ip, #232]!	; 0xe8

00000e78 <feof@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #188416	; 0x2e000
 e80:	ldr	pc, [ip, #224]!	; 0xe0

00000e84 <strlen@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #188416	; 0x2e000
 e8c:	ldr	pc, [ip, #216]!	; 0xd8

00000e90 <chown@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #188416	; 0x2e000
 e98:	ldr	pc, [ip, #208]!	; 0xd0

00000e9c <__errno_location@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #188416	; 0x2e000
 ea4:	ldr	pc, [ip, #200]!	; 0xc8

00000ea8 <__sprintf_chk@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #188416	; 0x2e000
 eb0:	ldr	pc, [ip, #192]!	; 0xc0

00000eb4 <memset@plt>:
 eb4:			; <UNDEFINED> instruction: 0xe7fd4778
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #188416	; 0x2e000
 ec0:	ldr	pc, [ip, #180]!	; 0xb4

00000ec4 <strncpy@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #188416	; 0x2e000
 ecc:	ldr	pc, [ip, #172]!	; 0xac

00000ed0 <fileno@plt>:
 ed0:	add	ip, pc, #0, 12
 ed4:	add	ip, ip, #188416	; 0x2e000
 ed8:	ldr	pc, [ip, #164]!	; 0xa4

00000edc <__fprintf_chk@plt>:
 edc:			; <UNDEFINED> instruction: 0xe7fd4778
 ee0:	add	ip, pc, #0, 12
 ee4:	add	ip, ip, #188416	; 0x2e000
 ee8:	ldr	pc, [ip, #152]!	; 0x98

00000eec <fclose@plt>:
 eec:	add	ip, pc, #0, 12
 ef0:	add	ip, ip, #188416	; 0x2e000
 ef4:	ldr	pc, [ip, #144]!	; 0x90

00000ef8 <fseeko64@plt>:
 ef8:	add	ip, pc, #0, 12
 efc:	add	ip, ip, #188416	; 0x2e000
 f00:	ldr	pc, [ip, #136]!	; 0x88

00000f04 <__fread_chk@plt>:
 f04:	add	ip, pc, #0, 12
 f08:	add	ip, ip, #188416	; 0x2e000
 f0c:	ldr	pc, [ip, #128]!	; 0x80

00000f10 <strrchr@plt>:
 f10:	add	ip, pc, #0, 12
 f14:	add	ip, ip, #188416	; 0x2e000
 f18:	ldr	pc, [ip, #120]!	; 0x78

00000f1c <utime@plt>:
 f1c:	add	ip, pc, #0, 12
 f20:	add	ip, ip, #188416	; 0x2e000
 f24:	ldr	pc, [ip, #112]!	; 0x70

00000f28 <fputc@plt>:
 f28:	add	ip, pc, #0, 12
 f2c:	add	ip, ip, #188416	; 0x2e000
 f30:	ldr	pc, [ip, #104]!	; 0x68

00000f34 <readdir64@plt>:
 f34:	add	ip, pc, #0, 12
 f38:	add	ip, ip, #188416	; 0x2e000
 f3c:	ldr	pc, [ip, #96]!	; 0x60

00000f40 <remove@plt>:
 f40:	add	ip, pc, #0, 12
 f44:	add	ip, ip, #188416	; 0x2e000
 f48:	ldr	pc, [ip, #88]!	; 0x58

00000f4c <fopen64@plt>:
 f4c:	add	ip, pc, #0, 12
 f50:	add	ip, ip, #188416	; 0x2e000
 f54:	ldr	pc, [ip, #80]!	; 0x50

00000f58 <chmod@plt>:
 f58:	add	ip, pc, #0, 12
 f5c:	add	ip, ip, #188416	; 0x2e000
 f60:	ldr	pc, [ip, #72]!	; 0x48

00000f64 <fseek@plt>:
 f64:	add	ip, pc, #0, 12
 f68:	add	ip, ip, #188416	; 0x2e000
 f6c:	ldr	pc, [ip, #64]!	; 0x40

00000f70 <__xstat64@plt>:
 f70:	add	ip, pc, #0, 12
 f74:	add	ip, ip, #188416	; 0x2e000
 f78:	ldr	pc, [ip, #56]!	; 0x38

00000f7c <isatty@plt>:
 f7c:	add	ip, pc, #0, 12
 f80:	add	ip, ip, #188416	; 0x2e000
 f84:	ldr	pc, [ip, #48]!	; 0x30

00000f88 <strncmp@plt>:
 f88:	add	ip, pc, #0, 12
 f8c:	add	ip, ip, #188416	; 0x2e000
 f90:	ldr	pc, [ip, #40]!	; 0x28

00000f94 <abort@plt>:
 f94:	add	ip, pc, #0, 12
 f98:	add	ip, ip, #188416	; 0x2e000
 f9c:	ldr	pc, [ip, #32]!

00000fa0 <getc@plt>:
 fa0:	add	ip, pc, #0, 12
 fa4:	add	ip, ip, #188416	; 0x2e000
 fa8:	ldr	pc, [ip, #24]!

00000fac <closedir@plt>:
 fac:	add	ip, pc, #0, 12
 fb0:	add	ip, ip, #188416	; 0x2e000
 fb4:	ldr	pc, [ip, #16]!

00000fb8 <__snprintf_chk@plt>:
 fb8:	add	ip, pc, #0, 12
 fbc:	add	ip, ip, #188416	; 0x2e000
 fc0:	ldr	pc, [ip, #8]!

00000fc4 <__assert_fail@plt>:
 fc4:	add	ip, pc, #0, 12
 fc8:	add	ip, ip, #188416	; 0x2e000
 fcc:	ldr	pc, [ip, #0]!

Disassembly of section .text:

00000fd0 <.text>:
     fd0:	svcmi	0x00f0e92d
     fd4:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     fd8:	tstcs	r4, r4, lsl #22
     fdc:	bcs	ff83f360 <g_benchSeparately@@Base+0xff81032c>
     fe0:			; <UNDEFINED> instruction: 0xf8df4682
     fe4:	ldrbtmi	r3, [sl], #-2784	; 0xfffff520
     fe8:	ldmpl	r3, {r0, r1, r3, r4, r5, r7, ip, sp, pc}^
     fec:	teqls	r9, #1769472	; 0x1b0000
     ff0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     ff4:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ff8:			; <UNDEFINED> instruction: 0xf0189007
     ffc:			; <UNDEFINED> instruction: 0xf8dffc31
    1000:			; <UNDEFINED> instruction: 0xf8df2ac8
    1004:	ldrbtmi	r1, [sl], #-2760	; 0xfffff538
    1008:	bcc	ff13f38c <g_benchSeparately@@Base+0xff110358>
    100c:	tstls	r9, r9, ror r4
    1010:			; <UNDEFINED> instruction: 0x4604447b
    1014:	beq	fe43c83c <g_benchSeparately@@Base+0xfe40d808>
    1018:	muleq	r3, r2, r8
    101c:			; <UNDEFINED> instruction: 0xf88d9035
    1020:	ldm	r3, {r3, r4, r6, r7, ip}
    1024:	eorsls	r0, r7, r3
    1028:			; <UNDEFINED> instruction: 0xf88d4620
    102c:	smlattcs	r7, r0, r0, r1
    1030:	ldc2l	0, cr15, [lr], #-96	; 0xffffffa0
    1034:			; <UNDEFINED> instruction: 0x212f683b
    1038:	bcc	43c860 <g_benchSeparately@@Base+0x40d82c>
    103c:	ldrmi	r4, [r8], -r6, lsl #12
    1040:	svc	0x0066f7ff
    1044:	stfnep	f3, [r3], {16}
    1048:	bcc	43c870 <g_benchSeparately@@Base+0x40d83c>
    104c:	beq	43c8b4 <g_benchSeparately@@Base+0x40d880>
    1050:			; <UNDEFINED> instruction: 0xf7ff215c
    1054:	tstlt	r0, lr, asr pc
    1058:	cdp	12, 0, cr1, cr8, cr3, {2}
    105c:	blls	1cf8a4 <g_benchSeparately@@Base+0x1a0870>
    1060:			; <UNDEFINED> instruction: 0xf0012b00
    1064:	blls	1e1da0 <g_benchSeparately@@Base+0x1b2d6c>
    1068:			; <UNDEFINED> instruction: 0xf8df2100
    106c:	vnmla.f32	s8, s16, s17
    1070:	ldrbtmi	r0, [ip], #-2704	; 0xfffff570
    1074:			; <UNDEFINED> instruction: 0xf018601c
    1078:			; <UNDEFINED> instruction: 0xf8dffc4f
    107c:			; <UNDEFINED> instruction: 0xee181a5c
    1080:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    1084:	mrrc2	0, 1, pc, lr, cr5	; <UNPREDICTABLE>
    1088:	stmdacs	r0, {r2, r3, ip, pc}
    108c:	msrhi	SPSR_, #64	; 0x40
    1090:	movwls	r9, #27404	; 0x6b0c
    1094:			; <UNDEFINED> instruction: 0xf8df9308
    1098:	vnmla.f32	s2, s16, s8
    109c:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    10a0:	mrrc2	0, 1, pc, r0, cr5	; <UNPREDICTABLE>
    10a4:			; <UNDEFINED> instruction: 0xf8df9b08
    10a8:	ldrbtmi	r1, [r9], #-2616	; 0xfffff5c8
    10ac:	cdp	8, 1, cr2, cr8, cr0, {0}
    10b0:	svclt	0x00180a10
    10b4:	movwls	r2, #33538	; 0x8302
    10b8:	mcrr2	0, 1, pc, r4, cr5	; <UNPREDICTABLE>
    10bc:			; <UNDEFINED> instruction: 0xf0402800
    10c0:			; <UNDEFINED> instruction: 0xf1ba82bb
    10c4:	vpmax.f32	d16, d1, d1
    10c8:			; <UNDEFINED> instruction: 0xf8df81fd
    10cc:	andcs	r3, r0, #24, 20	; 0x18000
    10d0:	ldrmi	r9, [r0], ip, lsl #26
    10d4:	bne	43f458 <g_benchSeparately@@Base+0x410424>
    10d8:			; <UNDEFINED> instruction: 0x4693447b
    10dc:	ldrbtmi	r4, [r9], #-1681	; 0xfffff96f
    10e0:	strcs	r3, [r1], #-776	; 0xfffffcf8
    10e4:	andls	r9, pc, #1073741829	; 0x40000005
    10e8:	mvnseq	pc, sp, asr #12
    10ec:			; <UNDEFINED> instruction: 0xf6cf9314
    10f0:	strls	r7, [sp], #-511	; 0xfffffe01
    10f4:	andls	r9, lr, #-1073741820	; 0xc0000004
    10f8:	andsls	r9, r0, #1342177280	; 0x50000000
    10fc:			; <UNDEFINED> instruction: 0xf857960b
    1100:	tstls	sl, #36	; 0x24
    1104:			; <UNDEFINED> instruction: 0xf1bbb1c3
    1108:	tstle	r3, r0, lsl #30
    110c:	bcs	b5f17c <g_benchSeparately@@Base+0xb30148>
    1110:	addshi	pc, r4, r0
    1114:			; <UNDEFINED> instruction: 0xf0402d00
    1118:	bls	161390 <g_benchSeparately@@Base+0x13235c>
    111c:			; <UNDEFINED> instruction: 0xf0002a00
    1120:	bls	1a13d0 <g_benchSeparately@@Base+0x17239c>
    1124:			; <UNDEFINED> instruction: 0xf0002a00
    1128:			; <UNDEFINED> instruction: 0xf8df80a8
    112c:	ldrbtmi	r2, [sl], #-2496	; 0xfffff640
    1130:	bcs	1b180 <__assert_fail@plt+0x1a1bc>
    1134:	addshi	pc, r3, r0, asr #32
    1138:	strmi	r3, [r2, #1025]!	; 0x401
    113c:	mcrls	12, 0, sp, cr11, cr15, {6}
    1140:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1144:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1148:	vqdmulh.s<illegal width 8>	d2, d0, d2
    114c:			; <UNDEFINED> instruction: 0xf8df8324
    1150:	blls	2137e8 <g_benchSeparately@@Base+0x1e47b4>
    1154:	blcs	11234c <g_benchSeparately@@Base+0xe3318>
    1158:	blcs	70dc0 <g_benchSeparately@@Base+0x41d8c>
    115c:	svclt	0x000c6823
    1160:	strcs	r2, [r0, -r1, lsl #14]
    1164:	vqdmulh.s<illegal width 8>	d2, d0, d3
    1168:	svccs	0x0000827d
    116c:	sbchi	pc, r8, #64	; 0x40
    1170:			; <UNDEFINED> instruction: 0xf0402d00
    1174:	strtmi	r8, [pc], -r3, ror #5
    1178:	blls	2265a8 <g_benchSeparately@@Base+0x1f7574>
    117c:			; <UNDEFINED> instruction: 0xf0002b03
    1180:	blls	3a2fc8 <g_benchSeparately@@Base+0x373f94>
    1184:			; <UNDEFINED> instruction: 0xf8dfb1bb
    1188:			; <UNDEFINED> instruction: 0x46181970
    118c:			; <UNDEFINED> instruction: 0xf7ff4479
    1190:	ldmdblt	r8, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}^
    1194:			; <UNDEFINED> instruction: 0xf8df9a09
    1198:	ldmpl	r3, {r2, r5, r6, r8, fp, ip, sp}^
    119c:			; <UNDEFINED> instruction: 0xf7ff6818
    11a0:			; <UNDEFINED> instruction: 0xf7ffee98
    11a4:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    11a8:	rsbshi	pc, r7, #65	; 0x41
    11ac:	beq	fe43ca14 <g_benchSeparately@@Base+0xfe40d9e0>
    11b0:			; <UNDEFINED> instruction: 0xf018990e
    11b4:	stmdals	r5, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    11b8:			; <UNDEFINED> instruction: 0xf0002800
    11bc:			; <UNDEFINED> instruction: 0xf8df83a8
    11c0:	ldrbtmi	r1, [r9], #-2368	; 0xfffff6c0
    11c4:			; <UNDEFINED> instruction: 0xf7ff910b
    11c8:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    11cc:	orrhi	pc, fp, r1
    11d0:	blcs	27e14 <_IO_stdin_used@@Base+0xc228>
    11d4:	andshi	pc, ip, r1
    11d8:	blcs	27df8 <_IO_stdin_used@@Base+0xc20c>
    11dc:	rscshi	pc, lr, #64	; 0x40
    11e0:			; <UNDEFINED> instruction: 0xf10007ea
    11e4:	bls	261dd8 <g_benchSeparately@@Base+0x232da4>
    11e8:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11ec:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    11f0:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    11f4:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    11f8:			; <UNDEFINED> instruction: 0xf0002800
    11fc:	blls	221d94 <g_benchSeparately@@Base+0x1f2d60>
    1200:	stmdals	r5, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    1204:	blx	fe2bd262 <g_benchSeparately@@Base+0xfe28e22e>
    1208:	blls	225230 <g_benchSeparately@@Base+0x1f61fc>
    120c:			; <UNDEFINED> instruction: 0xf0012b01
    1210:	blls	2215f0 <g_benchSeparately@@Base+0x1f25bc>
    1214:			; <UNDEFINED> instruction: 0xf0012b02
    1218:	blcs	16167c <g_benchSeparately@@Base+0x132648>
    121c:	strbthi	pc, [r2], r0	; <UNPREDICTABLE>
    1220:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1224:	sbccs	pc, lr, #64, 4
    1228:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    122c:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1230:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1234:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    1238:	mcr	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    123c:	cmnlt	r2, #5898240	; 0x5a0000
    1240:	teqle	r5, sp, lsr #20
    1244:	bcs	1f4b4 <_IO_stdin_used@@Base+0x38c8>
    1248:	sbchi	pc, r3, r0, asr #32
    124c:	bleq	7d390 <g_benchSeparately@@Base+0x4e35c>
    1250:	bls	1fb020 <g_benchSeparately@@Base+0x1cbfec>
    1254:	eorcc	pc, r8, r2, asr #16
    1258:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    125c:	cdpls	7, 0, cr14, cr9, cr12, {3}
    1260:			; <UNDEFINED> instruction: 0xf8df2101
    1264:			; <UNDEFINED> instruction: 0xf8df08b0
    1268:	ldmdapl	r0!, {r4, r5, r7, fp, sp}
    126c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1270:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
    1274:	movwls	lr, #22368	; 0x5760
    1278:			; <UNDEFINED> instruction: 0x4618e75e
    127c:	movwls	sl, #43317	; 0xa935
    1280:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1284:	stmdacs	r0, {r1, r3, r8, r9, fp, ip, pc}
    1288:	bichi	pc, r6, r0, asr #32
    128c:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1290:	ldrbtmi	r9, [fp], #-3334	; 0xfffff2fa
    1294:	movwls	r3, #25360	; 0x6310
    1298:	blls	17afd8 <g_benchSeparately@@Base+0x14bfa4>
    129c:			; <UNDEFINED> instruction: 0xf0002b00
    12a0:			; <UNDEFINED> instruction: 0xf8df81c6
    12a4:	ldrbtmi	r3, [fp], #-2172	; 0xfffff784
    12a8:	movwls	r3, #25352	; 0x6308
    12ac:	blls	2bafc4 <g_benchSeparately@@Base+0x28bf90>
    12b0:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12b4:	ldrbtmi	r9, [sl], #-3595	; 0xfffff1f5
    12b8:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12bc:	eorhi	pc, r8, sp, asr #17
    12c0:	ldrbtmi	r4, [r9], #-1680	; 0xfffff970
    12c4:			; <UNDEFINED> instruction: 0xf8d89111
    12c8:	mrane	r1, sl, acc0
    12cc:	cmplt	r1, #-1610612735	; 0xa0000001
    12d0:	stmdbcs	r3!, {r0, r3, r4, r6, fp, ip, sp, lr}^
    12d4:			; <UNDEFINED> instruction: 0x81a2f000
    12d8:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12dc:	tstls	r2, #16, 12	; 0x1000000
    12e0:	andls	r4, fp, #2030043136	; 0x79000000
    12e4:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    12e8:	blls	4a7b1c <g_benchSeparately@@Base+0x478ae8>
    12ec:			; <UNDEFINED> instruction: 0xf0002800
    12f0:			; <UNDEFINED> instruction: 0xf8df821d
    12f4:			; <UNDEFINED> instruction: 0x4610183c
    12f8:	ldrbtmi	r9, [r9], #-786	; 0xfffffcee
    12fc:			; <UNDEFINED> instruction: 0xf7ff920b
    1300:	bls	2fc758 <g_benchSeparately@@Base+0x2cd724>
    1304:	stmdacs	r0, {r1, r4, r8, r9, fp, ip, pc}
    1308:	andshi	pc, r0, #0
    130c:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1310:	tstls	r2, #16, 12	; 0x1000000
    1314:	andls	r4, fp, #2030043136	; 0x79000000
    1318:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    131c:	blls	4a7b50 <g_benchSeparately@@Base+0x478b1c>
    1320:			; <UNDEFINED> instruction: 0xf0002800
    1324:	ldmdavc	r9, {r1, r2, r3, r8, r9, pc}^
    1328:	eorseq	pc, r0, r1, lsr #3
    132c:	vadd.i8	d18, d0, d9
    1330:	stmdbcc	r2, {r1, r3, r5, r9, pc}^
    1334:	vmul.i8	d2, d1, d24
    1338:	ldm	pc, {r1, r2, r3, pc}^	; <UNPREDICTABLE>
    133c:	msreq	SPSR_xc, #17
    1340:			; <UNDEFINED> instruction: 0x03b3080c
    1344:	stmdaeq	ip, {r2, r3, fp}
    1348:	strbteq	r0, [r7], #-2060	; 0xfffff7f4
    134c:	stmdaeq	ip, {r2, r3, fp}
    1350:	stmdaeq	ip, {r2, r3, fp}
    1354:	stmdaeq	ip, {r2, r3, fp}
    1358:	stmdaeq	ip, {r2, r3, fp}
    135c:	stmdaeq	ip, {r2, r3, fp}
    1360:	stmdaeq	ip, {r0, r1, r3, r5, r9, sl}
    1364:	ldrteq	r0, [r1], -ip, lsl #16
    1368:	stmdaeq	ip, {r2, r3, fp}
    136c:	stmdaeq	ip, {r2, r3, fp}
    1370:	stmdaeq	ip, {r2, r3, fp}
    1374:	stmdaeq	ip, {r2, r3, fp}
    1378:	stmdaeq	ip, {r2, r3, fp}
    137c:	eorseq	r0, r9, ip, lsl #16
    1380:	ldreq	r0, [fp], -pc, lsl #12
    1384:	movweq	r0, #9760	; 0x2620
    1388:	movweq	r0, #38924	; 0x980c
    138c:	stmdaeq	ip, {r3, r5, r8, r9}
    1390:	subeq	r0, r4, fp, lsr r3
    1394:	stmdaeq	ip, {r0, r1, r3, r4, r5}
    1398:	movteq	r0, #10252	; 0x280c
    139c:	movteq	r0, #62277	; 0xf345
    13a0:	cmpeq	r4, #12, 16	; 0xc0000
    13a4:	cmpeq	r8, #12, 16	; 0xc0000
    13a8:	stmdaeq	ip, {r2, r3, fp}
    13ac:	cmpeq	pc, #12, 16	; 0xc0000
    13b0:	movwls	r2, #33540	; 0x8304
    13b4:	blls	68a7c0 <g_benchSeparately@@Base+0x65b78c>
    13b8:	bcs	1f528 <_IO_stdin_used@@Base+0x393c>
    13bc:			; <UNDEFINED> instruction: 0xf8ddd183
    13c0:	strls	r8, [fp], -r8, lsr #32
    13c4:	blls	6baeac <g_benchSeparately@@Base+0x68be78>
    13c8:	streq	pc, [r0], -pc, asr #8
    13cc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    13d0:			; <UNDEFINED> instruction: 0xf8dfe7f2
    13d4:	ldrmi	r1, [r8], -r4, ror #14
    13d8:	ldrbtmi	r9, [r9], #-778	; 0xfffffcf6
    13dc:	stc	7, cr15, [r4], #1020	; 0x3fc
    13e0:			; <UNDEFINED> instruction: 0xf0002800
    13e4:	blls	2a1a8c <g_benchSeparately@@Base+0x272a58>
    13e8:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    13ec:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    13f0:	ldc	7, cr15, [sl], {255}	; 0xff
    13f4:			; <UNDEFINED> instruction: 0xf0002800
    13f8:	blls	2a1814 <g_benchSeparately@@Base+0x2727e0>
    13fc:			; <UNDEFINED> instruction: 0x1740f8df
    1400:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1404:	ldc	7, cr15, [r0], {255}	; 0xff
    1408:			; <UNDEFINED> instruction: 0xf0002800
    140c:	blls	2a1800 <g_benchSeparately@@Base+0x2727cc>
    1410:			; <UNDEFINED> instruction: 0x1730f8df
    1414:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1418:	stc	7, cr15, [r6], {255}	; 0xff
    141c:			; <UNDEFINED> instruction: 0xf0002800
    1420:	blls	2a2d14 <g_benchSeparately@@Base+0x273ce0>
    1424:			; <UNDEFINED> instruction: 0x1720f8df
    1428:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    142c:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1430:			; <UNDEFINED> instruction: 0xf0002800
    1434:	blls	2a2bf0 <g_benchSeparately@@Base+0x273bbc>
    1438:			; <UNDEFINED> instruction: 0x1710f8df
    143c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1440:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1444:	strmi	r9, [r2], -sl, lsl #22
    1448:			; <UNDEFINED> instruction: 0xf0002800
    144c:			; <UNDEFINED> instruction: 0xf8df87bf
    1450:	ldrmi	r1, [r8], -r0, lsl #14
    1454:	ldrbtmi	r9, [r9], #-778	; 0xfffffcf6
    1458:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    145c:	stmdacs	r0, {r1, r3, r8, r9, fp, ip, pc}
    1460:	ldrhi	pc, [ip, r0]!
    1464:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    1468:	movwls	r4, #42520	; 0xa618
    146c:			; <UNDEFINED> instruction: 0xf7ff4479
    1470:	stmdacs	r0, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    1474:	sbchi	pc, r9, r0
    1478:			; <UNDEFINED> instruction: 0xf8df9b0a
    147c:			; <UNDEFINED> instruction: 0x461816dc
    1480:			; <UNDEFINED> instruction: 0xf7ff4479
    1484:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
    1488:	ldrhi	pc, [r0, r0]!
    148c:			; <UNDEFINED> instruction: 0xf8df9b0a
    1490:	ldrmi	r1, [r8], -ip, asr #13
    1494:			; <UNDEFINED> instruction: 0xf7ff4479
    1498:	blls	2bc5c0 <g_benchSeparately@@Base+0x28d58c>
    149c:	stmdacs	r0, {r1, r9, sl, lr}
    14a0:	strbhi	pc, [r8, -r0]!	; <UNPREDICTABLE>
    14a4:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    14a8:	movwls	r4, #42520	; 0xa618
    14ac:			; <UNDEFINED> instruction: 0xf7ff4479
    14b0:	blls	2bc5a8 <g_benchSeparately@@Base+0x28d574>
    14b4:	stmdacs	r0, {r0, r9, sl, lr}
    14b8:	subhi	pc, sl, r1
    14bc:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    14c0:	movwls	r4, #42520	; 0xa618
    14c4:			; <UNDEFINED> instruction: 0xf7ff4479
    14c8:	blls	2bc590 <g_benchSeparately@@Base+0x28d55c>
    14cc:	stmdacs	r0, {r1, r9, sl, lr}
    14d0:	eorshi	pc, r6, r1
    14d4:			; <UNDEFINED> instruction: 0x1690f8df
    14d8:	movwls	r4, #42520	; 0xa618
    14dc:			; <UNDEFINED> instruction: 0xf7ff4479
    14e0:	blls	2bc578 <g_benchSeparately@@Base+0x28d544>
    14e4:	stmdacs	r0, {r0, r9, sl, lr}
    14e8:	subhi	pc, r5, r1
    14ec:			; <UNDEFINED> instruction: 0x167cf8df
    14f0:	movwls	r4, #42520	; 0xa618
    14f4:			; <UNDEFINED> instruction: 0xf7ff4479
    14f8:	stmdacs	r0, {r3, r4, sl, fp, sp, lr, pc}
    14fc:	andshi	pc, sl, r1
    1500:			; <UNDEFINED> instruction: 0xf8df9b0a
    1504:	ldrmi	r1, [r8], -ip, ror #12
    1508:			; <UNDEFINED> instruction: 0xf7ff4479
    150c:	blls	2bc54c <g_benchSeparately@@Base+0x28d518>
    1510:	stmdacs	r0, {r1, r9, sl, lr}
    1514:	subhi	pc, sp, r1
    1518:			; <UNDEFINED> instruction: 0x1658f8df
    151c:	movwls	r4, #42520	; 0xa618
    1520:			; <UNDEFINED> instruction: 0xf7ff4479
    1524:	blls	2bc534 <g_benchSeparately@@Base+0x28d500>
    1528:	stmdacs	r0, {r0, r9, sl, lr}
    152c:	eorshi	pc, sl, r1
    1530:			; <UNDEFINED> instruction: 0x1644f8df
    1534:	movwls	r4, #42520	; 0xa618
    1538:			; <UNDEFINED> instruction: 0xf7ff4479
    153c:	blls	2bc51c <g_benchSeparately@@Base+0x28d4e8>
    1540:	stmdacs	r0, {r1, r9, sl, lr}
    1544:	eorhi	pc, r6, r1
    1548:			; <UNDEFINED> instruction: 0x1630f8df
    154c:	movwls	r4, #42520	; 0xa618
    1550:			; <UNDEFINED> instruction: 0xf7ff4479
    1554:	blls	2bc504 <g_benchSeparately@@Base+0x28d4d0>
    1558:			; <UNDEFINED> instruction: 0xf0012800
    155c:			; <UNDEFINED> instruction: 0xf8df8013
    1560:	ldrmi	r1, [r8], -r0, lsr #12
    1564:	ldrbtmi	r9, [r9], #-778	; 0xfffffcf6
    1568:	bl	ff7bf56c <g_benchSeparately@@Base+0xff790538>
    156c:	stmdacs	r0, {r1, r3, r8, r9, fp, ip, pc}
    1570:	addhi	pc, r9, r1
    1574:			; <UNDEFINED> instruction: 0x160cf8df
    1578:	movwls	r4, #42520	; 0xa618
    157c:			; <UNDEFINED> instruction: 0xf7ff4479
    1580:	blls	2bc4d8 <g_benchSeparately@@Base+0x28d4a4>
    1584:			; <UNDEFINED> instruction: 0xf0012800
    1588:			; <UNDEFINED> instruction: 0xf8df8067
    158c:			; <UNDEFINED> instruction: 0x461815fc
    1590:	ldrbtmi	r9, [r9], #-778	; 0xfffffcf6
    1594:	bl	ff23f598 <g_benchSeparately@@Base+0xff210564>
    1598:	stmdacs	r0, {r1, r3, r8, r9, fp, ip, pc}
    159c:	bicshi	pc, r8, r0
    15a0:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    15a4:	movwls	r4, #42520	; 0xa618
    15a8:			; <UNDEFINED> instruction: 0xf7ff4479
    15ac:	blls	2bc4ac <g_benchSeparately@@Base+0x28d478>
    15b0:	stmdacs	r0, {r0, r9, sl, lr}
    15b4:	subhi	pc, r9, r1
    15b8:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    15bc:	movwls	r4, #42520	; 0xa618
    15c0:			; <UNDEFINED> instruction: 0xf7ff4479
    15c4:	blls	2bc494 <g_benchSeparately@@Base+0x28d460>
    15c8:	stmdacs	r0, {r1, r9, sl, lr}
    15cc:	eorshi	pc, r5, r1
    15d0:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    15d4:	andcs	r4, r6, #24, 12	; 0x1800000
    15d8:	ldrbtmi	r9, [r9], #-778	; 0xfffffcf6
    15dc:	ldcl	7, cr15, [r4], {255}	; 0xff
    15e0:	stmdacs	r0, {r1, r3, r8, r9, fp, ip, pc}
    15e4:	andshi	pc, r6, r1, asr #32
    15e8:	andsls	r1, sl, #9856	; 0x2680
    15ec:	bcs	f5fc5c <g_benchSeparately@@Base+0xf30c28>
    15f0:	andhi	pc, r2, r1
    15f4:			; <UNDEFINED> instruction: 0xf0402a00
    15f8:			; <UNDEFINED> instruction: 0xf04f86ae
    15fc:			; <UNDEFINED> instruction: 0x469333ff
    1600:	ldr	r9, [r9, #781]	; 0x30d
    1604:	movwls	r2, #33538	; 0x8302
    1608:			; <UNDEFINED> instruction: 0xf8dfe596
    160c:	ldrbtmi	r3, [fp], #-1420	; 0xfffffa74
    1610:	strmi	r3, [r3], r8, lsl #6
    1614:	andls	r2, ip, #268435456	; 0x10000000
    1618:	str	r9, [sp, #774]	; 0x306
    161c:	ldmdacs	r0!, {r4, r6, fp, ip, sp, lr}
    1620:	ldmvc	r0, {r4, r8, ip, lr, pc}
    1624:	movwcc	fp, #10608	; 0x2970
    1628:	tstls	sl, #13
    162c:			; <UNDEFINED> instruction: 0xf8dfe6c4
    1630:	ldrbtmi	r3, [fp], #-1388	; 0xfffffa94
    1634:	ldrb	r9, [pc, #-773]!	; 1337 <__assert_fail@plt+0x373>
    1638:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    163c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1640:	ldr	r6, [lr, #-26]!	; 0xffffffe6
    1644:			; <UNDEFINED> instruction: 0xf47f2963
    1648:	ldmdavc	r1, {r0, r1, r2, r6, r9, sl, fp, sp, pc}^
    164c:			; <UNDEFINED> instruction: 0xf47f2931
    1650:	ldmvc	r1, {r0, r1, r6, r9, sl, fp, sp, pc}
    1654:			; <UNDEFINED> instruction: 0xf47f2900
    1658:	movwcc	sl, #11839	; 0x2e3f
    165c:	tstls	sl, #-1879048192	; 0x90000000
    1660:	strt	r9, [r9], sp, lsl #4
    1664:	strteq	pc, [ip], #2271	; 0x8df
    1668:	cmpvs	fp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    166c:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
    1670:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    1674:	strmi	r2, [r4], r1, lsl #2
    1678:	ldrbtmi	r9, [sl], #-2057	; 0xfffff7f7
    167c:	andge	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    1680:	ldrdeq	pc, [r0], -sl
    1684:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1688:	blcs	db71c <g_benchSeparately@@Base+0xac6e8>
    168c:	stclge	6, cr15, [sp, #-508]!	; 0xfffffe04
    1690:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
    1694:	cmpvs	fp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1698:	ldrdeq	pc, [r0], -sl
    169c:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    16a0:	tstcs	r1, sl, ror r4
    16a4:	ldc	7, cr15, [ip], {255}	; 0xff
    16a8:	blcs	db73c <g_benchSeparately@@Base+0xac708>
    16ac:	ldclge	6, cr15, [sp, #-508]	; 0xfffffe04
    16b0:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    16b4:	cmpvs	fp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    16b8:	ldrdeq	pc, [r0], -sl
    16bc:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    16c0:	tstcs	r1, sl, ror r4
    16c4:	stc	7, cr15, [ip], {255}	; 0xff
    16c8:	blcs	db75c <g_benchSeparately@@Base+0xac728>
    16cc:	stclge	6, cr15, [sp, #-508]	; 0xfffffe04
    16d0:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    16d4:			; <UNDEFINED> instruction: 0xf8da2340
    16d8:	mrscs	r0, (UNDEF: 1)
    16dc:			; <UNDEFINED> instruction: 0xf7ff447a
    16e0:	svccs	0x0000ec00
    16e4:	cfstrdge	mvd15, [r4, #-252]	; 0xffffff04
    16e8:	blcs	db77c <g_benchSeparately@@Base+0xac748>
    16ec:			; <UNDEFINED> instruction: 0xf8dfd908
    16f0:	beq	feccaa08 <g_benchSeparately@@Base+0xfec9b9d4>
    16f4:	ldrdeq	pc, [r0], -sl
    16f8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    16fc:	bl	ffc3f700 <g_benchSeparately@@Base+0xffc106cc>
    1700:	strtmi	fp, [pc], -r5, ror #19
    1704:	blls	226b34 <g_benchSeparately@@Base+0x1f7b00>
    1708:			; <UNDEFINED> instruction: 0xf47f2b04
    170c:			; <UNDEFINED> instruction: 0xf8dfad36
    1710:	strcs	r3, [r0], #-1192	; 0xfffffb58
    1714:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1718:	ldc2l	0, cr15, [r4, #-80]!	; 0xffffffb0
    171c:	bls	368370 <g_benchSeparately@@Base+0x33933c>
    1720:	stmdals	r7, {r0, r6, r9, sl, lr}
    1724:	stc2l	0, cr15, [r6, #80]!	; 0x50
    1728:	sbcs	r4, ip, r3, lsl #13
    172c:	andcs	r3, ip, #134217728	; 0x8000000
    1730:	andls	r9, sp, #1744830464	; 0x68000000
    1734:	movwcs	lr, #5696	; 0x1640
    1738:	ldrbt	r9, [sp], #776	; 0x308
    173c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    1740:	blls	3e635c <g_benchSeparately@@Base+0x3b7328>
    1744:			; <UNDEFINED> instruction: 0xf0402b00
    1748:	svcls	0x000f84dd
    174c:	ldrb	r9, [sl, sl, lsl #14]
    1750:	mufe	f2, f0, f1
    1754:			; <UNDEFINED> instruction: 0xf0180a90
    1758:	ldrdcs	pc, [r1, -pc]
    175c:	beq	fe43cfc4 <g_benchSeparately@@Base+0xfe40df90>
    1760:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    1764:			; <UNDEFINED> instruction: 0xf0189306
    1768:	mrc	8, 0, APSR_nzcv, cr8, cr1, {6}
    176c:			; <UNDEFINED> instruction: 0x21000a90
    1770:	movwls	r2, #33538	; 0x8302
    1774:			; <UNDEFINED> instruction: 0xf934f018
    1778:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    177c:	andls	r2, ip, r1
    1780:	andsvs	r4, r8, fp, ror r4
    1784:	ldmdage	sl, {r0, r1, r2, r7, sl, sp, lr, pc}
    1788:			; <UNDEFINED> instruction: 0xf89af015
    178c:	blcc	683fc <g_benchSeparately@@Base+0x393c8>
    1790:	andls	r9, sp, sl, lsl r3
    1794:	bls	27afdc <g_benchSeparately@@Base+0x24bfa8>
    1798:	ldmpl	r3, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    179c:			; <UNDEFINED> instruction: 0xf001681c
    17a0:			; <UNDEFINED> instruction: 0xf8dffc31
    17a4:	eorcs	r3, r0, #28, 8	; 0x1c000000
    17a8:	mrscs	r9, R9_usr
    17ac:			; <UNDEFINED> instruction: 0xf8df447b
    17b0:	movwls	r2, #9236	; 0x2414
    17b4:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    17b8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    17bc:	strtmi	r9, [r0], -r1
    17c0:	bl	fe3bf7c4 <g_benchSeparately@@Base+0xfe390790>
    17c4:			; <UNDEFINED> instruction: 0xf8dfe4c3
    17c8:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    17cc:	blcs	1b840 <__assert_fail@plt+0x1a87c>
    17d0:	strbhi	pc, [sl, #64]!	; 0x40	; <UNPREDICTABLE>
    17d4:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    17d8:	movwls	r3, #25352	; 0x6308
    17dc:	blcs	168404 <g_benchSeparately@@Base+0x1393d0>
    17e0:	ldrhi	pc, [r5], r0, asr #32
    17e4:	stmdals	r5, {r0, r1, r3, r4, r5, r6, r7, r8, fp, lr}
    17e8:			; <UNDEFINED> instruction: 0xf7ff4479
    17ec:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    17f0:	strbhi	pc, [r4, -r0]!	; <UNPREDICTABLE>
    17f4:			; <UNDEFINED> instruction: 0xf0002d00
    17f8:	blls	1a2800 <g_benchSeparately@@Base+0x1737cc>
    17fc:			; <UNDEFINED> instruction: 0xf0002b00
    1800:	strcs	r8, [r0], #-1073	; 0xfffffbcf
    1804:	stmdals	r6, {r2, r4, r5, r6, r7, r8, fp, lr}
    1808:	tstcc	r8, r9, ror r4
    180c:	b	fe33f810 <g_benchSeparately@@Base+0xfe3107dc>
    1810:	stccs	3, cr11, [r0, #-128]	; 0xffffff80
    1814:	bicshi	pc, sp, #64	; 0x40
    1818:	ldmdblt	fp, {r3, r8, r9, fp, ip, pc}
    181c:			; <UNDEFINED> instruction: 0xf0159805
    1820:	andls	pc, r8, sp, ror r8	; <UNPREDICTABLE>
    1824:	ldrbtmi	r4, [fp], #-3053	; 0xfffff413
    1828:			; <UNDEFINED> instruction: 0xf0186818
    182c:	blls	23fb38 <g_benchSeparately@@Base+0x210b04>
    1830:	svceq	0x0000f1b8
    1834:	blcs	b5d00 <g_benchSeparately@@Base+0x86ccc>
    1838:	strhi	pc, [r8, #-0]
    183c:			; <UNDEFINED> instruction: 0xf0002b05
    1840:			; <UNDEFINED> instruction: 0xf1b983ec
    1844:			; <UNDEFINED> instruction: 0xf0400f00
    1848:	cfmvrdl	r8, mvd8
    184c:	blls	344294 <g_benchSeparately@@Base+0x315260>
    1850:	andne	lr, r5, #3620864	; 0x374000
    1854:	blx	ff33d8be <g_benchSeparately@@Base+0xff30e88a>
    1858:	sub	r4, r4, r3, lsl #13
    185c:	bmi	fea67c88 <g_benchSeparately@@Base+0xfea38c54>
    1860:	stmpl	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}
    1864:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    1868:			; <UNDEFINED> instruction: 0xf7ff6810
    186c:			; <UNDEFINED> instruction: 0xf7ffeb32
    1870:	tstlt	r8, r6, lsl #23
    1874:	ldrbeq	r9, [fp, ip, lsl #22]
    1878:	strthi	pc, [r5], r0, asr #2
    187c:	stmdals	r6, {r0, r3, r4, r6, r7, r8, fp, lr}
    1880:	tstcc	r8, r9, ror r4
    1884:	b	143f888 <g_benchSeparately@@Base+0x1410854>
    1888:	bicle	r2, r2, r0, lsl #16
    188c:	bicle	r2, r3, r2, lsl #28
    1890:	andcs	r4, r1, #218112	; 0x35400
    1894:	andsvs	r4, sl, fp, ror r4
    1898:	blcs	bb798 <g_benchSeparately@@Base+0x8c764>
    189c:	ldrhi	pc, [fp], #0
    18a0:	blcs	1684c8 <g_benchSeparately@@Base+0x139494>
    18a4:			; <UNDEFINED> instruction: 0x83b9f000
    18a8:	svceq	0x0000f1b9
    18ac:	mvnhi	pc, #64	; 0x40
    18b0:	sbcle	r2, sl, r0, lsl #26
    18b4:	svceq	0x0000f1b8
    18b8:	ldrhi	pc, [r3], r0, asr #5
    18bc:	stmdals	r6, {r0, r1, r3, r6, r7, r8, sl, fp, lr}
    18c0:	strcc	r4, [r8, #-1149]	; 0xfffffb83
    18c4:			; <UNDEFINED> instruction: 0xf7ff4629
    18c8:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    18cc:	ldrhi	pc, [pc, #-0]	; 18d4 <__assert_fail@plt+0x910>
    18d0:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
    18d4:	vnmls.f32	s18, s16, s26
    18d8:	stmdbls	r7, {r4, r7, r9, fp}
    18dc:	strbmi	r9, [r2], -r0, lsl #4
    18e0:	ldc2	0, cr15, [r4], #-96	; 0xffffffa0
    18e4:	blls	4132f8 <g_benchSeparately@@Base+0x3e42c4>
    18e8:			; <UNDEFINED> instruction: 0xf0402b00
    18ec:	strtmi	r8, [r0], -r8, lsr #7
    18f0:	b	d3f8f4 <g_benchSeparately@@Base+0xd108c0>
    18f4:	eorsle	r2, r4, r0, lsl #30
    18f8:	tstlt	r3, sl, lsl #22
    18fc:			; <UNDEFINED> instruction: 0xf7ff4618
    1900:	ldrtmi	lr, [r8], -lr, lsr #20
    1904:	movwls	r2, #29440	; 0x7300
    1908:	b	a3f90c <g_benchSeparately@@Base+0xa108d8>
    190c:	bls	2799b8 <g_benchSeparately@@Base+0x24a984>
    1910:	ldmpl	r3, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    1914:			; <UNDEFINED> instruction: 0xf7ff6818
    1918:			; <UNDEFINED> instruction: 0xf7ffeadc
    191c:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    1920:	ldrbhi	pc, [sp], r0, asr #32	; <UNPREDICTABLE>
    1924:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
    1928:	blls	1a6544 <g_benchSeparately@@Base+0x177510>
    192c:			; <UNDEFINED> instruction: 0xf0002b00
    1930:	blls	222b50 <g_benchSeparately@@Base+0x1f3b1c>
    1934:			; <UNDEFINED> instruction: 0xf0002b05
    1938:	stccs	6, cr8, [r0, #-772]	; 0xfffffcfc
    193c:	svcge	0x005df47f
    1940:	mrc	7, 0, lr, cr8, cr15, {2}
    1944:			; <UNDEFINED> instruction: 0x21010a90
    1948:			; <UNDEFINED> instruction: 0xffe6f017
    194c:	ldr	r9, [r3, #-2842]!	; 0xfffff4e6
    1950:	beq	43d1b8 <g_benchSeparately@@Base+0x40e184>
    1954:			; <UNDEFINED> instruction: 0xf8d6f015
    1958:	blcs	285a0 <_IO_stdin_used@@Base+0xc9b4>
    195c:	msrhi	SPSR_fxc, #64	; 0x40
    1960:	mrc	6, 0, r4, cr8, cr11, {4}
    1964:			; <UNDEFINED> instruction: 0xf0170a90
    1968:	stmdals	r7, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    196c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1970:	blmi	15143fc <g_benchSeparately@@Base+0x14e53c8>
    1974:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1978:	blls	e5b9e8 <g_benchSeparately@@Base+0xe2c9b4>
    197c:			; <UNDEFINED> instruction: 0xf040405a
    1980:	ldrbmi	r8, [r8], -r0, lsr #12
    1984:	ldc	0, cr11, [sp], #236	; 0xec
    1988:	pop	{r2, r8, r9, fp, pc}
    198c:	ldmdage	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1990:	tstls	sl, #134217728	; 0x8000000
    1994:			; <UNDEFINED> instruction: 0xff94f014
    1998:	bls	6a85e4 <g_benchSeparately@@Base+0x6795b0>
    199c:	andsls	r3, sl, #4096	; 0x1000
    19a0:	ldmdavs	r8, {r0, r1, r3, ip, pc}
    19a4:	stc2	0, cr15, [lr], #-80	; 0xffffffb0
    19a8:	ldrmi	r9, [r8], -fp, lsl #22
    19ac:	ldc2	0, cr15, [r6], #-80	; 0xffffffb0
    19b0:	str	r9, [r1, #-2842]	; 0xfffff4e6
    19b4:	beq	fe43d21c <g_benchSeparately@@Base+0xfe40e1e8>
    19b8:			; <UNDEFINED> instruction: 0xf0182100
    19bc:	blls	6bfa08 <g_benchSeparately@@Base+0x6909d4>
    19c0:	movwcs	lr, #5370	; 0x14fa
    19c4:	ldrbt	r9, [r6], #784	; 0x310
    19c8:	ldrbtmi	r4, [sl], #-2700	; 0xfffff574
    19cc:	blcs	1ba20 <__assert_fail@plt+0x1aa5c>
    19d0:	cfldrdge	mvd15, [r1], #252	; 0xfc
    19d4:	andsvs	r3, r3, r1, lsl #22
    19d8:	strbt	r9, [sp], #2842	; 0xb1a
    19dc:	movwls	r2, #62209	; 0xf301
    19e0:	blls	69325c <g_benchSeparately@@Base+0x664228>
    19e4:	movwcs	lr, #13544	; 0x34e8
    19e8:	blls	6a6610 <g_benchSeparately@@Base+0x6775dc>
    19ec:	stmibmi	r4, {r2, r5, r6, r7, sl, sp, lr, pc}
    19f0:	ldrbtmi	r9, [r9], #-2842	; 0xfffff4e6
    19f4:	andcc	r6, r1, #655360	; 0xa0000
    19f8:	ldrb	r6, [sp], #10
    19fc:	movwls	r2, #33537	; 0x8301
    1a00:	ldrb	r9, [r9], #2842	; 0xb1a
    1a04:	blcs	1fc78 <_IO_stdin_used@@Base+0x408c>
    1a08:	cfldrdge	mvd15, [r9], {63}	; 0x3f
    1a0c:	stmib	sp, {r0, r2, r3, r4, r5, r6, r8, fp, lr}^
    1a10:	ldrbtmi	r4, [r9], #-1814	; 0xfffff8ea
    1a14:	eorls	pc, ip, sp, asr #17
    1a18:	mcr	5, 0, r9, cr9, cr2, {0}
    1a1c:	ldmdbmi	sl!, {r4, r9, fp, ip}^
    1a20:	bls	fe43d288 <g_benchSeparately@@Base+0xfe40e254>
    1a24:	cfstrsls	mvf4, [r9], {121}	; 0x79
    1a28:			; <UNDEFINED> instruction: 0x460d9f15
    1a2c:	blcs	1139ae8 <g_benchSeparately@@Base+0x110aab4>
    1a30:	tstcs	r0, r8, lsl #30
    1a34:	rscshi	pc, r8, #0
    1a38:	blcs	250700 <g_benchSeparately@@Base+0x2216cc>
    1a3c:	ldrbhi	pc, [r0, #-512]!	; 0xfffffe00	; <UNPREDICTABLE>
    1a40:	andcc	sl, r1, #1703936	; 0x1a0000
    1a44:			; <UNDEFINED> instruction: 0xf014921a
    1a48:	blls	6c173c <g_benchSeparately@@Base+0x692708>
    1a4c:	tstls	sl, #1024	; 0x400
    1a50:	strmi	r2, [r1], -r3, lsl #16
    1a54:	ldrbthi	pc, [pc], #-576	; 1a5c <__assert_fail@plt+0xa98>	; <UNPREDICTABLE>
    1a58:	vadd.i8	d18, d0, d7
    1a5c:	ldmdacs	pc, {r4, r5, r8, r9, pc}	; <UNPREDICTABLE>
    1a60:	ldrbthi	pc, [r9], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    1a64:			; <UNDEFINED> instruction: 0xf0174648
    1a68:			; <UNDEFINED> instruction: 0x4606ff73
    1a6c:	blx	ffd3dac6 <g_benchSeparately@@Base+0xffd0ea92>
    1a70:	svcvs	0x0080f5b6
    1a74:	teqhi	ip, #192	; 0xc0	; <UNPREDICTABLE>
    1a78:	blcs	5bb2c <g_benchSeparately@@Base+0x2caf8>
    1a7c:	ldrbhi	pc, [r7], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    1a80:	ldmdavc	r3, {r1, r3, r4, r9, fp, ip, pc}^
    1a84:			; <UNDEFINED> instruction: 0xf0002b00
    1a88:	blcs	1262c84 <g_benchSeparately@@Base+0x1233c50>
    1a8c:	sbchi	pc, fp, #0
    1a90:	bicle	r2, ip, r8, asr fp
    1a94:	strbmi	r2, [r8], -r1, lsl #2
    1a98:			; <UNDEFINED> instruction: 0xff7ef017
    1a9c:	andcc	r9, r1, #106496	; 0x1a000
    1aa0:			; <UNDEFINED> instruction: 0xe7ee921a
    1aa4:	stmdbcs	r0, {r0, r3, r4, r7, fp, ip, sp, lr}
    1aa8:	ldrbhi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1aac:	ldrbmi	r3, [r4, #-1025]	; 0xfffffbff
    1ab0:	ldrbhi	pc, [r1], #-0	; <UNPREDICTABLE>
    1ab4:	eorne	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    1ab8:			; <UNDEFINED> instruction: 0xf000910e
    1abc:	svclt	0x0000bc52
    1ac0:	strdeq	sp, [r2], -r6
    1ac4:	andeq	r0, r0, r0, lsl #2
    1ac8:	ldrdeq	fp, [r1], -sl
    1acc:	ldrdeq	sp, [r2], -r0
    1ad0:	andeq	fp, r1, r8, asr r3
    1ad4:	andeq	ip, r1, r2, ror #16
    1ad8:	andeq	fp, r1, r6, ror ip
    1adc:	andeq	fp, r1, r2, ror #24
    1ae0:	andeq	fp, r1, lr, asr ip
    1ae4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    1ae8:	andeq	sp, r2, lr, lsr pc
    1aec:	andeq	sp, r2, lr, ror #29
    1af0:	ldrdeq	sp, [r2], -r8
    1af4:	andeq	sp, r2, r8, asr #29
    1af8:	andeq	ip, r1, r8, asr #14
    1afc:	andeq	r0, r0, ip, lsl #2
    1b00:	andeq	ip, r1, r2, lsl r7
    1b04:	andeq	r0, r0, r4, lsl r1
    1b08:	andeq	ip, r1, r4, lsr #13
    1b0c:	andeq	ip, r1, lr, ror r5
    1b10:	andeq	ip, r1, r6, lsl #11
    1b14:	andeq	r0, r0, r4, lsl #2
    1b18:	andeq	ip, r1, r8, ror r3
    1b1c:	andeq	ip, r1, r2, asr #12
    1b20:	andeq	ip, r1, lr, lsr #12
    1b24:	andeq	sp, r2, lr, ror sp
    1b28:	andeq	sp, r2, sl, asr sp
    1b2c:	andeq	fp, r1, r4, asr #22
    1b30:	andeq	fp, r1, lr, lsr #22
    1b34:	andeq	sl, r1, r8, lsl pc
    1b38:	andeq	fp, r1, r6, lsr r9
    1b3c:	andeq	fp, r1, lr, lsr #18
    1b40:	andeq	fp, r1, sl, lsr #18
    1b44:	andeq	fp, r1, r6, lsr #18
    1b48:	andeq	fp, r1, lr, lsl r9
    1b4c:	andeq	fp, r1, r2, lsl r9
    1b50:	andeq	fp, r1, r2, lsl #18
    1b54:	strdeq	fp, [r1], -r8
    1b58:	strdeq	fp, [r1], -r0
    1b5c:	andeq	fp, r1, r8, ror #17
    1b60:	ldrdeq	fp, [r1], -ip
    1b64:	ldrdeq	fp, [r1], -r4
    1b68:	andeq	fp, r1, ip, asr #17
    1b6c:	andeq	fp, r1, r8, asr #17
    1b70:			; <UNDEFINED> instruction: 0x0001b8bc
    1b74:	andeq	ip, r1, r0, asr #13
    1b78:	muleq	r1, r8, r8
    1b7c:	muleq	r1, r4, r8
    1b80:	andeq	fp, r1, sl, lsl #17
    1b84:	andeq	fp, r1, ip, ror r8
    1b88:	andeq	fp, r1, r2, ror r8
    1b8c:	andeq	fp, r1, r4, ror #16
    1b90:	andeq	fp, r1, r4, asr r8
    1b94:	andeq	fp, r1, r2, asr #16
    1b98:	andeq	ip, r1, r6, asr #5
    1b9c:	andeq	ip, r1, r2, lsr #5
    1ba0:	strdeq	sp, [r2], -r6
    1ba4:			; <UNDEFINED> instruction: 0x0001bfb2
    1ba8:			; <UNDEFINED> instruction: 0x0001bfb4
    1bac:	andeq	fp, r1, ip, lsl #31
    1bb0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    1bb4:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    1bb8:	andeq	sp, r2, r8, lsl #18
    1bbc:	muleq	r2, ip, r8
    1bc0:	andeq	sl, r1, r0, lsr lr
    1bc4:	andeq	sl, r1, r4, lsl #28
    1bc8:	andeq	sl, r1, r6, ror #27
    1bcc:	andeq	sp, r2, r2, asr r8
    1bd0:	strdeq	ip, [r1], -lr
    1bd4:	andeq	ip, r1, ip, ror #1
    1bd8:	andeq	ip, r1, ip, asr #1
    1bdc:	strdeq	sp, [r2], -r6
    1be0:			; <UNDEFINED> instruction: 0x0002d7b8
    1be4:	andeq	ip, r1, r4, asr r0
    1be8:	andeq	sp, r2, r8, lsl #15
    1bec:	andeq	ip, r1, r4, lsl r0
    1bf0:	muleq	r1, r6, sl
    1bf4:	andeq	fp, r1, lr, lsr #31
    1bf8:	andeq	sp, r2, r8, ror #10
    1bfc:	andeq	sp, r2, r2, asr r6
    1c00:	andeq	sp, r2, sl, lsr #12
    1c04:			; <UNDEFINED> instruction: 0x0001bbb2
    1c08:	strdeq	sp, [r2], -r8
    1c0c:	beq	43d474 <g_benchSeparately@@Base+0x40e440>
    1c10:			; <UNDEFINED> instruction: 0xff78f014
    1c14:	blcc	1c3ff98 <g_benchSeparately@@Base+0x1c10f64>
    1c18:	andcs	r9, sl, r9, lsl #20
    1c1c:	blvs	1b3ffa0 <g_benchSeparately@@Base+0x1b10f6c>
    1c20:	blpl	1b3ffa4 <g_benchSeparately@@Base+0x1b10f70>
    1c24:	ldrbtmi	r5, [lr], #-2260	; 0xfffff72c
    1c28:	stmdavs	r1!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1c2c:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c30:	andscs	r6, sp, #2293760	; 0x230000
    1c34:	ldrtmi	r2, [r0], -r1, lsl #2
    1c38:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c3c:	bleq	153ffc0 <g_benchSeparately@@Base+0x1510f8c>
    1c40:	andscs	r6, sp, #2293760	; 0x230000
    1c44:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1c48:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c4c:	andscs	r6, sp, #2293760	; 0x230000
    1c50:	ldrtmi	r2, [r0], -r1, lsl #2
    1c54:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c58:	andcs	r6, sl, r1, lsr #16
    1c5c:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c60:	bleq	d3ffe4 <g_benchSeparately@@Base+0xd10fb0>
    1c64:	eorcs	r6, r2, #2293760	; 0x230000
    1c68:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1c6c:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c70:	bleq	a3fff4 <g_benchSeparately@@Base+0xa10fc0>
    1c74:	eorcs	r6, r2, #2293760	; 0x230000
    1c78:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1c7c:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c80:	bleq	740004 <g_benchSeparately@@Base+0x710fd0>
    1c84:	andscs	r6, r7, #2293760	; 0x230000
    1c88:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1c8c:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c90:	blcc	440014 <g_benchSeparately@@Base+0x410fe0>
    1c94:	blcs	440018 <g_benchSeparately@@Base+0x410fe4>
    1c98:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1c9c:	movwcc	r6, #34848	; 0x8820
    1ca0:			; <UNDEFINED> instruction: 0xf7ff447a
    1ca4:			; <UNDEFINED> instruction: 0xf8dfe91e
    1ca8:			; <UNDEFINED> instruction: 0xf8df3b04
    1cac:	tstcs	r1, r4, lsl #22
    1cb0:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    1cb4:			; <UNDEFINED> instruction: 0xf7ff447a
    1cb8:			; <UNDEFINED> instruction: 0xf8dfe914
    1cbc:	stmdavs	r3!, {r3, r4, r5, r6, r7, r9, fp}
    1cc0:	tstcs	r1, ip, asr #4
    1cc4:			; <UNDEFINED> instruction: 0xf7ff4478
    1cc8:			; <UNDEFINED> instruction: 0xf8dfe88e
    1ccc:	stmdavs	r3!, {r2, r3, r5, r6, r7, r9, fp}
    1cd0:	tstcs	r1, r2, asr #4
    1cd4:			; <UNDEFINED> instruction: 0xf7ff4478
    1cd8:			; <UNDEFINED> instruction: 0xf8dfe886
    1cdc:	stmdavs	r3!, {r5, r6, r7, r9, fp}
    1ce0:	tstcs	r1, r4, lsr #4
    1ce4:			; <UNDEFINED> instruction: 0xf7ff4478
    1ce8:			; <UNDEFINED> instruction: 0xf8dfe87e
    1cec:			; <UNDEFINED> instruction: 0x462b2ad4
    1cf0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1cf4:	strls	r6, [r5, #-2080]	; 0xfffff7e0
    1cf8:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cfc:	bcs	ff140080 <g_benchSeparately@@Base+0xff11104c>
    1d00:	blls	14a10c <g_benchSeparately@@Base+0x11b0d8>
    1d04:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1d08:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d0c:	bcs	fee40090 <g_benchSeparately@@Base+0xfee1105c>
    1d10:	tstcs	r1, r5, lsl #22
    1d14:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1d18:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d1c:	andcs	r6, sl, r1, lsr #16
    1d20:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d24:	beq	fe9400a8 <g_benchSeparately@@Base+0xfe911074>
    1d28:	andscs	r6, r6, #2293760	; 0x230000
    1d2c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1d30:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d34:	beq	fe6400b8 <g_benchSeparately@@Base+0xfe611084>
    1d38:	andscs	r6, r6, #2293760	; 0x230000
    1d3c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1d40:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d44:	beq	fe3400c8 <g_benchSeparately@@Base+0xfe311094>
    1d48:	eorcs	r6, pc, #2293760	; 0x230000
    1d4c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1d50:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d54:	bcs	fe0400d8 <g_benchSeparately@@Base+0xfe0110a4>
    1d58:	tstcs	r1, ip, lsl #6
    1d5c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1d60:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d64:	andcs	r6, sl, r1, lsr #16
    1d68:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d6c:	beq	1b400f0 <g_benchSeparately@@Base+0x1b110bc>
    1d70:	eorcs	r6, r1, #2293760	; 0x230000
    1d74:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1d78:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d7c:	beq	1840100 <g_benchSeparately@@Base+0x18110cc>
    1d80:	eorcs	r6, r1, #2293760	; 0x230000
    1d84:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1d88:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d8c:	beq	1540110 <g_benchSeparately@@Base+0x15110dc>
    1d90:	subcs	r6, r3, #2293760	; 0x230000
    1d94:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1d98:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d9c:	bcs	1240120 <g_benchSeparately@@Base+0x12110ec>
    1da0:	bcc	43d608 <g_benchSeparately@@Base+0x40e5d4>
    1da4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1da8:			; <UNDEFINED> instruction: 0xf7ff6820
    1dac:			; <UNDEFINED> instruction: 0xf8dfe89a
    1db0:	stmdavs	r3!, {r2, r3, r4, r5, r9, fp}
    1db4:	tstcs	r1, r1, asr #4
    1db8:			; <UNDEFINED> instruction: 0xf7ff4478
    1dbc:	stmdavs	r1!, {r2, r4, fp, sp, lr, pc}
    1dc0:			; <UNDEFINED> instruction: 0xf7ff200a
    1dc4:			; <UNDEFINED> instruction: 0xf8dfe8b2
    1dc8:	stmdavs	r3!, {r3, r5, r9, fp}
    1dcc:	tstcs	r1, r1, lsl r2
    1dd0:			; <UNDEFINED> instruction: 0xf7ff4478
    1dd4:			; <UNDEFINED> instruction: 0xf8dfe808
    1dd8:	stmdavs	r3!, {r2, r3, r4, r9, fp}
    1ddc:	tstcs	r1, r1, lsl r2
    1de0:			; <UNDEFINED> instruction: 0xf7ff4478
    1de4:			; <UNDEFINED> instruction: 0xf8dfe800
    1de8:	stmdavs	r3!, {r4, r9, fp}
    1dec:	tstcs	r1, r7, asr #4
    1df0:			; <UNDEFINED> instruction: 0xf7fe4478
    1df4:			; <UNDEFINED> instruction: 0xf8dfeff8
    1df8:	vnmls.f32	s4, s16, s8
    1dfc:	tstcs	r1, r0, lsl sl
    1e00:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1e04:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e08:	andcs	r6, sl, r1, lsr #16
    1e0c:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e10:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e14:	eorscs	r6, r1, #2293760	; 0x230000
    1e18:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1e1c:	svc	0x00e2f7fe
    1e20:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e24:	eorcs	r6, r3, #2293760	; 0x230000
    1e28:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1e2c:	svc	0x00daf7fe
    1e30:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e34:	subcs	r6, sp, #2293760	; 0x230000
    1e38:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1e3c:	svc	0x00d2f7fe
    1e40:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e44:	bcc	43d6ac <g_benchSeparately@@Base+0x40e678>
    1e48:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1e4c:			; <UNDEFINED> instruction: 0xf7ff6820
    1e50:			; <UNDEFINED> instruction: 0xf8dfe848
    1e54:	stmdavs	r3!, {r2, r3, r4, r5, r7, r8, fp}
    1e58:	tstcs	r1, r7, lsl r2
    1e5c:			; <UNDEFINED> instruction: 0xf7fe4478
    1e60:			; <UNDEFINED> instruction: 0xf8dfefc2
    1e64:			; <UNDEFINED> instruction: 0xee1829b0
    1e68:	tstcs	r1, r0, lsl sl
    1e6c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1e70:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e74:	andcs	r6, sl, r1, lsr #16
    1e78:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e7c:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e80:	bcc	43d6e8 <g_benchSeparately@@Base+0x40e6b4>
    1e84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1e88:			; <UNDEFINED> instruction: 0xf7ff6820
    1e8c:			; <UNDEFINED> instruction: 0xf8dfe82a
    1e90:	stmdavs	r3!, {r2, r3, r7, r8, fp}
    1e94:	tstcs	r1, r6, lsr #4
    1e98:			; <UNDEFINED> instruction: 0xf7fe4478
    1e9c:			; <UNDEFINED> instruction: 0xf8dfefa4
    1ea0:	stmdavs	r3!, {r7, r8, fp}
    1ea4:	tstcs	r1, r5, asr #4
    1ea8:			; <UNDEFINED> instruction: 0xf7fe4478
    1eac:			; <UNDEFINED> instruction: 0xf8dfef9c
    1eb0:			; <UNDEFINED> instruction: 0xee182974
    1eb4:	tstcs	r1, r0, lsl sl
    1eb8:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    1ebc:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ec0:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ec4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ec8:			; <UNDEFINED> instruction: 0xf43f2b00
    1ecc:	stmdavs	r1!, {r0, r2, r6, r8, sl, fp, sp, pc}
    1ed0:			; <UNDEFINED> instruction: 0xf7ff200a
    1ed4:			; <UNDEFINED> instruction: 0xf8dfe82a
    1ed8:	stmdavs	r3!, {r2, r4, r6, r8, fp}
    1edc:	tstcs	r1, r6, lsl r2
    1ee0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ee4:			; <UNDEFINED> instruction: 0xf8dfef80
    1ee8:	stmdavs	r3!, {r3, r6, r8, fp}
    1eec:	tstcs	r1, pc, lsr #4
    1ef0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ef4:			; <UNDEFINED> instruction: 0xf8dfef78
    1ef8:	stmdavs	r3!, {r2, r3, r4, r5, r8, fp}
    1efc:	tstcs	r1, r3, lsr #4
    1f00:			; <UNDEFINED> instruction: 0xf7fe4478
    1f04:			; <UNDEFINED> instruction: 0xf8dfef70
    1f08:			; <UNDEFINED> instruction: 0xee182930
    1f0c:	tstcs	r1, r0, lsl sl
    1f10:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    1f14:	svc	0x00e4f7fe
    1f18:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f1c:	eorscs	r6, r4, #2293760	; 0x230000
    1f20:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1f24:	svc	0x005ef7fe
    1f28:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f2c:	andscs	r6, fp, #2293760	; 0x230000
    1f30:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1f34:	svc	0x0056f7fe
    1f38:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f3c:	bcc	43d7a4 <g_benchSeparately@@Base+0x40e770>
    1f40:	stmdavs	r0!, {r0, r8, sp}
    1f44:			; <UNDEFINED> instruction: 0xf7fe447a
    1f48:			; <UNDEFINED> instruction: 0xf8dfefcc
    1f4c:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, fp}
    1f50:	tstcs	r1, r4, lsr #4
    1f54:			; <UNDEFINED> instruction: 0xf7fe4478
    1f58:	ldrbt	lr, [sp], #3910	; 0xf46
    1f5c:	beq	fe43d7c4 <g_benchSeparately@@Base+0xfe40e790>
    1f60:			; <UNDEFINED> instruction: 0xf0172101
    1f64:	blls	5412b8 <g_benchSeparately@@Base+0x512284>
    1f68:	movwcs	r9, #4870	; 0x1306
    1f6c:	blls	6a6ba4 <g_benchSeparately@@Base+0x677b70>
    1f70:	blt	8bff74 <g_benchSeparately@@Base+0x890f40>
    1f74:	movwls	r2, #33538	; 0x8302
    1f78:			; <UNDEFINED> instruction: 0xf7ff9b1a
    1f7c:	ldmdage	sl, {r0, r2, r3, r4, r9, fp, ip, sp, pc}
    1f80:	tstls	sl, #134217728	; 0x8000000
    1f84:	ldc2	0, cr15, [ip], {20}
    1f88:	blcc	68bf8 <g_benchSeparately@@Base+0x39bc4>
    1f8c:	andsls	r9, r3, sl, lsl r3
    1f90:	blt	4bff94 <g_benchSeparately@@Base+0x490f60>
    1f94:			; <UNDEFINED> instruction: 0xf0142001
    1f98:	blls	6c0534 <g_benchSeparately@@Base+0x691500>
    1f9c:	blt	33ffa0 <g_benchSeparately@@Base+0x310f6c>
    1fa0:			; <UNDEFINED> instruction: 0xf8df9a09
    1fa4:	ldmpl	r3, {r3, r5, r7, fp, ip, sp}^
    1fa8:			; <UNDEFINED> instruction: 0xf001681c
    1fac:			; <UNDEFINED> instruction: 0xf8dff82b
    1fb0:	eorcs	r3, r0, #160, 16	; 0xa00000
    1fb4:	mrscs	r9, R9_usr
    1fb8:			; <UNDEFINED> instruction: 0xf8df447b
    1fbc:	movwls	r2, #10392	; 0x2898
    1fc0:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1fc4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1fc8:	strtmi	r9, [r0], -r1
    1fcc:	svc	0x0088f7fe
    1fd0:			; <UNDEFINED> instruction: 0xf8dfe4c2
    1fd4:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
    1fd8:	bcs	9c048 <g_benchSeparately@@Base+0x6d014>
    1fdc:	andcs	fp, r1, #4, 30
    1fe0:	ldr	r6, [r9], #-26	; 0xffffffe6
    1fe4:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1fe8:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    1fec:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    1ff0:			; <UNDEFINED> instruction: 0xf0002800
    1ff4:	movwcs	r8, #867	; 0x363
    1ff8:	blls	1e6c18 <g_benchSeparately@@Base+0x1b7be4>
    1ffc:	blls	15386c <g_benchSeparately@@Base+0x124838>
    2000:	eorcc	pc, r8, r2, asr #16
    2004:			; <UNDEFINED> instruction: 0xf1082305
    2008:	movwls	r0, #34817	; 0x8801
    200c:	bllt	ffd80010 <g_benchSeparately@@Base+0xffd50fdc>
    2010:	strmi	r2, [r3], r3, lsl #6
    2014:			; <UNDEFINED> instruction: 0xf7ff9308
    2018:	stmdals	r7, {r0, r1, r2, r3, r7, fp, ip, sp, pc}
    201c:			; <UNDEFINED> instruction: 0xf0184641
    2020:			; <UNDEFINED> instruction: 0x4683faf3
    2024:	tstcs	r1, pc, asr r4
    2028:			; <UNDEFINED> instruction: 0xf0174648
    202c:	bls	6c12e8 <g_benchSeparately@@Base+0x6922b4>
    2030:	andsls	r3, sl, #268435456	; 0x10000000
    2034:	movwcs	lr, #1317	; 0x525
    2038:	ldrmi	r9, [ip], -sl, lsl #6
    203c:	stcls	6, cr4, [r9, #-124]	; 0xffffff84
    2040:			; <UNDEFINED> instruction: 0xf8df221b
    2044:	tstcs	r1, r4, asr #14
    2048:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    204c:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    2050:			; <UNDEFINED> instruction: 0xf7fe681b
    2054:			; <UNDEFINED> instruction: 0xf8dfeec8
    2058:	stmiapl	fp!, {r4, fp, ip, sp}^
    205c:			; <UNDEFINED> instruction: 0xf7fe6818
    2060:	strb	lr, [r4], #-4000	; 0xfffff060
    2064:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2068:	ldrbtmi	r9, [fp], #-3078	; 0xfffff3fa
    206c:	stccs	3, cr9, [r0, #-24]	; 0xffffffe8
    2070:	blge	ff4bf174 <g_benchSeparately@@Base+0xff490140>
    2074:			; <UNDEFINED> instruction: 0xf8dfe7ad
    2078:	ldrbtmi	r3, [fp], #-2040	; 0xfffff808
    207c:	blcs	9c0f0 <g_benchSeparately@@Base+0x6d0bc>
    2080:	mrshi	pc, (UNDEF: 104)	; <UNPREDICTABLE>
    2084:	beq	fe43d8ec <g_benchSeparately@@Base+0xfe40e8b8>
    2088:	bleq	3e1cc <g_benchSeparately@@Base+0xf198>
    208c:	ldmib	sp, {r0, r2, r3, r8, r9, fp, ip, pc}^
    2090:			; <UNDEFINED> instruction: 0xf0171205
    2094:	strt	pc, [r6], #-3243	; 0xfffff355
    2098:	bleq	3e1dc <g_benchSeparately@@Base+0xf1a8>
    209c:			; <UNDEFINED> instruction: 0xf7ff2501
    20a0:	cdp	8, 1, cr11, cr8, cr11, {2}
    20a4:			; <UNDEFINED> instruction: 0x21010a90
    20a8:	ldc2	0, cr15, [ip], #-92	; 0xffffffa4
    20ac:			; <UNDEFINED> instruction: 0x37c4f8df
    20b0:	andls	r2, r8, #536870912	; 0x20000000
    20b4:	tstcc	r0, #2063597568	; 0x7b000000
    20b8:			; <UNDEFINED> instruction: 0xf7ff9306
    20bc:	strbmi	fp, [r8], -r2, ror #16
    20c0:	ldc2	0, cr15, [r6], #-92	; 0xffffffa4
    20c4:			; <UNDEFINED> instruction: 0xf0144606
    20c8:			; <UNDEFINED> instruction: 0xf8dff8c7
    20cc:	ldrbtmi	r3, [fp], #-1964	; 0xfffff854
    20d0:	blcs	5c144 <g_benchSeparately@@Base+0x2d110>
    20d4:	ldclge	6, cr15, [r4], {127}	; 0x7f
    20d8:	sbfxcs	pc, pc, #17, #1
    20dc:			; <UNDEFINED> instruction: 0xf8df0ab3
    20e0:	ldrbtmi	r0, [sl], #-1704	; 0xfffff958
    20e4:	tstcs	r1, r0, lsr #16
    20e8:			; <UNDEFINED> instruction: 0xf7fe6800
    20ec:	strb	lr, [r7], #3834	; 0xefa
    20f0:	blcs	5c1e4 <g_benchSeparately@@Base+0x2d1b0>
    20f4:	stclge	6, cr15, [r4], {127}	; 0x7f
    20f8:	bcs	43d964 <g_benchSeparately@@Base+0x40e930>
    20fc:			; <UNDEFINED> instruction: 0xf8df4633
    2100:	strb	r0, [pc, r8, lsl #13]!
    2104:	andpl	pc, r0, pc, asr #8
    2108:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    210c:	stmdacs	r0, {r0, r3, r4, ip, pc}
    2110:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    2114:	tstls	r8, #0, 6
    2118:	svceq	0x0000f1b8
    211c:	teqhi	ip, r0	; <UNPREDICTABLE>
    2120:	blls	1d3b94 <g_benchSeparately@@Base+0x1a4b60>
    2124:			; <UNDEFINED> instruction: 0xf8cdaa19
    2128:	svcne	0x001e902c
    212c:			; <UNDEFINED> instruction: 0x465fab1a
    2130:	strpl	pc, [r0], #-1103	; 0xfffffbb1
    2134:	bcc	43d960 <g_benchSeparately@@Base+0x40e92c>
    2138:			; <UNDEFINED> instruction: 0x4692ab18
    213c:			; <UNDEFINED> instruction: 0x46999511
    2140:	ldmdavs	r1!, {r3, r4, sp, lr, pc}
    2144:	tstls	sl, r8, lsl #12
    2148:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    214c:	bls	668db4 <g_benchSeparately@@Base+0x639d80>
    2150:	strmi	r9, [r5], -sl, lsl #18
    2154:	adcmi	r4, r0, #24, 8	; 0x18000000
    2158:	ldmne	r0, {r0, r1, r2, r5, r9, ip, lr, pc}^
    215c:			; <UNDEFINED> instruction: 0xf7fe1ae2
    2160:	bls	63dc30 <g_benchSeparately@@Base+0x60ebfc>
    2164:	bleq	7e598 <g_benchSeparately@@Base+0x4f564>
    2168:	ldmdbne	r3, {r0, r9, ip, sp}^
    216c:	smladcc	r1, r8, r3, r9
    2170:	rsbsle	r4, r4, r7, asr #10
    2174:	svceq	0x0004f856
    2178:	blx	fffbe1d2 <g_benchSeparately@@Base+0xfff8f19e>
    217c:	rscle	r2, r0, r0, lsl #16
    2180:			; <UNDEFINED> instruction: 0x464a9819
    2184:	bcc	43d9f0 <g_benchSeparately@@Base+0x40e9bc>
    2188:	strmi	r4, [r4], #-1617	; 0xfffff9af
    218c:	ldrls	r6, [sl], #-2096	; 0xfffff7d0
    2190:	mrc2	0, 0, pc, cr14, cr4, {0}
    2194:	strmi	r9, [r3], #2841	; 0xb19
    2198:			; <UNDEFINED> instruction: 0xf0002b00
    219c:	ldflsd	f0, [sl], {44}	; 0x2c
    21a0:			; <UNDEFINED> instruction: 0xf08042a3
    21a4:	bne	ff922d08 <g_benchSeparately@@Base+0xff8f3cd4>
    21a8:			; <UNDEFINED> instruction: 0xf504e7e1
    21ac:	adcmi	r5, r0, #0, 8
    21b0:			; <UNDEFINED> instruction: 0x4610d2fb
    21b4:	andls	r4, sl, #34603008	; 0x2100000
    21b8:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    21bc:	stmdacs	r0, {r1, r3, r9, fp, ip, pc}
    21c0:	sbchi	pc, r1, #0
    21c4:	andsls	r9, r9, r8, lsl fp
    21c8:	addsmi	r1, r4, #15335424	; 0xea0000
    21cc:	adcshi	pc, r0, #64, 4
    21d0:			; <UNDEFINED> instruction: 0x46026831
    21d4:	stccs	7, cr14, [r0, #-772]	; 0xfffffcfc
    21d8:			; <UNDEFINED> instruction: 0xf1b8d038
    21dc:			; <UNDEFINED> instruction: 0xf2c00f00
    21e0:			; <UNDEFINED> instruction: 0xf8df829c
    21e4:	stmdals	r6, {r2, r3, r4, r7, r9, sl, ip, lr}
    21e8:	strcc	r4, [r8, #-1149]	; 0xfffffb83
    21ec:			; <UNDEFINED> instruction: 0xf7fe4629
    21f0:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    21f4:	addhi	pc, r9, r0
    21f8:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    21fc:	mrc	4, 0, r4, cr8, cr11, {3}
    2200:			; <UNDEFINED> instruction: 0x46420a90
    2204:			; <UNDEFINED> instruction: 0xf0189907
    2208:	pkhtbmi	pc, r3, r5, asr #17	; <UNPREDICTABLE>
    220c:	bllt	1b00210 <g_benchSeparately@@Base+0x1ad11dc>
    2210:	bge	6a862c <g_benchSeparately@@Base+0x6795f8>
    2214:			; <UNDEFINED> instruction: 0xf7fe2003
    2218:	ldmdblt	r0!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    221c:			; <UNDEFINED> instruction: 0xf4039b1e
    2220:			; <UNDEFINED> instruction: 0xf5b34370
    2224:			; <UNDEFINED> instruction: 0xf43e4f00
    2228:			; <UNDEFINED> instruction: 0xf8dfafd7
    222c:	ldrbtmi	r3, [fp], #-1628	; 0xfffff9a4
    2230:	blcs	1c2a4 <_IO_stdin_used@@Base+0x6b8>
    2234:	addshi	pc, sp, #64	; 0x40
    2238:			; <UNDEFINED> instruction: 0xf7fe2001
    223c:			; <UNDEFINED> instruction: 0xf8dfee18
    2240:	ldrbtmi	r3, [fp], #-1612	; 0xfffff9b4
    2244:	movwls	r3, #25352	; 0x6308
    2248:	bllt	1d0024c <g_benchSeparately@@Base+0x1cd1218>
    224c:	beq	fe43dab4 <g_benchSeparately@@Base+0xfe40ea80>
    2250:	andne	lr, r5, #3620864	; 0x374000
    2254:			; <UNDEFINED> instruction: 0xf840f018
    2258:			; <UNDEFINED> instruction: 0xf7ff4683
    225c:	blls	670f74 <g_benchSeparately@@Base+0x641f40>
    2260:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    2264:	movwls	r9, #44305	; 0xad11
    2268:	svceq	0x0000f1bb
    226c:	addshi	pc, r4, r0
    2270:	streq	pc, [r1], -fp, lsl #2
    2274:			; <UNDEFINED> instruction: 0x463000b6
    2278:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    227c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2280:	rsbshi	pc, r3, #0
    2284:	cfmvdlrcc	mvd4, r9
    2288:	movwcs	r9, #3082	; 0xc0a
    228c:	beq	3ceac <g_benchSeparately@@Base+0xde78>
    2290:	ldrmi	r9, [lr], -fp, lsl #10
    2294:	tstls	r8, #5242880	; 0x500000
    2298:			; <UNDEFINED> instruction: 0xf84519a0
    229c:			; <UNDEFINED> instruction: 0xf7fe0b04
    22a0:	strmi	lr, [sl, #3570]!	; 0xdf2
    22a4:	movweq	pc, #4358	; 0x1106	; <UNPREDICTABLE>
    22a8:	streq	lr, [r0], -r3, lsl #22
    22ac:	mvnsle	r9, r8, lsl r6
    22b0:	stcls	12, cr9, [fp, #-68]	; 0xffffffbc
    22b4:	vhsub.s8	d4, d16, d22
    22b8:			; <UNDEFINED> instruction: 0xf8df8157
    22bc:			; <UNDEFINED> instruction: 0xf04f45d4
    22c0:			; <UNDEFINED> instruction: 0xf8df0800
    22c4:			; <UNDEFINED> instruction: 0xf8dd65d0
    22c8:	ldrbtmi	sl, [ip], #-36	; 0xffffffdc
    22cc:	strls	r4, [fp, #-1150]	; 0xfffffb82
    22d0:			; <UNDEFINED> instruction: 0xf108e003
    22d4:	ldrbmi	r0, [r8, #2049]	; 0x801
    22d8:	stmdavs	r3!, {r4, ip, lr, pc}
    22dc:	ldmible	r8!, {r0, r1, r8, r9, fp, sp}^
    22e0:	strteq	pc, [r4], #2271	; 0x8df
    22e4:			; <UNDEFINED> instruction: 0xf8574643
    22e8:	ldrtmi	r5, [r2], -r8, lsr #32
    22ec:			; <UNDEFINED> instruction: 0xf85a2101
    22f0:	strls	r0, [r0, #-0]
    22f4:			; <UNDEFINED> instruction: 0xf7fe6800
    22f8:			; <UNDEFINED> instruction: 0xe7eaedf4
    22fc:	stcls	8, cr9, [fp, #-28]	; 0xffffffe4
    2300:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2304:			; <UNDEFINED> instruction: 0xf7ff9707
    2308:			; <UNDEFINED> instruction: 0x462bb9fe
    230c:			; <UNDEFINED> instruction: 0x462be777
    2310:	blt	ff840314 <g_benchSeparately@@Base+0xff8112e0>
    2314:	eorcs	r9, pc, #576	; 0x240
    2318:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    231c:			; <UNDEFINED> instruction: 0xf8df2101
    2320:	stmiapl	fp!, {r3, r4, r5, r6, r8, sl}^
    2324:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2328:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    232c:			; <UNDEFINED> instruction: 0xf8dfe6aa
    2330:	beq	feccb8e8 <g_benchSeparately@@Base+0xfec9c8b4>
    2334:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2338:			; <UNDEFINED> instruction: 0xe6d3447a
    233c:			; <UNDEFINED> instruction: 0xf8dfb15b
    2340:	eorcs	r3, r4, #72, 8	; 0x48000000
    2344:	tstcs	r1, r9, lsl #24
    2348:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    234c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    2350:			; <UNDEFINED> instruction: 0xf7fe681b
    2354:	cdp	13, 1, cr14, cr8, cr8, {2}
    2358:			; <UNDEFINED> instruction: 0xf0140a10
    235c:	ldcne	13, cr15, [r9], {21}
    2360:	ldrmi	r9, [r0], -lr, lsl #2
    2364:			; <UNDEFINED> instruction: 0xf7fe930b
    2368:	blls	2fd9a8 <g_benchSeparately@@Base+0x2ce974>
    236c:	tstls	sl, #50331648	; 0x3000000
    2370:	stmdalt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2374:	beq	fe43dbdc <g_benchSeparately@@Base+0xfe40eba8>
    2378:	ldrmi	r2, [r3], r1, lsl #2
    237c:	blx	4be3e2 <g_benchSeparately@@Base+0x48f3ae>
    2380:	mrclt	7, 6, APSR_nzcv, cr10, cr14, {7}
    2384:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    2388:			; <UNDEFINED> instruction: 0xf8dd9d12
    238c:	ldmib	sp, {r3, r5, pc}^
    2390:			; <UNDEFINED> instruction: 0x960b4716
    2394:	mrclt	7, 6, APSR_nzcv, cr0, cr14, {7}
    2398:			; <UNDEFINED> instruction: 0xf7fe9819
    239c:	movwcs	lr, #3296	; 0xce0
    23a0:	ldrmi	r9, [pc], -sl, lsl #6
    23a4:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    23a8:	rsbcs	r9, r5, #2304	; 0x900
    23ac:	strdcs	r4, [r1, -r6]
    23b0:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    23b4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    23b8:			; <UNDEFINED> instruction: 0xf7fe681b
    23bc:			; <UNDEFINED> instruction: 0xf8dfed14
    23c0:	ldrbtmi	r3, [fp], #-1256	; 0xfffffb18
    23c4:	movwls	r3, #25352	; 0x6308
    23c8:	blt	2403cc <g_benchSeparately@@Base+0x211398>
    23cc:	beq	fe43dc34 <g_benchSeparately@@Base+0xfe40ec00>
    23d0:	ldrmi	r2, [r3], r1, lsl #2
    23d4:	blx	fe83e438 <g_benchSeparately@@Base+0xfe80f404>
    23d8:	mcrlt	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    23dc:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    23e0:	pkhbtmi	r0, fp, r0, lsl #21
    23e4:	blx	fe63e448 <g_benchSeparately@@Base+0xfe60f414>
    23e8:	mcrlt	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    23ec:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    23f0:			; <UNDEFINED> instruction: 0xf7ff447b
    23f4:			; <UNDEFINED> instruction: 0xf8ddb90d
    23f8:	ldcls	0, cr9, [r1, #-176]	; 0xffffff50
    23fc:	stmdals	r5, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2400:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2404:	stmdals	r8, {r2, r9, sl, lr}
    2408:			; <UNDEFINED> instruction: 0xf7fe1d61
    240c:	andls	lr, r6, r2, lsl #25
    2410:			; <UNDEFINED> instruction: 0xf0002800
    2414:	stmdbls	r5, {r0, r2, r3, r8, pc}
    2418:			; <UNDEFINED> instruction: 0xf7fe4622
    241c:			; <UNDEFINED> instruction: 0xf8dfecba
    2420:			; <UNDEFINED> instruction: 0xf8df3490
    2424:	ldrbtmi	r1, [fp], #-1168	; 0xfffffb70
    2428:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    242c:	bl	9c494 <g_benchSeparately@@Base+0x6d460>
    2430:	ldmdbvc	lr, {r2, sl, fp}
    2434:	tstpl	r0, fp, lsl #16
    2438:			; <UNDEFINED> instruction: 0xf88c2b01
    243c:	vhadd.s8	d6, d0, d4
    2440:	stcls	0, cr8, [r6], {142}	; 0x8e
    2444:	ldmiblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2448:			; <UNDEFINED> instruction: 0xf7fe9805
    244c:	mcrrne	13, 1, lr, r2, cr12
    2450:	andcs	r4, r1, r4, lsl #12
    2454:	ldrmi	r9, [r1], -fp, lsl #4
    2458:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    245c:	andls	r9, r6, fp, lsl #20
    2460:			; <UNDEFINED> instruction: 0xf0002800
    2464:	stmdbls	r5, {r0, r2, r5, r6, r7, pc}
    2468:	ldc	7, cr15, [r2], {254}	; 0xfe
    246c:	ldmdble	pc, {r2, sl, fp, sp}^	; <UNPREDICTABLE>
    2470:	bge	e29090 <g_benchSeparately@@Base+0xdfa05c>
    2474:	strtmi	r1, [r4], r1, lsr #30
    2478:			; <UNDEFINED> instruction: 0xf04f4423
    247c:	cdpls	14, 0, cr0, cr5, cr0, {0}
    2480:	stmdbeq	r1, {r1, r4, fp, ip, sp, lr, pc}
    2484:	andvs	pc, ip, r6, lsl r8	; <UNPREDICTABLE>
    2488:	smlabble	r5, r6, r2, r4
    248c:	ldfccp	f7, [pc], #48	; 24c4 <__assert_fail@plt+0x1500>
    2490:	stmdb	r1, {r0, r1, fp, ip, sp, lr, pc}
    2494:	ldmible	r2!, {r0, r5, r6, r8, sl, lr}^
    2498:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    249c:	strbmi	r3, [r4, #-3077]!	; 0xfffff3fb
    24a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    24a4:	svcge	0x004af47f
    24a8:	stmible	sl, {r0, r8, r9, fp, sp}^
    24ac:	strcs	pc, [ip], #-2271	; 0xfffff721
    24b0:	blls	19478c <g_benchSeparately@@Base+0x165758>
    24b4:	cfstrsls	mvf4, [r9], {122}	; 0x7a
    24b8:	stmdapl	r0!, {r0, r8, sp}
    24bc:			; <UNDEFINED> instruction: 0xf7fe6800
    24c0:			; <UNDEFINED> instruction: 0xe7beed10
    24c4:			; <UNDEFINED> instruction: 0xf64d2300
    24c8:			; <UNDEFINED> instruction: 0x469802f0
    24cc:	rscsvc	pc, pc, #217055232	; 0xcf00000
    24d0:	movwls	r4, #63129	; 0xf699
    24d4:	movwls	r9, #21262	; 0x530e
    24d8:	movwcs	r9, #4880	; 0x1310
    24dc:	andsls	r9, r3, #12, 26	; 0x300
    24e0:			; <UNDEFINED> instruction: 0xf7fe930d
    24e4:	bls	271da0 <g_benchSeparately@@Base+0x242d6c>
    24e8:	ldmpl	r3, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    24ec:			; <UNDEFINED> instruction: 0xf7fe6818
    24f0:			; <UNDEFINED> instruction: 0xf7feecf0
    24f4:	stmdbls	fp, {r2, r6, r8, sl, fp, sp, lr, pc}
    24f8:			; <UNDEFINED> instruction: 0xf0402800
    24fc:	stmdals	r5, {r4, r5, r6, r7, pc}
    2500:	ldc	7, cr15, [r2], {254}	; 0xfe
    2504:			; <UNDEFINED> instruction: 0xf43f2800
    2508:			; <UNDEFINED> instruction: 0xf7feaa10
    250c:	stccs	14, cr11, [r0, #-388]	; 0xfffffe7c
    2510:	ldmdbge	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    2514:	blcs	29134 <_IO_stdin_used@@Base+0xd548>
    2518:	ldmdbge	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    251c:	mcrlt	7, 4, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2520:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    2524:	ldmib	sp, {r1, r4, r8, sl, fp, ip, pc}^
    2528:	blls	694188 <g_benchSeparately@@Base+0x665154>
    252c:	svclt	0x0044f7fe
    2530:	ldr	r4, [r1, r4, lsr #13]!
    2534:			; <UNDEFINED> instruction: 0xf04f2305
    2538:	movwls	r0, #35584	; 0x8b00
    253c:	ldcllt	7, cr15, [ip, #1016]!	; 0x3f8
    2540:	beq	fe43dda8 <g_benchSeparately@@Base+0xfe40ed74>
    2544:	ldrmi	r2, [r3], r1, lsl #2
    2548:	blx	fbe5ac <g_benchSeparately@@Base+0xf8f578>
    254c:	ldcllt	7, cr15, [r4, #1016]!	; 0x3f8
    2550:	beq	fe43ddb8 <g_benchSeparately@@Base+0xfe40ed84>
    2554:			; <UNDEFINED> instruction: 0xf017468b
    2558:			; <UNDEFINED> instruction: 0xf7fefa25
    255c:	ldrmi	fp, [r3], -sp, ror #27
    2560:	stmmi	r9, {r0, r1, r2, r4, r6, r7, r9, fp, lr}
    2564:			; <UNDEFINED> instruction: 0xe7a6447a
    2568:			; <UNDEFINED> instruction: 0xf7fe980a
    256c:			; <UNDEFINED> instruction: 0x4638ebf8
    2570:	bl	ffd40570 <g_benchSeparately@@Base+0xffd1153c>
    2574:	mrc	7, 0, lr, cr8, cr3, {0}
    2578:	pkhbtmi	r0, fp, r0, lsl #21
    257c:	blx	93e5e0 <g_benchSeparately@@Base+0x90f5ac>
    2580:	ldcllt	7, cr15, [sl, #1016]	; 0x3f8
    2584:	strmi	r4, [r3], pc, asr #21
    2588:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    258c:	andsvs	r3, r3, r1, lsl #6
    2590:	ldcllt	7, cr15, [r2, #1016]	; 0x3f8
    2594:	beq	fe43ddfc <g_benchSeparately@@Base+0xfe40edc8>
    2598:	ldrmi	r2, [r3], r1, lsl #2
    259c:	blx	6be600 <g_benchSeparately@@Base+0x68f5cc>
    25a0:	stcllt	7, cr15, [sl, #1016]	; 0x3f8
    25a4:	beq	fe43de0c <g_benchSeparately@@Base+0xfe40edd8>
    25a8:			; <UNDEFINED> instruction: 0xf017468b
    25ac:			; <UNDEFINED> instruction: 0xf7fefa07
    25b0:	cdp	13, 1, cr11, cr8, cr3, {6}
    25b4:			; <UNDEFINED> instruction: 0x21020a90
    25b8:			; <UNDEFINED> instruction: 0xf0174693
    25bc:			; <UNDEFINED> instruction: 0xf7fef9ff
    25c0:			; <UNDEFINED> instruction: 0xf7febdbb
    25c4:	vmovcs.16	d16[1], lr
    25c8:	mrcge	4, 1, APSR_nzcv, cr6, cr15, {1}
    25cc:	eorcs	r9, r9, #2304	; 0x900
    25d0:	tstcs	r1, sp, ror #22
    25d4:	stmiapl	r3!, {r2, r3, r4, r5, r7, fp, lr}^
    25d8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    25dc:	stc	7, cr15, [r2], {254}	; 0xfe
    25e0:	blmi	feebbe90 <g_benchSeparately@@Base+0xfee8ce5c>
    25e4:	eorsvc	pc, sp, #1325400064	; 0x4f000000
    25e8:	ldmmi	sl!, {r0, r3, r4, r5, r7, r8, fp, lr}
    25ec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    25f0:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    25f4:	stcl	7, cr15, [r6], #1016	; 0x3f8
    25f8:	movwcc	sl, #30746	; 0x781a
    25fc:			; <UNDEFINED> instruction: 0xf014931a
    2600:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    2604:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    2608:	movwls	r4, #53827	; 0xd243
    260c:	bleq	3e750 <g_benchSeparately@@Base+0xf71c>
    2610:	ldclt	7, cr15, [r2, #1016]	; 0x3f8
    2614:			; <UNDEFINED> instruction: 0x461849b0
    2618:	ldrbtmi	r9, [r9], #-778	; 0xfffffcf6
    261c:	bl	fe14061c <g_benchSeparately@@Base+0xfe1115e8>
    2620:			; <UNDEFINED> instruction: 0xf47e2800
    2624:	movwcs	sl, #52804	; 0xce44
    2628:	movwls	r4, #54915	; 0xd683
    262c:	stclt	7, cr15, [r4, #1016]	; 0x3f8
    2630:	beq	43de98 <g_benchSeparately@@Base+0x40ee64>
    2634:	bl	ff440634 <g_benchSeparately@@Base+0xff411600>
    2638:	mrc	5, 0, lr, cr8, cr14, {7}
    263c:			; <UNDEFINED> instruction: 0x21010a90
    2640:			; <UNDEFINED> instruction: 0xf0174693
    2644:			; <UNDEFINED> instruction: 0xf7fef9cd
    2648:	mrc	13, 0, fp, cr8, cr7, {3}
    264c:	pkhbtmi	r0, fp, r0, lsl #21
    2650:			; <UNDEFINED> instruction: 0xf9c6f017
    2654:	ldcllt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2658:	strmi	r9, [r3], r9, lsl #20
    265c:	ldmpl	r3, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    2660:			; <UNDEFINED> instruction: 0xf000681c
    2664:	blmi	fe7819a8 <g_benchSeparately@@Base+0xfe752974>
    2668:	andls	r2, r0, #32, 4
    266c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2670:	movwls	r4, #10907	; 0x2a9b
    2674:	ldrbtmi	r4, [sl], #-2971	; 0xfffff465
    2678:	andls	r4, r1, fp, ror r4
    267c:			; <UNDEFINED> instruction: 0xf7fe4620
    2680:			; <UNDEFINED> instruction: 0xf7ffec30
    2684:	bmi	fe630c60 <g_benchSeparately@@Base+0xfe601c2c>
    2688:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    268c:	adcsle	r2, sp, r0, lsl #22
    2690:	strmi	r3, [r3], r1, lsl #22
    2694:			; <UNDEFINED> instruction: 0xf7fe6013
    2698:	blmi	fe531bdc <g_benchSeparately@@Base+0xfe502ba8>
    269c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    26a0:			; <UNDEFINED> instruction: 0xf43f2b00
    26a4:	stcls	13, cr10, [r9], {201}	; 0xc9
    26a8:	blmi	dcaf30 <g_benchSeparately@@Base+0xd9befc>
    26ac:	ldmmi	r0, {r0, r8, sp}
    26b0:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    26b4:			; <UNDEFINED> instruction: 0xf7fe681b
    26b8:	ldr	lr, [sp, #2966]!	; 0xb96
    26bc:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    26c0:	blcs	1c734 <_IO_stdin_used@@Base+0xb48>
    26c4:	cfldrsge	mvf15, [r8, #252]!	; 0xfc
    26c8:	eorscs	r9, r4, #2304	; 0x900
    26cc:	tstcs	r1, lr, lsr #22
    26d0:	stmiapl	r3!, {r0, r3, r7, fp, lr}^
    26d4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    26d8:	bl	fe1406d8 <g_benchSeparately@@Base+0xfe1116a4>
    26dc:	blmi	fe1fbd94 <g_benchSeparately@@Base+0xfe1ccd60>
    26e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    26e4:			; <UNDEFINED> instruction: 0xf43f2b00
    26e8:	stcls	13, cr10, [r9], {167}	; 0xa7
    26ec:	blmi	98af74 <g_benchSeparately@@Base+0x95bf40>
    26f0:	stmmi	r3, {r0, r8, sp}
    26f4:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    26f8:			; <UNDEFINED> instruction: 0xf7fe681b
    26fc:	ldr	lr, [fp, #2932]	; 0xb74
    2700:	tstcs	r1, r9, lsl #24
    2704:	eorcs	r4, r6, #32, 22	; 0x8000
    2708:	sxtab16mi	r4, fp, lr, ror #16
    270c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    2710:			; <UNDEFINED> instruction: 0xf7fe681b
    2714:			; <UNDEFINED> instruction: 0xf7ffeb68
    2718:	blmi	1ef0bcc <g_benchSeparately@@Base+0x1ec1b98>
    271c:	rsccs	pc, r7, #64, 4
    2720:	ldmdami	fp!, {r1, r3, r4, r5, r6, r8, fp, lr}^
    2724:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2728:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    272c:	mcrr	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    2730:	vpadd.i8	q10, q0, q12
    2734:	ldmdbmi	r8!, {r0, r1, r2, r5, r9, sp}^
    2738:	ldrbtmi	r4, [fp], #-2168	; 0xfffff788
    273c:	tstcc	ip, #2030043136	; 0x79000000
    2740:			; <UNDEFINED> instruction: 0xf7fe4478
    2744:	ldrmi	lr, [r0], -r0, asr #24
    2748:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    274c:			; <UNDEFINED> instruction: 0xf7fe9d11
    2750:	strt	lr, [r4], -r6, lsl #22
    2754:	vpadd.i8	q10, q0, q9
    2758:	ldmdbmi	r2!, {r0, r1, r2, r3, r5, r9, sp}^
    275c:	ldrbtmi	r4, [fp], #-2162	; 0xfffff78e
    2760:	tstcc	ip, #2030043136	; 0x79000000
    2764:			; <UNDEFINED> instruction: 0xf7fe4478
    2768:	stmdals	sl, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    276c:	b	ffdc076c <g_benchSeparately@@Base+0xffd91738>
    2770:	stcls	6, cr14, [r9], {21}
    2774:	stmdami	r4, {r0, r8, sp}
    2778:	blls	155130 <g_benchSeparately@@Base+0x1260fc>
    277c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    2780:			; <UNDEFINED> instruction: 0xf7fe6800
    2784:	ldrb	lr, [r7, #-2990]	; 0xfffff452
    2788:	andeq	r0, r0, r4, lsl #2
    278c:	andeq	fp, r1, r6, lsl #4
    2790:	andeq	sl, r1, r0, asr #14
    2794:	andeq	fp, r1, r6, lsl #4
    2798:	andeq	fp, r1, r2, lsl #4
    279c:	andeq	fp, r1, r2, ror r7
    27a0:	andeq	fp, r1, r6, lsl #4
    27a4:	andeq	fp, r1, sl, lsr ip
    27a8:	andeq	fp, r1, r8, lsl #4
    27ac:	andeq	fp, r1, r0, lsr r2
    27b0:	andeq	fp, r1, r4, lsr r2
    27b4:	andeq	fp, r1, r4, asr r2
    27b8:	muleq	r1, r4, r2
    27bc:	andeq	fp, r1, r8, asr #5
    27c0:	andeq	fp, r1, r2, ror #5
    27c4:	andeq	fp, r1, ip, lsl #6
    27c8:	andeq	fp, r1, r4, asr #6
    27cc:	andeq	fp, r1, r2, ror r3
    27d0:			; <UNDEFINED> instruction: 0x0001b6ba
    27d4:	andeq	fp, r1, sl, ror #6
    27d8:	andeq	fp, r1, ip, lsl #7
    27dc:	andeq	fp, r1, r2, asr #7
    27e0:	ldrdeq	fp, [r1], -r6
    27e4:	andeq	fp, r1, sl, ror #7
    27e8:	andeq	fp, r1, lr, lsl r4
    27ec:	andeq	fp, r1, r8, asr #8
    27f0:	andeq	fp, r1, r4, ror r4
    27f4:	andeq	fp, r1, ip, lsl #7
    27f8:	andeq	fp, r1, r8, ror #8
    27fc:	andeq	fp, r1, r0, lsr #9
    2800:	muleq	r1, lr, r4
    2804:	andeq	fp, r1, r2, asr #9
    2808:	ldrdeq	fp, [r1], -r6
    280c:	andeq	fp, r1, r6, lsl r5
    2810:	andeq	fp, r1, r4, lsr #10
    2814:	andeq	fp, r1, ip, lsr #10
    2818:	andeq	fp, r1, lr, lsr #10
    281c:	andeq	fp, r1, r0, asr r5
    2820:	andeq	fp, r1, r8, ror #10
    2824:	muleq	r1, lr, r5
    2828:	andeq	sp, r2, r0, ror r1
    282c:	andeq	fp, r1, r0, lsr #11
    2830:	andeq	fp, r1, r8, lsr #11
    2834:	andeq	fp, r1, r8, asr #11
    2838:	ldrdeq	fp, [r1], -sl
    283c:	andeq	fp, r1, r6, ror #11
    2840:	andeq	fp, r1, lr, lsl #12
    2844:	andeq	fp, r1, r8, lsl r6
    2848:	andeq	fp, r1, r8, lsr #12
    284c:	andeq	r0, r0, r4, lsl r1
    2850:	andeq	sl, r1, r4, lsr #12
    2854:	strdeq	sl, [r1], -r8
    2858:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    285c:	andeq	sp, r2, r6, asr #32
    2860:	andeq	fp, r1, sl, ror #17
    2864:	andeq	fp, r1, r2, ror #16
    2868:	andeq	r0, r0, ip, lsl #2
    286c:	andeq	sl, r1, sl, asr ip
    2870:	andeq	ip, r2, r2, lsr #31
    2874:	andeq	fp, r1, r0, lsr #16
    2878:	andeq	ip, r2, lr, asr #30
    287c:	andeq	fp, r1, r2, asr #9
    2880:	andeq	fp, r1, ip, ror #13
    2884:	andeq	sl, r1, ip, ror #2
    2888:	andeq	ip, r2, lr, ror #27
    288c:	muleq	r1, r2, r6
    2890:	andeq	ip, r2, r2, asr sp
    2894:	andeq	fp, r1, r0, lsl r4
    2898:	andeq	fp, r1, ip, asr r5
    289c:	andeq	fp, r1, ip, ror #4
    28a0:	andeq	fp, r1, lr, ror r4
    28a4:	andeq	fp, r1, lr, ror #6
    28a8:	andeq	fp, r1, r2, lsl r5
    28ac:	andeq	fp, r1, r4, ror #9
    28b0:	andeq	r9, r1, r2, asr #30
    28b4:	strdeq	ip, [r2], -r2
    28b8:	andeq	ip, r2, ip, ror fp
    28bc:	andeq	fp, r1, r0, asr #6
    28c0:	andeq	fp, r1, r8, lsr #4
    28c4:	muleq	r2, r4, sl
    28c8:	andeq	fp, r1, r8, ror #4
    28cc:	andeq	fp, r1, r8, ror #5
    28d0:	andeq	fp, r1, r2, asr #3
    28d4:	andeq	fp, r1, sl, ror r2
    28d8:			; <UNDEFINED> instruction: 0x0001b2b2
    28dc:	andeq	r9, r1, lr, ror #30
    28e0:	andeq	r9, r1, r6, asr #30
    28e4:	andeq	r9, r1, r8, lsr #30
    28e8:	muleq	r2, r4, r9
    28ec:	andeq	ip, r2, r0, lsl #19
    28f0:	andeq	fp, r1, r2, lsr r0
    28f4:	andeq	ip, r2, lr, asr r9
    28f8:	andeq	fp, r1, r4, lsr r1
    28fc:	andeq	ip, r2, ip, lsr r9
    2900:	andeq	sl, r1, lr, ror #31
    2904:	andeq	sl, r1, r2, asr #11
    2908:			; <UNDEFINED> instruction: 0x0001b1b0
    290c:	andeq	fp, r1, sl, lsl #1
    2910:	andeq	fp, r1, r2, asr #2
    2914:	muleq	r1, sl, r1
    2918:	andeq	sl, r1, r4, ror pc
    291c:	andeq	sl, r1, r8, ror pc
    2920:	andeq	fp, r1, r6, ror r1
    2924:	andeq	sl, r1, r0, asr pc
    2928:	andeq	sl, r1, r8, ror #30
    292c:	andeq	sl, r1, sl, lsl #31
    2930:	bleq	3ea74 <g_benchSeparately@@Base+0xfa40>
    2934:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2938:	strbtmi	fp, [sl], -r2, lsl #24
    293c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2940:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2944:	ldrmi	sl, [sl], #776	; 0x308
    2948:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    294c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2950:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2954:			; <UNDEFINED> instruction: 0xf85a4b06
    2958:	stmdami	r6, {r0, r1, ip, sp}
    295c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2960:	b	1b40960 <g_benchSeparately@@Base+0x1b1192c>
    2964:	bl	5c0964 <g_benchSeparately@@Base+0x591930>
    2968:	andeq	ip, r2, r8, ror r5
    296c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2970:	andeq	r0, r0, r0, lsl r1
    2974:	andeq	r0, r0, r8, lsl r1
    2978:	ldr	r3, [pc, #20]	; 2994 <__assert_fail@plt+0x19d0>
    297c:	ldr	r2, [pc, #20]	; 2998 <__assert_fail@plt+0x19d4>
    2980:	add	r3, pc, r3
    2984:	ldr	r2, [r3, r2]
    2988:	cmp	r2, #0
    298c:	bxeq	lr
    2990:	b	e54 <__gmon_start__@plt>
    2994:	andeq	ip, r2, r8, asr r5
    2998:	andeq	r0, r0, r8, lsl #2
    299c:	blmi	1d49bc <g_benchSeparately@@Base+0x1a5988>
    29a0:	bmi	1d3b88 <g_benchSeparately@@Base+0x1a4b54>
    29a4:	addmi	r4, r3, #2063597568	; 0x7b000000
    29a8:	andle	r4, r3, sl, ror r4
    29ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    29b0:	ldrmi	fp, [r8, -r3, lsl #2]
    29b4:	svclt	0x00004770
    29b8:	andeq	ip, r2, r0, lsl #13
    29bc:	andeq	ip, r2, ip, ror r6
    29c0:	andeq	ip, r2, r4, lsr r5
    29c4:	strdeq	r0, [r0], -ip
    29c8:	stmdbmi	r9, {r3, fp, lr}
    29cc:	bmi	253bb4 <g_benchSeparately@@Base+0x224b80>
    29d0:	bne	253bbc <g_benchSeparately@@Base+0x224b88>
    29d4:	svceq	0x00cb447a
    29d8:			; <UNDEFINED> instruction: 0x01a1eb03
    29dc:	andle	r1, r3, r9, asr #32
    29e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    29e4:	ldrmi	fp, [r8, -r3, lsl #2]
    29e8:	svclt	0x00004770
    29ec:	andeq	ip, r2, r4, asr r6
    29f0:	andeq	ip, r2, r0, asr r6
    29f4:	andeq	ip, r2, r8, lsl #10
    29f8:	andeq	r0, r0, ip, lsl r1
    29fc:	blmi	2afe24 <g_benchSeparately@@Base+0x280df0>
    2a00:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2a04:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2a08:	blmi	270fbc <g_benchSeparately@@Base+0x241f88>
    2a0c:	ldrdlt	r5, [r3, -r3]!
    2a10:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2a14:			; <UNDEFINED> instruction: 0xf7fe6818
    2a18:			; <UNDEFINED> instruction: 0xf7ffe98e
    2a1c:	blmi	1c2920 <g_benchSeparately@@Base+0x1938ec>
    2a20:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a24:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2a28:	andeq	ip, r2, lr, lsl r6
    2a2c:	ldrdeq	ip, [r2], -r8
    2a30:	strdeq	r0, [r0], -r8
    2a34:	andeq	ip, r2, lr, ror #11
    2a38:	strdeq	ip, [r2], -lr
    2a3c:	svclt	0x0000e7c4
    2a40:	svclt	0x00042b02
    2a44:	bne	ff02964c <g_benchSeparately@@Base+0xfeffa618>
    2a48:	eoreq	pc, r1, r2, asr #16
    2a4c:	svclt	0x00004770
    2a50:			; <UNDEFINED> instruction: 0xf500b4f0
    2a54:	ldmdavs	r4!, {r7, r9, sl, lr}
    2a58:			; <UNDEFINED> instruction: 0xf1b14421
    2a5c:	stmdble	r4!, {r8, r9, sl, fp, lr}
    2a60:	andeq	pc, r8, #68, 4	; 0x40000004
    2a64:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    2a68:	ldrbpl	pc, [pc, #-1280]!	; 2570 <__assert_fail@plt+0x15ac>	; <UNPREDICTABLE>
    2a6c:	andgt	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    2a70:			; <UNDEFINED> instruction: 0xf5a458c7
    2a74:	ldrcc	r3, [ip, #-1152]!	; 0xfffffb80
    2a78:			; <UNDEFINED> instruction: 0xf8531f03
    2a7c:	andcs	r1, r0, #4, 30
    2a80:	svclt	0x002842a1
    2a84:	adcmi	r1, fp, #10240	; 0x2800
    2a88:	mvnsle	r6, sl, lsl r0
    2a8c:	orrcc	pc, r0, #1325400064	; 0x4f000000
    2a90:	mlasvs	r3, pc, r2, r4	; <UNPREDICTABLE>
    2a94:			; <UNDEFINED> instruction: 0xf5a7bf81
    2a98:	vabd.s8	d19, d20, d0
    2a9c:	ldrtmi	r0, [ip], #528	; 0x210
    2aa0:	vhadd.s8	d21, d20, d3
    2aa4:			; <UNDEFINED> instruction: 0xf8400308
    2aa8:	ldcllt	0, cr12, [r0], #12
    2aac:	svclt	0x00004770
    2ab0:	svcmi	0x00f0e92d
    2ab4:	strmi	fp, [pc], -fp, lsl #1
    2ab8:	blne	269b10 <g_benchSeparately@@Base+0x23aadc>
    2abc:	stmdacs	r0, {r0, r8, ip, pc}
    2ac0:	sbcshi	pc, fp, r0
    2ac4:			; <UNDEFINED> instruction: 0x0c02eb00
    2ac8:	vmlaeq.f64	d14, d3, d7
    2acc:	tsteq	r0, ip, lsr #3	; <UNPREDICTABLE>
    2ad0:			; <UNDEFINED> instruction: 0xf1ae9102
    2ad4:	tstls	r3, r0, lsr #2
    2ad8:			; <UNDEFINED> instruction: 0xf0002b00
    2adc:	bcs	22e14 <_IO_stdin_used@@Base+0x7228>
    2ae0:	sbchi	pc, fp, r0
    2ae4:			; <UNDEFINED> instruction: 0xf1ae4b9c
    2ae8:			; <UNDEFINED> instruction: 0xf1ac0b0c
    2aec:	strmi	r0, [r6], -pc, lsl #16
    2af0:	movwls	r4, #33915	; 0x847b
    2af4:	movweq	pc, #29102	; 0x71ae	; <UNPREDICTABLE>
    2af8:			; <UNDEFINED> instruction: 0xf1ae9306
    2afc:	movwls	r0, #29445	; 0x7305
    2b00:	movweq	pc, #16812	; 0x41ac	; <UNPREDICTABLE>
    2b04:			; <UNDEFINED> instruction: 0xf1ac9305
    2b08:	movwls	r0, #17160	; 0x4308
    2b0c:	smladxls	r0, fp, r6, r4
    2b10:			; <UNDEFINED> instruction: 0xf8114631
    2b14:	stmdbeq	r2!, {r0, r8, r9, fp, lr}
    2b18:			; <UNDEFINED> instruction: 0xd1282a0f
    2b1c:			; <UNDEFINED> instruction: 0xf0804541
    2b20:	svcls	0x00008096
    2b24:			; <UNDEFINED> instruction: 0xf8112200
    2b28:			; <UNDEFINED> instruction: 0xf1a55b01
    2b2c:	strmi	r0, [r8, #1791]	; 0x6ff
    2b30:			; <UNDEFINED> instruction: 0xf686fab6
    2b34:	b	13d3be4 <g_benchSeparately@@Base+0x13a4bb0>
    2b38:	svclt	0x00981656
    2b3c:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    2b40:	andcc	sp, pc, #1073741884	; 0x4000003c
    2b44:	ldmne	sp, {r8, r9, sl, ip, pc}
    2b48:	addhi	pc, r1, r0, lsl #1
    2b4c:	rsbsle	r1, lr, #9306112	; 0x8e0000
    2b50:	ldrbmi	r4, [sp, #-1714]	; 0xfffff94e
    2b54:	strmi	sp, [lr, #2356]!	; 0x934
    2b58:	ldrbmi	fp, [r4, #3880]	; 0xf28
    2b5c:	cmnle	r6, r0, lsl #30
    2b60:			; <UNDEFINED> instruction: 0xf7fe4618
    2b64:	blne	ffa3cf3c <g_benchSeparately@@Base+0xffa0df08>
    2b68:	pop	{r0, r1, r3, ip, sp, pc}
    2b6c:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    2b70:	ldmne	sp, {r1, r9, sl, ip, sp, lr}
    2b74:	beq	bd780 <g_benchSeparately@@Base+0x8e74c>
    2b78:	svclt	0x0028429e
    2b7c:	stmible	r8!, {r0, r1, r2, r3, r7, r9, lr}^
    2b80:	ldrdls	pc, [r0], -r1
    2b84:	andeq	pc, pc, #4
    2b88:	stmvs	ip, {r1, r2, r4, r6, r9, sl, lr}
    2b8c:	ldrdge	pc, [r4], -r1
    2b90:	addsvs	r6, ip, r9, asr #17
    2b94:	andls	pc, r0, r3, asr #17
    2b98:	andge	pc, r4, r3, asr #17
    2b9c:			; <UNDEFINED> instruction: 0xf83660d9
    2ba0:	bcs	3ed7b0 <g_benchSeparately@@Base+0x3be77c>
    2ba4:			; <UNDEFINED> instruction: 0xf1babf18
    2ba8:	bl	fe9467cc <g_benchSeparately@@Base+0xfe917798>
    2bac:	ldmdble	lr, {r1, r3, sl}
    2bb0:	adcmi	r9, r3, #1024	; 0x400
    2bb4:	blne	fe0390f0 <g_benchSeparately@@Base+0xfe00a0bc>
    2bb8:	andlt	r3, fp, r1, lsl #16
    2bbc:	svchi	0x00f0e8bd
    2bc0:	ldrmi	r9, [r2, #3588]!	; 0xe04
    2bc4:	svcls	0x0000d8c7
    2bc8:			; <UNDEFINED> instruction: 0xf8d14656
    2bcc:	movwcc	r9, #32768	; 0x8000
    2bd0:	tstcc	r8, sl, asr #16
    2bd4:	stcls	8, cr15, [r8], {67}	; 0x43
    2bd8:	stccs	8, cr15, [r4], {67}	; 0x43
    2bdc:	mvnsle	r4, #-1342177270	; 0xb000000a
    2be0:	blge	c0cc0 <g_benchSeparately@@Base+0x91c8c>
    2be4:	andeq	pc, pc, #4
    2be8:	bl	fe9687f0 <g_benchSeparately@@Base+0xfe9397bc>
    2bec:	bcs	3c3c1c <g_benchSeparately@@Base+0x394be8>
    2bf0:	blls	76d18 <g_benchSeparately@@Base+0x47ce4>
    2bf4:	adcmi	r1, r3, #1088	; 0x440
    2bf8:			; <UNDEFINED> instruction: 0xf1bad8dd
    2bfc:	bl	146820 <g_benchSeparately@@Base+0x1177ec>
    2c00:	stmdble	r3!, {r0, r8, r9}^
    2c04:	ldrdls	pc, [r0], -r4
    2c08:	andeq	pc, r8, #4, 2
    2c0c:			; <UNDEFINED> instruction: 0xf8c56864
    2c10:	rsbvs	r9, ip, r0
    2c14:			; <UNDEFINED> instruction: 0xf105455b
    2c18:	stmdale	r3, {r3, sl}^
    2c1c:	ldrdge	pc, [r0], -r2
    2c20:			; <UNDEFINED> instruction: 0xf8d22910
    2c24:			; <UNDEFINED> instruction: 0xf8c59004
    2c28:			; <UNDEFINED> instruction: 0xf8c4a008
    2c2c:			; <UNDEFINED> instruction: 0xf67f9004
    2c30:	svcls	0x0000af6f
    2c34:	andcc	r3, r8, #16, 10	; 0x4000000
    2c38:	strcc	r6, [r8, #-2068]	; 0xfffff7ec
    2c3c:	andcc	r6, r8, #5308416	; 0x510000
    2c40:	stcmi	8, cr15, [r8], {69}	; 0x45
    2c44:	stcne	8, cr15, [r4], {69}	; 0x45
    2c48:	ldmle	r5!, {r0, r1, r3, r5, r7, r9, lr}^
    2c4c:			; <UNDEFINED> instruction: 0x460ee75f
    2c50:	stmdavs	r1!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2c54:			; <UNDEFINED> instruction: 0xf8d446a1
    2c58:	ldcne	0, cr10, [r3, #-16]
    2c5c:	eorvs	r4, r9, fp, lsr #8
    2c60:	andge	pc, r4, r5, asr #17
    2c64:	svcne	0x0008f859
    2c68:	ldrdcs	pc, [r4], -r9
    2c6c:	rscvs	r6, sl, r9, lsr #1
    2c70:	eorhi	r8, sl, #139264	; 0x22000
    2c74:	bcs	7c9ac <g_benchSeparately@@Base+0x4d978>
    2c78:			; <UNDEFINED> instruction: 0xf04fd04c
    2c7c:	strdlt	r3, [fp], -pc	; <UNPREDICTABLE>
    2c80:	svchi	0x00f0e8bd
    2c84:	tstcs	r0, r0, lsl #30
    2c88:			; <UNDEFINED> instruction: 0xf8169a05
    2c8c:	adcsmi	r3, r2, #1024	; 0x400
    2c90:	ldmible	r0, {r0, r3, r4, sl, lr}
    2c94:	ldrshtle	r2, [r8], #191	; 0xbf
    2c98:	andeq	pc, pc, #1073741824	; 0x40000000
    2c9c:	sbcsmi	r9, r5, #0, 14
    2ca0:	str	sp, [r8, r7, lsr #7]
    2ca4:	addmi	r9, fp, #114688	; 0x1c000
    2ca8:	stmdbls	r6, {r0, r2, r7, fp, ip, lr, pc}
    2cac:	teqle	r7, #140, 4	; 0xc0000008
    2cb0:			; <UNDEFINED> instruction: 0xf67f42a3
    2cb4:	blne	76e970 <g_benchSeparately@@Base+0x73f93c>
    2cb8:	stccc	15, cr9, [r1], {-0}
    2cbc:			; <UNDEFINED> instruction: 0xf8124415
    2cc0:	addsmi	r1, r5, #1024	; 0x400
    2cc4:	svcne	0x0001f804
    2cc8:			; <UNDEFINED> instruction: 0xe720d1f9
    2ccc:			; <UNDEFINED> instruction: 0xf04f9f08
    2cd0:	eorvc	r0, sl, r0, lsl #4
    2cd4:	andeq	pc, r0, #79	; 0x4f
    2cd8:	bl	1dee88 <g_benchSeparately@@Base+0x1afe54>
    2cdc:	adcvc	r0, sl, sl, lsl #19
    2ce0:	stmdavc	r2!, {r1, r3, r5, r6, r7, ip, sp, lr}
    2ce4:	eorge	pc, sl, r7, asr r8	; <UNPREDICTABLE>
    2ce8:	ldrdvc	pc, [r0], -r9	; <UNPREDICTABLE>
    2cec:	bl	11ed9c <g_benchSeparately@@Base+0xefd68>
    2cf0:			; <UNDEFINED> instruction: 0xf894020a
    2cf4:	blne	ff4a6d00 <g_benchSeparately@@Base+0xff477ccc>
    2cf8:	andls	pc, r1, r5, lsl #17
    2cfc:	mulls	r2, r4, r8
    2d00:	andls	pc, r2, r5, lsl #17
    2d04:	mulls	r3, r4, r8
    2d08:	andls	pc, r3, r5, lsl #17
    2d0c:	andmi	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    2d10:	ldrb	r6, [pc, -ip, rrx]!
    2d14:	stmdacc	r0, {fp, ip, sp, lr}
    2d18:	andcs	fp, r1, r8, lsl pc
    2d1c:	str	r4, [r3, -r0, asr #4]!
    2d20:	ldrmi	r9, [r5], -r0, lsl #30
    2d24:			; <UNDEFINED> instruction: 0xa018f8dd
    2d28:			; <UNDEFINED> instruction: 0xf8cd4621
    2d2c:			; <UNDEFINED> instruction: 0xf8d5c024
    2d30:	mrscc	r9, (UNDEF: 8)
    2d34:	ldrdgt	pc, [r4], -r5
    2d38:			; <UNDEFINED> instruction: 0xf8413508
    2d3c:			; <UNDEFINED> instruction: 0xf8419c08
    2d40:	strmi	ip, [sl, #3076]	; 0xc04
    2d44:	stcls	8, cr13, [r6, #-972]	; 0xfffffc34
    2d48:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    2d4c:	strls	r1, [r0, -r9, lsr #22]
    2d50:	strtmi	r4, [ip], -sl, lsl #8
    2d54:	svclt	0x0000e7ac
    2d58:	andeq	r9, r1, r4, lsl #2
    2d5c:			; <UNDEFINED> instruction: 0xf0002800
    2d60:	push	{r0, r2, r3, r4, r5, r8, pc}
    2d64:	bl	56d2c <g_benchSeparately@@Base+0x27cf8>
    2d68:	addlt	r0, r5, r2, lsl #18
    2d6c:	ldrmi	r4, [fp], r8, lsl #13
    2d70:	smlabblt	fp, r2, r6, r4
    2d74:	ldrmi	r9, [fp], #2830	; 0xb0e
    2d78:	mulne	r0, sl, r8
    2d7c:	tsteq	sl, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
    2d80:			; <UNDEFINED> instruction: 0xf0002a00
    2d84:	bmi	fe5e30d8 <g_benchSeparately@@Base+0xfe5b40a4>
    2d88:			; <UNDEFINED> instruction: 0x46464655
    2d8c:	ldrbtmi	r4, [sl], #-1567	; 0xfffff9e1
    2d90:			; <UNDEFINED> instruction: 0xf1a99200
    2d94:	andls	r0, r1, #1879048192	; 0x70000000
    2d98:			; <UNDEFINED> instruction: 0xf105298f
    2d9c:	b	13c41a8 <g_benchSeparately@@Base+0x1395174>
    2da0:	ldmdale	r5!, {r0, r4, r8, r9, ip}
    2da4:	bl	193888 <g_benchSeparately@@Base+0x164854>
    2da8:	teqle	r4, #50331648	; 0x3000000
    2dac:			; <UNDEFINED> instruction: 0xf0016828
    2db0:	stmdavs	sl!, {r0, r1, r2, r3, r8}^
    2db4:	eorsvs	r4, r0, sp, lsl r4
    2db8:			; <UNDEFINED> instruction: 0xf8356072
    2dbc:	stmdbcs	pc, {r1, r8, r9, fp}	; <UNPREDICTABLE>
    2dc0:	stmdacs	r7, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2dc4:	andeq	lr, r0, #164, 22	; 0x29000
    2dc8:	ldrmi	sp, [r0, #2377]	; 0x949
    2dcc:	movweq	pc, #16641	; 0x4101	; <UNPREDICTABLE>
    2dd0:	streq	lr, [r3], -r4, lsl #22
    2dd4:			; <UNDEFINED> instruction: 0xf1a9d97a
    2dd8:	addmi	r0, lr, #1073741825	; 0x40000001
    2ddc:	addshi	pc, pc, r0, lsl #4
    2de0:	andeq	lr, r2, #168, 22	; 0x2a000
    2de4:	bl	fead3854 <g_benchSeparately@@Base+0xfeaa4820>
    2de8:	rsble	r0, r1, #-2147483648	; 0x80000000
    2dec:	bne	fe6d4674 <g_benchSeparately@@Base+0xfe6a5640>
    2df0:	andcc	lr, r2, #3358720	; 0x334000
    2df4:	svc	0x00ccf7fd
    2df8:	blls	a960c <g_benchSeparately@@Base+0x7a5d8>
    2dfc:	bl	fe809084 <g_benchSeparately@@Base+0xfe7da050>
    2e00:	addsmi	r0, r3, #8, 4	; 0x80000000
    2e04:			; <UNDEFINED> instruction: 0x461ad87d
    2e08:			; <UNDEFINED> instruction: 0xf7fd4641
    2e0c:	sub	lr, r4, r2, asr #31
    2e10:	suble	r2, r4, pc, lsl #22
    2e14:			; <UNDEFINED> instruction: 0xf1a918f4
    2e18:	addsmi	r0, r4, #8, 4	; 0x80000000
    2e1c:	strmi	sp, [r1, #2317]!	; 0x90d
    2e20:	cmnle	ip, pc, lsl r6
    2e24:	ldrtmi	r4, [r0], -r9, lsr #12
    2e28:			; <UNDEFINED> instruction: 0x461a443d
    2e2c:	svc	0x008ef7fd
    2e30:	andeq	lr, sl, r5, lsr #23
    2e34:	pop	{r0, r2, ip, sp, pc}
    2e38:	qsub8mi	r8, sl, r0
    2e3c:	ldrdgt	pc, [r0], -r2
    2e40:	ldmdavs	r0, {r3, r9, sl, ip, sp}^
    2e44:			; <UNDEFINED> instruction: 0xf8463208
    2e48:			; <UNDEFINED> instruction: 0xf846cc08
    2e4c:	adcmi	r0, r6, #4, 24	; 0x400
    2e50:	ldrmi	sp, [sp], #-1012	; 0xfffffc0c
    2e54:	tsteq	pc, r1	; <UNPREDICTABLE>
    2e58:	bleq	c0f34 <g_benchSeparately@@Base+0x91f00>
    2e5c:	stmdbcs	pc, {r1, r5, r9, fp, ip}	; <UNPREDICTABLE>
    2e60:	ldrmi	sp, [r0, #43]	; 0x2b
    2e64:	movweq	pc, #16641	; 0x4101	; <UNPREDICTABLE>
    2e68:	streq	lr, [r3], -r4, lsl #22
    2e6c:	stmdacs	r7, {r0, r1, r4, r5, r7, fp, ip, lr, pc}
    2e70:	ldmdavs	r0, {r1, r5, r6, r8, fp, ip, lr, pc}
    2e74:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
    2e78:	eorvs	r6, r0, r2, asr r8
    2e7c:			; <UNDEFINED> instruction: 0xf1a96062
    2e80:	cps	#12
    2e84:	addmi	r0, r6, #8, 4	; 0x80000000
    2e88:			; <UNDEFINED> instruction: 0xf8d1d87e
    2e8c:	blcs	432e94 <g_benchSeparately@@Base+0x403e60>
    2e90:			; <UNDEFINED> instruction: 0xf8c46848
    2e94:	subsvs	ip, r0, r8
    2e98:	stmdavc	r9!, {r0, r2, r5, fp, ip, lr, pc}
    2e9c:	andcs	lr, r0, #124, 14	; 0x1f00000
    2ea0:	blcc	80efc <g_benchSeparately@@Base+0x51ec8>
    2ea4:	ldrmi	r2, [sl], #-3071	; 0xfffff401
    2ea8:			; <UNDEFINED> instruction: 0xf102d0fa
    2eac:	ldr	r0, [r1, pc, lsl #6]!
    2eb0:			; <UNDEFINED> instruction: 0x4620461a
    2eb4:	svc	0x004af7fd
    2eb8:	movwcs	lr, #2031	; 0x7ef
    2ebc:	blne	80f18 <g_benchSeparately@@Base+0x51ee4>
    2ec0:	strmi	r2, [fp], #-2559	; 0xfffff601
    2ec4:			; <UNDEFINED> instruction: 0xf103d0fa
    2ec8:	strb	r0, [sl, pc, lsl #2]
    2ecc:			; <UNDEFINED> instruction: 0x46136851
    2ed0:	rsbvs	r6, r1, r0, lsl r8
    2ed4:			; <UNDEFINED> instruction: 0xf8536020
    2ed8:	ldmdavs	fp, {r3, r8, r9, sl, fp, ip}^
    2edc:	rscvs	r6, r3, r1, lsr #1
    2ee0:	eorhi	r8, r3, #77824	; 0x13000
    2ee4:	ldrcc	lr, [r0], #-2009	; 0xfffff827
    2ee8:	movweq	pc, #33025	; 0x8101	; <UNPREDICTABLE>
    2eec:	strcc	r6, [r8], #-2073	; 0xfffff7e7
    2ef0:	movwcc	r6, #34906	; 0x885a
    2ef4:	stcne	8, cr15, [r8], {68}	; 0x44
    2ef8:	stccs	8, cr15, [r4], {68}	; 0x44
    2efc:	mvnsle	r4, #180, 4	; 0x4000000b
    2f00:	adcsmi	lr, r0, #53215232	; 0x32c0000
    2f04:	bne	cb78ac <g_benchSeparately@@Base+0xc88878>
    2f08:	bl	20a81c <g_benchSeparately@@Base+0x1db7e8>
    2f0c:	strbmi	r0, [r2], -r2
    2f10:	blne	80f60 <g_benchSeparately@@Base+0x51f2c>
    2f14:			; <UNDEFINED> instruction: 0xf8034282
    2f18:	mvnsle	r1, r1, lsl #30
    2f1c:	bl	feabce18 <g_benchSeparately@@Base+0xfea8dde4>
    2f20:			; <UNDEFINED> instruction: 0xf10a0a05
    2f24:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
    2f28:	svchi	0x00f0e8bd
    2f2c:	svclt	0x00142900
    2f30:	rscscc	pc, pc, pc, asr #32
    2f34:	ldrb	r2, [sp, -r1]!
    2f38:			; <UNDEFINED> instruction: 0xf04f9900
    2f3c:			; <UNDEFINED> instruction: 0xf8840e00
    2f40:			; <UNDEFINED> instruction: 0xf884e000
    2f44:	bl	7af50 <g_benchSeparately@@Base+0x4bf1c>
    2f48:			; <UNDEFINED> instruction: 0xf8840c80
    2f4c:			; <UNDEFINED> instruction: 0xf884e002
    2f50:	ldmdavc	r1, {r0, r1, sp, lr, pc}
    2f54:	ldrd	pc, [r0], -ip	; <UNPREDICTABLE>
    2f58:	stmdbls	r0, {r1, r8, ip, pc}
    2f5c:	eoreq	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    2f60:	eorvc	r9, r1, r2, lsl #18
    2f64:			; <UNDEFINED> instruction: 0xf8921811
    2f68:	bl	fe872f74 <g_benchSeparately@@Base+0xfe843f40>
    2f6c:			; <UNDEFINED> instruction: 0xf884010e
    2f70:			; <UNDEFINED> instruction: 0xf892c001
    2f74:			; <UNDEFINED> instruction: 0xf884c002
    2f78:			; <UNDEFINED> instruction: 0xf892c002
    2f7c:			; <UNDEFINED> instruction: 0xf884c003
    2f80:	ldmdapl	r2, {r0, r1, lr, pc}
    2f84:	ldrb	r6, [sl, -r2, rrx]!
    2f88:	movweq	pc, #20905	; 0x51a9	; <UNPREDICTABLE>
    2f8c:	stmiale	r6, {r1, r2, r3, r4, r7, r9, lr}^
    2f90:	addsmi	r9, sl, #1024	; 0x400
    2f94:	addsmi	sp, r6, #12, 6	; 0x30000000
    2f98:	svcge	0x007ff67f
    2f9c:	bcc	49a64 <g_benchSeparately@@Base+0x1aa30>
    2fa0:			; <UNDEFINED> instruction: 0xf8114408
    2fa4:	addmi	r3, r8, #1024	; 0x400
    2fa8:	svccc	0x0001f802
    2fac:			; <UNDEFINED> instruction: 0xe774d1f9
    2fb0:	ldrd	pc, [r4], -sp
    2fb4:	ldrmi	r4, [r3], -r8, lsl #12
    2fb8:	ldrdgt	pc, [r0], -r0
    2fbc:	stmdavs	r4, {r3, r8, r9, ip, sp}^
    2fc0:			; <UNDEFINED> instruction: 0xf8433008
    2fc4:			; <UNDEFINED> instruction: 0xf843cc08
    2fc8:	ldrmi	r4, [lr, #3076]	; 0xc04
    2fcc:	stmdals	r1, {r2, r4, r5, r6, r7, fp, ip, lr, pc}
    2fd0:	ldrmi	r1, [r9], #-2691	; 0xfffff57d
    2fd4:	ldrb	r4, [lr, r2, lsl #12]
    2fd8:	ldrb	r4, [lr, -r6, lsl #12]
    2fdc:	rscscc	pc, pc, pc, asr #32
    2fe0:	svclt	0x00004770
    2fe4:	andeq	r8, r1, r6, ror #28
    2fe8:	vqrshl.s8	d27, d0, d4
    2fec:	strmi	r0, [r4], -r0, lsr #4
    2ff0:			; <UNDEFINED> instruction: 0xf7fd2100
    2ff4:	strtmi	lr, [r0], -r2, ror #30
    2ff8:	svclt	0x0000bd10
    2ffc:	addscs	pc, r6, r2, asr #12
    3000:	svclt	0x00004770
    3004:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3008:	svclt	0x00004770
    300c:	andeq	r8, r1, r6, ror #23
    3010:	svcmi	0x00fcf1b0
    3014:	vadd.i8	d29, d8, d12
    3018:	vsubl.s8	q8, d24, d1
    301c:	strbne	r0, [r3, r0, lsl #5]
    3020:	andne	pc, r0, #133120	; 0x20800
    3024:	bl	ff0d4034 <g_benchSeparately@@Base+0xff0a5000>
    3028:	ldrmi	r1, [r8], #-994	; 0xfffffc1e
    302c:			; <UNDEFINED> instruction: 0x47703010
    3030:	ldrbmi	r2, [r0, -r0]!
    3034:	eoreq	pc, r0, r4, asr #4
    3038:	svclt	0x00004770
    303c:	svcmi	0x00f0e92d
    3040:	ldrmi	fp, [pc], -pc, lsl #1
    3044:	ldmib	sp, {r2, r9, sl, lr}^
    3048:	tstls	r0, r8, lsl r5
    304c:	teqlt	r0, r3, lsl #4
    3050:	svclt	0x00180743
    3054:	tstle	r2, r0, lsl #8
    3058:			; <UNDEFINED> instruction: 0xffc6f7ff
    305c:	stccs	6, cr4, [r1, #-16]
    3060:	svclt	0x00b84628
    3064:			; <UNDEFINED> instruction: 0xf1b72001
    3068:			; <UNDEFINED> instruction: 0x46804ffc
    306c:	strcs	fp, [r0, #-3976]	; 0xfffff078
    3070:	vadd.i8	d29, d8, d11
    3074:	vsubw.s8	q8, q12, d1
    3078:	ldrbne	r0, [sp, r0, lsl #7]!
    307c:	movwcs	pc, #31619	; 0x7b83	; <UNPREDICTABLE>
    3080:	bl	ff154174 <g_benchSeparately@@Base+0xff125140>
    3084:	ldrtmi	r1, [sp], #-1507	; 0xfffffa1d
    3088:	stmdbls	r0, {r4, r8, sl, ip, sp}
    308c:	addmi	pc, r0, #4, 10	; 0x1000000
    3090:	vhsub.s8	d20, d20, d30
    3094:	ldrtmi	r0, [r9], #-784	; 0xfffffcf0
    3098:			; <UNDEFINED> instruction: 0x0c03eb04
    309c:	streq	pc, [sl, #-79]	; 0xffffffb1
    30a0:	strmi	r5, [r8], -r3, ror #17
    30a4:			; <UNDEFINED> instruction: 0xf1a09001
    30a8:	stmdals	r1, {r0, r1, r3, r9, sl, fp}
    30ac:	vmov.i16	d22, #1	; 0x0001
    30b0:			; <UNDEFINED> instruction: 0xf1a00501
    30b4:	andls	r0, r4, r5
    30b8:			; <UNDEFINED> instruction: 0xf8cd9800
    30bc:	bl	fe83b0e4 <g_benchSeparately@@Base+0xfe80c0b0>
    30c0:	vqdmlal.s<illegal width 8>	q8, d0, d1
    30c4:	adcmi	r8, pc, #138	; 0x8a
    30c8:	msrhi	SP_svc, r0
    30cc:	svcmi	0x00fcf1b7
    30d0:	msrhi	R8_fiq, r0
    30d4:	vmax.f32	d18, d4, d12
    30d8:	ldrtmi	r0, [fp], #-1286	; 0xfffffafa
    30dc:	andcc	pc, r0, ip, asr #17
    30e0:	movweq	lr, #6919	; 0x1b07
    30e4:			; <UNDEFINED> instruction: 0xf04f6013
    30e8:	cmnpl	r3, #201326592	; 0xc000000
    30ec:	mvnshi	pc, r0, asr #6
    30f0:	ldrdgt	pc, [r0], -sp
    30f4:	ldrne	pc, [r1, r7, asr #12]!
    30f8:	ldrvs	pc, [r7, -r9, asr #13]!
    30fc:	addne	lr, r8, #323584	; 0x4f000
    3100:	vhsub.s8	d25, d8, d9
    3104:	strbtmi	r0, [r5], -r1, lsl #5
    3108:	addeq	pc, r0, #200, 4	; 0x8000000c
    310c:	blcc	81268 <g_benchSeparately@@Base+0x52234>
    3110:	andls	r4, r6, #238026752	; 0xe300000
    3114:	blx	1e9922 <g_benchSeparately@@Base+0x1ba8ee>
    3118:	bcc	1bfd2c <g_benchSeparately@@Base+0x190cf8>
    311c:	cdpls	2, 0, cr9, cr3, cr10, {0}
    3120:	ldclne	7, cr9, [r0], #-44	; 0xffffffd4
    3124:	ldcleq	0, cr9, [fp], {7}
    3128:	rscscc	pc, pc, pc, asr #32
    312c:	andsne	pc, r3, r4, lsr #16
    3130:	ldrdcs	pc, [r1], -ip
    3134:	vqdmulh.s<illegal width 8>	d15, d2, d7
    3138:			; <UNDEFINED> instruction: 0xf8dd0cd2
    313c:	strcs	ip, [r1, -r4, lsr #32]
    3140:	ldrdge	pc, [r8], -sp
    3144:	ands	r9, r1, r8, lsl #12
    3148:			; <UNDEFINED> instruction: 0xf647682a
    314c:			; <UNDEFINED> instruction: 0xf6c913b1
    3150:			; <UNDEFINED> instruction: 0xf8246337
    3154:			; <UNDEFINED> instruction: 0xf859800e
    3158:	blx	db17a <g_benchSeparately@@Base+0xac146>
    315c:			; <UNDEFINED> instruction: 0xf8d1f202
    3160:	ldrmi	lr, [r6, #0]!
    3164:	sbcsmi	lr, r2, #323584	; 0x4f000
    3168:	subhi	pc, r7, #0
    316c:	stmdaeq	r9, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    3170:	ldrtmi	r4, [sp], #-1577	; 0xfffff9d7
    3174:	andsvs	pc, r2, r4, lsr r8	; <UNPREDICTABLE>
    3178:			; <UNDEFINED> instruction: 0x46634555
    317c:	strne	lr, [r3, pc, asr #20]!
    3180:	stfeqd	f7, [r1], {12}
    3184:	movweq	lr, #27401	; 0x6b09
    3188:	vmlseq.f32	s29, s4, s30
    318c:	ldmible	fp, {r0, r2, r8, r9, ip, pc}^
    3190:	vmlals.f64	d9, d8, d1
    3194:	bl	fe8ea5b8 <g_benchSeparately@@Base+0xfe8bb584>
    3198:			; <UNDEFINED> instruction: 0xf8cd070b
    319c:	svccs	0x000eb000
    31a0:	teqeq	fp, ip	; <illegal shifter operand>
    31a4:	stmdble	sp, {r0, r1, r4, r5, ip, sp, lr}
    31a8:	movweq	pc, #61863	; 0xf1a7	; <UNPREDICTABLE>
    31ac:	blcs	fff8bd74 <g_benchSeparately@@Base+0xfff5cd40>
    31b0:	stmdble	r5, {r1, r4, r5, ip, sp, lr}
    31b4:	blcc	fffcbdb8 <g_benchSeparately@@Base+0xfff9cd84>
    31b8:	blcs	811d4 <g_benchSeparately@@Base+0x521a0>
    31bc:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}^
    31c0:	blcc	811dc <g_benchSeparately@@Base+0x521a8>
    31c4:	ldrtmi	r9, [sl], -r0, lsl #18
    31c8:			; <UNDEFINED> instruction: 0xf7fd4628
    31cc:	blls	fe95c <g_benchSeparately@@Base+0xcf928>
    31d0:	bne	ff009978 <g_benchSeparately@@Base+0xfefda944>
    31d4:	pop	{r0, r1, r2, r3, ip, sp, pc}
    31d8:	stmdals	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    31dc:	strmi	r4, [r6], #-687	; 0xfffffd51
    31e0:	vmax.u8	d9, d0, d5
    31e4:			; <UNDEFINED> instruction: 0xf1b780a3
    31e8:	vrecps.f32	q2, q8, q14
    31ec:	svccs	0x000c809b
    31f0:	streq	pc, [r6, #-580]	; 0xfffffdbc
    31f4:			; <UNDEFINED> instruction: 0xf8cc443b
    31f8:	bl	1cf200 <g_benchSeparately@@Base+0x1a01cc>
    31fc:	svclt	0x00d80301
    3200:	ldrdgt	pc, [ip], -sp
    3204:			; <UNDEFINED> instruction: 0xf04f6013
    3208:	cmnpl	r3, #201326592	; 0xc000000
    320c:			; <UNDEFINED> instruction: 0xf8dddd52
    3210:			; <UNDEFINED> instruction: 0xf647e000
    3214:			; <UNDEFINED> instruction: 0xf6c915b1
    3218:	svcls	0x00016537
    321c:			; <UNDEFINED> instruction: 0xf04f4684
    3220:			; <UNDEFINED> instruction: 0x46723aff
    3224:	strne	lr, [r8], pc, asr #20
    3228:	blcc	81378 <g_benchSeparately@@Base+0x52344>
    322c:	strls	r3, [r9], -r6, lsl #30
    3230:	streq	pc, [r1], r8, asr #4
    3234:	vabal.s8	<illegal reg q12.5>, d8, d11
    3238:	blx	144c42 <g_benchSeparately@@Base+0x115c0e>
    323c:	strls	pc, [sl, -r3, lsl #6]
    3240:	ldcleq	6, cr9, [fp], {7}
    3244:	andsne	pc, r3, r4, lsr #16
    3248:	ldrdcc	pc, [r1], -lr
    324c:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    3250:	mcrls	12, 0, r0, cr9, cr11, {6}
    3254:			; <UNDEFINED> instruction: 0xf8dd2101
    3258:			; <UNDEFINED> instruction: 0xf8cdb008
    325c:	ands	ip, r1, r0, lsr #32
    3260:			; <UNDEFINED> instruction: 0xf6476813
    3264:			; <UNDEFINED> instruction: 0xf6c915b1
    3268:			; <UNDEFINED> instruction: 0xf8246537
    326c:			; <UNDEFINED> instruction: 0xf859800c
    3270:	blx	15f296 <g_benchSeparately@@Base+0x130262>
    3274:			; <UNDEFINED> instruction: 0xf8d0f303
    3278:	ldrmi	ip, [ip, #0]!
    327c:	bicsmi	lr, r3, #323584	; 0x4f000
    3280:			; <UNDEFINED> instruction: 0x83a1f000
    3284:	stmdaeq	r9, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    3288:	strmi	r4, [sl], #-1552	; 0xfffff9f0
    328c:	andsvc	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    3290:	b	13d4800 <g_benchSeparately@@Base+0x13a57cc>
    3294:	b	13c7934 <g_benchSeparately@@Base+0x1398900>
    3298:			; <UNDEFINED> instruction: 0xf1060c43
    329c:	bl	244aa8 <g_benchSeparately@@Base+0x215a74>
    32a0:	movwls	r0, #25351	; 0x6307
    32a4:	blls	79a1c <g_benchSeparately@@Base+0x4a9e8>
    32a8:	ldrdgt	pc, [r0], -sp	; <UNPREDICTABLE>
    32ac:	streq	lr, [lr, -r3, lsr #23]
    32b0:	and	pc, r0, sp, asr #17
    32b4:	rscseq	pc, r0, #-1073741823	; 0xc0000001
    32b8:	orreq	pc, r1, r8, asr #4
    32bc:	orreq	pc, r0, r8, asr #5
    32c0:	blx	fe84a4b6 <g_benchSeparately@@Base+0xfe81b482>
    32c4:	bl	c7ad4 <g_benchSeparately@@Base+0x98aa0>
    32c8:	bls	148218 <g_benchSeparately@@Base+0x1191e4>
    32cc:	addsmi	r4, sl, #1660944384	; 0x63000000
    32d0:	svccs	0x000ed328
    32d4:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    32d8:	teqeq	sl, ip	; <illegal shifter operand>
    32dc:	andcs	pc, r0, ip, lsl #17
    32e0:			; <UNDEFINED> instruction: 0xf1a7d90e
    32e4:	mvnscs	r0, pc, lsl #4
    32e8:			; <UNDEFINED> instruction: 0xf88c2afe
    32ec:	stmdble	r5, {ip}
    32f0:	bcc	fffcbaf4 <g_benchSeparately@@Base+0xfff9cac0>
    32f4:	blne	81308 <g_benchSeparately@@Base+0x522d4>
    32f8:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    32fc:	blcs	81310 <g_benchSeparately@@Base+0x522dc>
    3300:	stmdbls	r0, {r3, r4, r9, sl, lr}
    3304:			; <UNDEFINED> instruction: 0xf7fd463a
    3308:	blls	fe820 <g_benchSeparately@@Base+0xcf7ec>
    330c:	bne	ff0143f4 <g_benchSeparately@@Base+0xfefe53c0>
    3310:	stmdals	r0, {r0, r3, sp, lr, pc}
    3314:	svccc	0x0080f5b0
    3318:	sbchi	pc, r0, r0, asr #1
    331c:	svcmi	0x00fcf1b7
    3320:	sbcshi	pc, sl, r0, asr #4
    3324:	andlt	r2, pc, r0
    3328:	svchi	0x00f0e8bd
    332c:			; <UNDEFINED> instruction: 0xf5b09800
    3330:	tstle	r8, #128, 30	; 0x200
    3334:	svcmi	0x00fcf1b7
    3338:	stmdals	r0, {r2, r4, r5, r6, r7, fp, ip, lr, pc}
    333c:	ldrne	pc, [r1, #1607]!	; 0x647
    3340:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
    3344:	strmi	r4, [pc], #-1083	; 334c <__assert_fail@plt+0x2388>
    3348:	tsteq	r6, r4, asr #4	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf8cc6806
    3350:	movwcs	r3, #4096	; 0x1000
    3354:	blx	15b3ba <g_benchSeparately@@Base+0x12c386>
    3358:	rsbpl	pc, r3, #25165824	; 0x1800000
    335c:	stceq	3, cr9, [sp, #-32]!	; 0xffffffe0
    3360:	eoreq	pc, r5, r4, asr #16
    3364:			; <UNDEFINED> instruction: 0xf1b7e018
    3368:	ldmle	fp, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}^
    336c:			; <UNDEFINED> instruction: 0xf6479800
    3370:			; <UNDEFINED> instruction: 0xf6c916b1
    3374:	vmin.s8	d22, d4, d23
    3378:	ldrtmi	r0, [fp], #-1286	; 0xfffffafa
    337c:			; <UNDEFINED> instruction: 0xf8d0440f
    3380:			; <UNDEFINED> instruction: 0xf8cce000
    3384:	movwcs	r3, #8192	; 0x2000
    3388:	blx	19b3ee <g_benchSeparately@@Base+0x16c3ba>
    338c:	msrpl	SPSR_xc, #14680064	; 0xe00000
    3390:	ldceq	3, cr9, [r6, #-32]!	; 0xffffffe0
    3394:	eorne	pc, r6, r4, asr #16
    3398:			; <UNDEFINED> instruction: 0xf6479900
    339c:			; <UNDEFINED> instruction: 0xf6c913b1
    33a0:	b	13dc084 <g_benchSeparately@@Base+0x13ad050>
    33a4:	movwls	r1, #25992	; 0x6588
    33a8:			; <UNDEFINED> instruction: 0xf8d11c68
    33ac:			; <UNDEFINED> instruction: 0x11ad2001
    33b0:	vhadd.s8	d25, d8, d9
    33b4:	strls	r0, [sl, #-129]	; 0xffffff7f
    33b8:	addeq	pc, r0, r8, asr #5
    33bc:	vqdmulh.s<illegal width 8>	d15, d2, d3
    33c0:	vstrls	d9, [r1, #-12]
    33c4:	strmi	r9, [r8], -fp
    33c8:	strmi	r3, [r3], r1, lsl #2
    33cc:	movwls	r3, #32006	; 0x7d06
    33d0:	strls	r0, [sp, #-3346]	; 0xfffff2ee
    33d4:	mcrrne	8, 0, r9, fp, cr8
    33d8:			; <UNDEFINED> instruction: 0xf0002801
    33dc:			; <UNDEFINED> instruction: 0xf85481fc
    33e0:	bl	117470 <g_benchSeparately@@Base+0xe843c>
    33e4:	bls	835f4 <g_benchSeparately@@Base+0x545c0>
    33e8:	streq	lr, [r9, -r1, lsr #23]
    33ec:	stmdale	ip!, {r0, r1, r4, r7, r9, lr}
    33f0:	stmdagt	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    33f4:			; <UNDEFINED> instruction: 0xf8cd4692
    33f8:	ldmdavs	sl, {r4, r5, ip, sp, pc}
    33fc:	bleq	7f834 <g_benchSeparately@@Base+0x50800>
    3400:	bl	eac20 <g_benchSeparately@@Base+0xbbbec>
    3404:	andvs	r0, r7, r8, lsl #28
    3408:	rsbsmi	pc, pc, r5, lsl #10
    340c:	b	13cf810 <g_benchSeparately@@Base+0x13a07dc>
    3410:	blx	1896ca <g_benchSeparately@@Base+0x15a696>
    3414:	adcsmi	pc, r8, #536870912	; 0x20000000
    3418:	streq	lr, [r5], -r9, lsl #22
    341c:	streq	lr, [r9, -r3, lsr #23]
    3420:	b	13d4f98 <g_benchSeparately@@Base+0x13a5f64>
    3424:	bl	117c74 <g_benchSeparately@@Base+0xe8c40>
    3428:	movwle	r0, #24706	; 0x6082
    342c:	andpl	pc, r5, r9, asr r8	; <UNPREDICTABLE>
    3430:	ldrdlt	pc, [r0], -r1
    3434:			; <UNDEFINED> instruction: 0xf00045ab
    3438:	ldrbmi	r8, [r6, #1171]	; 0x493
    343c:			; <UNDEFINED> instruction: 0xf8544619
    3440:	ldrbtmi	r5, [r3], -r2, lsr #32
    3444:			; <UNDEFINED> instruction: 0xf8ddd9d9
    3448:	blls	6f510 <g_benchSeparately@@Base+0x404dc>
    344c:	addeq	pc, r1, #72, 4	; 0x80000004
    3450:	addeq	pc, r0, #200, 4	; 0x8000000c
    3454:	bl	fe8e9478 <g_benchSeparately@@Base+0xfe8ba444>
    3458:			; <UNDEFINED> instruction: 0xf104040b
    345c:	stclne	3, cr0, [r1], #-960	; 0xfffffc40
    3460:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    3464:	bl	69c80 <g_benchSeparately@@Base+0x3ac4c>
    3468:	strmi	r1, [r1], #-467	; 0xfffffe2d
    346c:			; <UNDEFINED> instruction: 0xf4ff428a
    3470:	stccs	15, cr10, [lr], {89}	; 0x59
    3474:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    3478:	ldrthi	pc, [ip], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    347c:	smlatbeq	pc, r4, r1, pc	; <UNPREDICTABLE>
    3480:	ldmibcs	lr!, {r4, r5, r6, r7, r9, sp}^
    3484:	stmdble	r5, {r1, ip, sp, lr}
    3488:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}^	; <UNPREDICTABLE>
    348c:	blcs	814a0 <g_benchSeparately@@Base+0x5246c>
    3490:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}^
    3494:	blne	814a8 <g_benchSeparately@@Base+0x52474>
    3498:	adc	r4, r2, r9, asr r6
    349c:	svcmi	0x00fcf1b7
    34a0:	svcge	0x0040f63f
    34a4:			; <UNDEFINED> instruction: 0xf6479800
    34a8:			; <UNDEFINED> instruction: 0xf6c916b1
    34ac:	vmin.s8	d22, d4, d23
    34b0:	ldrtmi	r0, [fp], #-1286	; 0xfffffafa
    34b4:			; <UNDEFINED> instruction: 0xf8d0440f
    34b8:			; <UNDEFINED> instruction: 0xf8cce000
    34bc:	movwcs	r3, #8192	; 0x2000
    34c0:	blx	19b526 <g_benchSeparately@@Base+0x16c4f2>
    34c4:	msrpl	SPSR_xc, #14680064	; 0xe00000
    34c8:	ldceq	3, cr9, [r6, #-28]!	; 0xffffffe4
    34cc:	eorne	pc, r6, r4, asr #16
    34d0:	mcrls	0, 0, lr, cr3, cr7, {0}
    34d4:			; <UNDEFINED> instruction: 0xe6621c75
    34d8:			; <UNDEFINED> instruction: 0xf6479800
    34dc:			; <UNDEFINED> instruction: 0xf6c915b1
    34e0:	ldrtmi	r6, [fp], #-1335	; 0xfffffac9
    34e4:	vshl.s8	d20, d15, d4
    34e8:	stmdavs	r6, {r1, r2, r8}
    34ec:	andcc	pc, r0, ip, asr #17
    34f0:	andsvs	r2, r7, r1, lsl #6
    34f4:			; <UNDEFINED> instruction: 0xf506fb05
    34f8:	movwls	r5, #29283	; 0x7263
    34fc:			; <UNDEFINED> instruction: 0xf8440d2d
    3500:	stmdbls	r0, {r0, r2, r5}
    3504:			; <UNDEFINED> instruction: 0x13b1f647
    3508:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    350c:	strne	lr, [r8, #2639]	; 0xa4f
    3510:			; <UNDEFINED> instruction: 0xf1011c68
    3514:			; <UNDEFINED> instruction: 0xf8d10b01
    3518:	strbmi	r2, [sl], r1
    351c:	vhadd.s8	d25, d8, d8
    3520:	movwls	r0, #20609	; 0x5081
    3524:	addeq	pc, r0, r8, asr #5
    3528:	vqdmulh.s<illegal width 8>	d15, d2, d3
    352c:	blls	e7560 <g_benchSeparately@@Base+0xb852c>
    3530:	stmdals	r1, {r0, r3, r7, r9, sl, lr}
    3534:	strls	r1, [r9, #-429]	; 0xfffffe53
    3538:	andls	r3, ip, r6, lsl #16
    353c:			; <UNDEFINED> instruction: 0x46580d12
    3540:	stmdbls	r7, {r1, r2, r8, r9, ip, pc}
    3544:	stmdbcs	r1, {r0, r1, r6, sl, fp, ip}
    3548:	andshi	pc, r3, #0
    354c:	eorvs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    3550:	streq	lr, [r2, #2820]	; 0xb04
    3554:	bl	fe829d64 <g_benchSeparately@@Base+0xfe7fad30>
    3558:	addsmi	r0, r3, #-2147483646	; 0x80000002
    355c:	eorshi	pc, r1, #0, 4
    3560:	stmdagt	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3564:	eorls	pc, r8, sp, asr #17
    3568:	ldmdavs	sl, {r0, r4, r7, r9, sl, lr}
    356c:	bleq	7f9a4 <g_benchSeparately@@Base+0x50970>
    3570:	bl	eb18c <g_benchSeparately@@Base+0xbc158>
    3574:	eorvs	r0, r9, r8, lsl #28
    3578:	ldrbmi	pc, [pc, #-1286]!	; 307a <__assert_fail@plt+0x20b6>	; <UNPREDICTABLE>
    357c:	b	13d0d80 <g_benchSeparately@@Base+0x13a1d4c>
    3580:	blx	1c983a <g_benchSeparately@@Base+0x19a806>
    3584:	addmi	pc, sp, #536870912	; 0x20000000
    3588:	streq	lr, [r6, -sl, lsl #22]
    358c:	smlatbeq	sl, r3, fp, lr
    3590:	b	13d5108 <g_benchSeparately@@Base+0x13a60d4>
    3594:	bl	117de4 <g_benchSeparately@@Base+0xe8db0>
    3598:	movwle	r0, #25986	; 0x6582
    359c:	andvs	pc, r6, sl, asr r8	; <UNPREDICTABLE>
    35a0:	ldrdlt	pc, [r0], -r0
    35a4:			; <UNDEFINED> instruction: 0xf00045b3
    35a8:	strbmi	r8, [lr, #783]	; 0x30f
    35ac:			; <UNDEFINED> instruction: 0xf8544618
    35b0:	ldrbtmi	r6, [r3], -r2, lsr #32
    35b4:	stmdbls	sl, {r0, r3, r4, r6, r7, r8, fp, ip, lr, pc}
    35b8:	vstrls	d9, [r6, #-4]
    35bc:			; <UNDEFINED> instruction: 0x2c0e1a5c
    35c0:	movweq	pc, #4357	; 0x1105	; <UNPREDICTABLE>
    35c4:			; <UNDEFINED> instruction: 0xf1a4d915
    35c8:	rscscs	r0, r0, #15
    35cc:	strdvc	r2, [sl], -lr	; <UNPREDICTABLE>
    35d0:	rscscs	sp, pc, #81920	; 0x14000
    35d4:			; <UNDEFINED> instruction: 0xf80338ff
    35d8:	ldmcs	lr!, {r0, r8, r9, fp, sp}^
    35dc:			; <UNDEFINED> instruction: 0xf803d8fa
    35e0:	ldrmi	r0, [r8], -r1, lsl #22
    35e4:			; <UNDEFINED> instruction: 0xf7fd4622
    35e8:	blls	fe540 <g_benchSeparately@@Base+0xcf50c>
    35ec:	bne	ff014674 <g_benchSeparately@@Base+0xfefe5640>
    35f0:	stmdals	r6, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
    35f4:	andvc	r0, r2, r2, lsr #2
    35f8:	bls	3d5cc <g_benchSeparately@@Base+0xe598>
    35fc:	blls	154b68 <g_benchSeparately@@Base+0x125b34>
    3600:	ldrmi	r9, [r5], -r8, lsl #28
    3604:	andcs	fp, r0, #148, 30	; 0x250
    3608:	addsmi	r2, sp, #268435456	; 0x10000000
    360c:	andcs	fp, r0, #40, 30	; 0xa0
    3610:	strmi	fp, [sl], -r2, ror #2
    3614:			; <UNDEFINED> instruction: 0xf812461d
    3618:	ldrmi	ip, [r1], -r1, lsl #24
    361c:	stcvc	8, cr15, [r1], {21}
    3620:	bcc	54ed4 <g_benchSeparately@@Base+0x25ea0>
    3624:	ldrmi	r3, [ip, #3329]!	; 0xd01
    3628:	strhi	pc, [r7], #0
    362c:	streq	lr, [fp, #-2977]	; 0xfffff45f
    3630:	vstrcs	s18, [lr, #-28]	; 0xffffffe4
    3634:			; <UNDEFINED> instruction: 0x012fbf9c
    3638:	vqadd.s8	d7, d0, d23
    363c:	ldrmi	r8, [r5], #-136	; 0xffffff78
    3640:	ldrdgt	pc, [r0], -fp
    3644:			; <UNDEFINED> instruction: 0xf8db3208
    3648:			; <UNDEFINED> instruction: 0xf10b7004
    364c:			; <UNDEFINED> instruction: 0xf8420b08
    3650:			; <UNDEFINED> instruction: 0xf842cc08
    3654:	addsmi	r7, r5, #4, 24	; 0x400
    3658:	bls	79a28 <g_benchSeparately@@Base+0x4a9f4>
    365c:			; <UNDEFINED> instruction: 0xf1a2461f
    3660:	eors	r0, ip, r8, lsl #20
    3664:	movweq	lr, #47747	; 0xba83
    3668:			; <UNDEFINED> instruction: 0xf3a3fa93
    366c:			; <UNDEFINED> instruction: 0xf383fab3
    3670:	vldmiaeq	r3, {d30-<overflow reg d35>}
    3674:	stmdaeq	r8, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    3678:	svceq	0x000ef1b8
    367c:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    3680:	vqshl.s8	d4, d9, d0
    3684:	ldrbtmi	r8, [r0], #130	; 0x82
    3688:	andhi	pc, r0, r6, lsl #17
    368c:	blls	94eec <g_benchSeparately@@Base+0x65eb8>
    3690:	addsmi	r1, r9, #29952	; 0x7500
    3694:	msrhi	CPSR_fc, #128	; 0x80
    3698:			; <UNDEFINED> instruction: 0xf647460a
    369c:			; <UNDEFINED> instruction: 0xf85217b1
    36a0:			; <UNDEFINED> instruction: 0xf6c93d02
    36a4:	bl	fe85d388 <g_benchSeparately@@Base+0xfe82e354>
    36a8:	bl	fe886ed4 <g_benchSeparately@@Base+0xfe857ea0>
    36ac:	blx	1c3eda <g_benchSeparately@@Base+0x194ea6>
    36b0:	ldcleq	3, cr15, [fp], {3}
    36b4:	andscs	pc, r3, r4, lsr #16
    36b8:	blx	1dd6ee <g_benchSeparately@@Base+0x1ae6ba>
    36bc:	ldcleq	3, cr15, [fp], {3}
    36c0:	andscs	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    36c4:	ands	pc, r3, r4, lsr #16
    36c8:	streq	lr, [r2, -r9, lsl #22]
    36cc:			; <UNDEFINED> instruction: 0xf859680b
    36d0:	addsmi	r2, r3, #2
    36d4:	tsthi	r3, #64	; 0x40	; <UNPREDICTABLE>
    36d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36dc:			; <UNDEFINED> instruction: 0xf1017033
    36e0:	strtmi	r0, [sl], -r4, lsl #16
    36e4:	bl	fe854e2c <g_benchSeparately@@Base+0xfe825df8>
    36e8:			; <UNDEFINED> instruction: 0xf8220307
    36ec:	rsble	r3, sp, #2048	; 0x800
    36f0:			; <UNDEFINED> instruction: 0xf8d1687b
    36f4:			; <UNDEFINED> instruction: 0xf896c004
    36f8:	ldrmi	lr, [ip]
    36fc:			; <UNDEFINED> instruction: 0xf101d139
    3700:	strcc	r0, [r8, -r8, lsl #24]
    3704:	andle	r4, sl, #212, 10	; 0x35000000
    3708:	ldrdlt	pc, [r0], -r7
    370c:	ldrdcc	pc, [r0], -ip
    3710:			; <UNDEFINED> instruction: 0xd1a7455b
    3714:	stfeqd	f7, [r4], {12}
    3718:	ldrbmi	r3, [r4, #1796]	; 0x704
    371c:	blls	2b86f4 <g_benchSeparately@@Base+0x2896c0>
    3720:	andle	r4, r7, #156, 10	; 0x27000000
    3724:			; <UNDEFINED> instruction: 0xb000f8bc
    3728:	ldrmi	r8, [fp, #2107]	; 0x83b
    372c:			; <UNDEFINED> instruction: 0xf10cbf04
    3730:	strcc	r0, [r2, -r2, lsl #24]
    3734:	ldrmi	r9, [ip, #2820]	; 0xb04
    3738:			; <UNDEFINED> instruction: 0xf89cd206
    373c:	ldmdavc	pc!, {ip, sp}	; <UNPREDICTABLE>
    3740:	svclt	0x0008429f
    3744:	stfeqd	f7, [r1], {12}
    3748:	stmdaeq	r8, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    374c:			; <UNDEFINED> instruction: 0xf1a5e794
    3750:			; <UNDEFINED> instruction: 0xf04f070f
    3754:	svccs	0x00fe0cf0
    3758:	andgt	pc, r0, r6, lsl #17
    375c:			; <UNDEFINED> instruction: 0xf04fdd06
    3760:	svccc	0x00ff0cff
    3764:	blgt	81774 <g_benchSeparately@@Base+0x52740>
    3768:	ldclle	15, cr2, [sl], #1016	; 0x3f8
    376c:	blvc	8177c <g_benchSeparately@@Base+0x52748>
    3770:	b	fe33d50c <g_benchSeparately@@Base+0xfe30e4d8>
    3774:	blx	fe605788 <g_benchSeparately@@Base+0xfe5d6754>
    3778:	blx	fee41a20 <g_benchSeparately@@Base+0xfee129ec>
    377c:	b	14019a4 <g_benchSeparately@@Base+0x13d2970>
    3780:			; <UNDEFINED> instruction: 0xf10808d8
    3784:	ldrmi	r0, [r9], #-772	; 0xfffffcfc
    3788:			; <UNDEFINED> instruction: 0xf1a8e77d
    378c:			; <UNDEFINED> instruction: 0xf10e080f
    3790:			; <UNDEFINED> instruction: 0xf5b80e0f
    3794:			; <UNDEFINED> instruction: 0xf8867f7f
    3798:	adcvc	lr, r8, r0
    379c:			; <UNDEFINED> instruction: 0x712870e8
    37a0:	movwle	r7, #37224	; 0x9168
    37a4:	ldmdavc	pc!, {r3, r5, r7, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    37a8:	svceq	0x0004f802
    37ac:	svcvc	0x007ff5b8
    37b0:	addsvc	r7, r0, r0, asr r0
    37b4:	rscsle	r7, r5, #208	; 0xd0
    37b8:	blx	fe8ea3da <g_benchSeparately@@Base+0xfe8bb3a6>
    37bc:	ldmibeq	fp, {r3, r8, r9, ip, lr}^
    37c0:	ldrmi	r1, [r8], #2262	; 0x8d6
    37c4:			; <UNDEFINED> instruction: 0xf8023601
    37c8:	strb	r8, [r0, -r3]!
    37cc:	mul	r0, r6, r8
    37d0:	strbmi	r3, [r4], r4, lsl #14
    37d4:	stcls	7, cr14, [r2, #-652]	; 0xfffffd74
    37d8:			; <UNDEFINED> instruction: 0xf63f42ab
    37dc:	ldmib	sp, {r1, r2, r4, r5, r9, sl, fp, sp, pc}^
    37e0:			; <UNDEFINED> instruction: 0xf64f0709
    37e4:			; <UNDEFINED> instruction: 0x46aa7eff
    37e8:	ldrbmi	lr, [r4, #4]
    37ec:			; <UNDEFINED> instruction: 0x46634619
    37f0:	mcrge	6, 1, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    37f4:	b	13dd870 <g_benchSeparately@@Base+0x13ae83c>
    37f8:			; <UNDEFINED> instruction: 0xf8540882
    37fc:	bl	db88c <g_benchSeparately@@Base+0xac858>
    3800:	bls	186824 <g_benchSeparately@@Base+0x1577f0>
    3804:			; <UNDEFINED> instruction: 0xf8441187
    3808:			; <UNDEFINED> instruction: 0xf1001008
    380c:	blx	8581a <g_benchSeparately@@Base+0x567e6>
    3810:	bl	1c002c <g_benchSeparately@@Base+0x190ff8>
    3814:	adcmi	r0, r9, #58720256	; 0x3800000
    3818:	b	13d5120 <g_benchSeparately@@Base+0x13a60ec>
    381c:	stmiale	r4!, {r1, r4, r9, ip, lr}^
    3820:	ldrdhi	pc, [r0], -r1
    3824:	strmi	r6, [r8, #2101]!	; 0x835
    3828:	blls	37fac <g_benchSeparately@@Base+0x8f78>
    382c:	svclt	0x0038458b
    3830:	andle	r4, ip, #805306379	; 0x3000000b
    3834:	ldrtmi	r4, [r2], -fp, lsl #12
    3838:	stcpl	8, cr15, [r1], {19}
    383c:			; <UNDEFINED> instruction: 0xf8124619
    3840:	ldrmi	r0, [r6], -r1, lsl #24
    3844:	bcc	52450 <g_benchSeparately@@Base+0x2341c>
    3848:			; <UNDEFINED> instruction: 0xf0004285
    384c:	stcls	3, cr8, [fp, #-620]	; 0xfffffd94
    3850:	andeq	lr, fp, #164864	; 0x28400
    3854:			; <UNDEFINED> instruction: 0xf1029b07
    3858:	blx	fe943882 <g_benchSeparately@@Base+0xfe91484e>
    385c:	movwcc	r7, #5378	; 0x1502
    3860:	sbcsne	lr, r5, r0, lsl #22
    3864:	ldrmi	r9, [r8], #-3333	; 0xfffff2fb
    3868:			; <UNDEFINED> instruction: 0xf4ff4285
    386c:	bcs	3aede0 <g_benchSeparately@@Base+0x37fdac>
    3870:	msrhi	CPSR_sxc, #0, 4
    3874:	tsteq	r0, r7, lsl #26
    3878:	ldrmi	r7, [sl], #-40	; 0xffffffd8
    387c:	ldrdpl	pc, [r0], -fp
    3880:			; <UNDEFINED> instruction: 0xf8db3308
    3884:			; <UNDEFINED> instruction: 0xf10b0004
    3888:			; <UNDEFINED> instruction: 0xf8430b08
    388c:			; <UNDEFINED> instruction: 0xf8435c08
    3890:	addsmi	r0, sl, #4, 24	; 0x400
    3894:	blls	79c64 <g_benchSeparately@@Base+0x4ac30>
    3898:	cdpvc	6, 15, cr15, cr15, cr15, {2}
    389c:			; <UNDEFINED> instruction: 0xb01cf8dd
    38a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    38a4:	streq	pc, [r8, -r3, lsr #3]
    38a8:	stfeqd	f7, [r4], {1}
    38ac:	ldrmi	r4, [ip, #1682]!	; 0x692
    38b0:	movweq	lr, #27553	; 0x6ba1
    38b4:	blcc	c1964 <g_benchSeparately@@Base+0x92930>
    38b8:	cmphi	r8, #128	; 0x80	; <UNPREDICTABLE>
    38bc:	stmdavs	fp, {r4, r5, r6, fp, sp, lr}^
    38c0:			; <UNDEFINED> instruction: 0xf0404283
    38c4:			; <UNDEFINED> instruction: 0xf10182b3
    38c8:			; <UNDEFINED> instruction: 0xf1060508
    38cc:	adcsmi	r0, sp, #8
    38d0:	addshi	pc, r8, #128	; 0x80
    38d4:	stmdavs	fp!, {r1, r2, fp, sp, lr}
    38d8:			; <UNDEFINED> instruction: 0xf00042b3
    38dc:	rsbsmi	r8, r3, lr, lsl #5
    38e0:			; <UNDEFINED> instruction: 0xf3a3fa93
    38e4:			; <UNDEFINED> instruction: 0xf383fab3
    38e8:	ldrbeq	lr, [r3, #2821]	; 0xb05
    38ec:			; <UNDEFINED> instruction: 0x0c0ceba5
    38f0:	andeq	pc, r4, ip, lsl #2
    38f4:	mvnseq	pc, #12, 2
    38f8:	stmdals	fp, {r0, sl, lr}
    38fc:	movweq	pc, #15264	; 0x3ba0	; <UNPREDICTABLE>
    3900:	bl	2a991c <g_benchSeparately@@Base+0x27a8e8>
    3904:	movwcc	r1, #25555	; 0x63d3
    3908:			; <UNDEFINED> instruction: 0xf4ff4298
    390c:			; <UNDEFINED> instruction: 0xf1bcad0b
    3910:			; <UNDEFINED> instruction: 0xf89b0f0e
    3914:	vhadd.s8	d3, d0, d0
    3918:	ldrmi	r8, [ip], #741	; 0x2e5
    391c:	andgt	pc, r0, fp, lsl #17
    3920:	addsmi	r9, r9, #2048	; 0x800
    3924:	movthi	pc, #20608	; 0x5080	; <UNPREDICTABLE>
    3928:	cdpne	8, 8, cr9, cr10, cr6, {0}
    392c:	stccc	8, cr15, [r2], {81}	; 0x51
    3930:	vqrdmulh.s<illegal width 8>	d15, d3, d0
    3934:	stmdacs	r2, {r3, fp, ip, pc}
    3938:	tstpl	r3, #323584	; 0x4f000
    393c:	eorshi	pc, r8, #0
    3940:			; <UNDEFINED> instruction: 0xf8446808
    3944:	blls	18b9d8 <g_benchSeparately@@Base+0x15c9a4>
    3948:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    394c:			; <UNDEFINED> instruction: 0xf8540d1b
    3950:			; <UNDEFINED> instruction: 0xf8446023
    3954:	bl	1879e8 <g_benchSeparately@@Base+0x1589b4>
    3958:	addsmi	r0, r9, #939524096	; 0x38000000
    395c:	subhi	pc, r1, #0, 4
    3960:	addsmi	r6, r8, #3342336	; 0x330000
    3964:	eorshi	pc, sp, #64	; 0x40
    3968:			; <UNDEFINED> instruction: 0x46d34652
    396c:	blhi	8197c <g_benchSeparately@@Base+0x52948>
    3970:	stcls	7, cr14, [r2, #-616]	; 0xfffffd98
    3974:	stmdale	r4!, {r0, r1, r3, r5, r7, r9, lr}
    3978:			; <UNDEFINED> instruction: 0x1608e9dd
    397c:	cdpvc	6, 15, cr15, cr15, cr15, {2}
    3980:	ldmdavs	sp, {r0, r1, r3, r5, r7, r9, sl, lr}
    3984:	stmeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    3988:	eorvc	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    398c:			; <UNDEFINED> instruction: 0x0c06eb03
    3990:	orrne	r9, lr, r5, lsl #20
    3994:	andeq	pc, r8, r4, asr #16
    3998:	stmdaeq	r1, {r0, r8, ip, sp, lr, pc}
    399c:	vqdmulh.s<illegal width 8>	d15, d5, d2
    39a0:	streq	lr, [lr, #-2823]	; 0xfffff4f9
    39a4:	strbmi	r4, [r1], -r8, lsr #5
    39a8:	andspl	lr, r2, #323584	; 0x4f000
    39ac:			; <UNDEFINED> instruction: 0xf8d0d805
    39b0:	ldmdavs	sp!, {pc}
    39b4:			; <UNDEFINED> instruction: 0xf00045a8
    39b8:	ldrbmi	r8, [ip, #265]	; 0x109
    39bc:			; <UNDEFINED> instruction: 0x46634618
    39c0:			; <UNDEFINED> instruction: 0x4649d9df
    39c4:	blls	3d1ac <g_benchSeparately@@Base+0xe178>
    39c8:			; <UNDEFINED> instruction: 0xf8dd9d06
    39cc:	adcmi	ip, fp, #32
    39d0:	movwcs	fp, #3884	; 0xf2c
    39d4:	ldrbmi	r2, [r0, #-769]!	; 0xfffffcff
    39d8:	movwcs	fp, #3992	; 0xf98
    39dc:	strmi	fp, [r3], -r3, ror #2
    39e0:			; <UNDEFINED> instruction: 0xf813462a
    39e4:	ldrmi	r6, [r5], -r1, lsl #24
    39e8:	stcne	8, cr15, [r1], {18}
    39ec:	bcc	55254 <g_benchSeparately@@Base+0x26220>
    39f0:	addmi	r3, lr, #1024	; 0x400
    39f4:	adcshi	pc, sp, #0
    39f8:	bl	fe82b21c <g_benchSeparately@@Base+0xfe7fc1e8>
    39fc:	setend	le
    3a00:			; <UNDEFINED> instruction: 0xf10c0208
    3a04:	blx	fe984612 <g_benchSeparately@@Base+0xfe9555de>
    3a08:	bl	a1214 <g_benchSeparately@@Base+0x721e0>
    3a0c:	mcrls	2, 0, r1, cr5, cr6, {6}
    3a10:	addsmi	r4, r6, #436207616	; 0x1a000000
    3a14:	cfstrsge	mvf15, [r6], {255}	; 0xff
    3a18:	svclt	0x009c290e
    3a1c:			; <UNDEFINED> instruction: 0xf88c010a
    3a20:	vhadd.s8	d2, d0, d0
    3a24:	ldrmi	r8, [r9], #-137	; 0xffffff77
    3a28:	ldrdvs	pc, [r0], -lr
    3a2c:			; <UNDEFINED> instruction: 0xf8de3308
    3a30:			; <UNDEFINED> instruction: 0xf10e2004
    3a34:			; <UNDEFINED> instruction: 0xf8430e08
    3a38:			; <UNDEFINED> instruction: 0xf8436c08
    3a3c:	addsmi	r2, r9, #4, 24	; 0x400
    3a40:	blls	79e10 <g_benchSeparately@@Base+0x4addc>
    3a44:	bleq	3fb88 <g_benchSeparately@@Base+0x10b54>
    3a48:	stmdaeq	r8, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    3a4c:	b	fe0fbb68 <g_benchSeparately@@Base+0xfe0ccb34>
    3a50:	blx	fe4c4690 <g_benchSeparately@@Base+0xfe49565c>
    3a54:	blx	fed008e8 <g_benchSeparately@@Base+0xfecd18b4>
    3a58:	bl	1c086c <g_benchSeparately@@Base+0x191838>
    3a5c:	blne	ffdc55b0 <g_benchSeparately@@Base+0xffd9657c>
    3a60:			; <UNDEFINED> instruction: 0xf1071d3d
    3a64:	strtmi	r0, [r8], #-1008	; 0xfffffc10
    3a68:	blx	fe96ae8e <g_benchSeparately@@Base+0xfe93be5a>
    3a6c:	stcls	3, cr5, [r5, #-12]
    3a70:	bicsne	lr, r3, #2048	; 0x800
    3a74:	addsmi	r3, sp, #402653184	; 0x18000000
    3a78:	cfldrdge	mvd15, [r4], {255}	; 0xff
    3a7c:			; <UNDEFINED> instruction: 0xf89c2f0e
    3a80:	ldmdale	sl!, {ip, sp}^
    3a84:			; <UNDEFINED> instruction: 0xf88c441f
    3a88:	ldrmi	r7, [r4], r0
    3a8c:	addsmi	r9, r8, #2048	; 0x800
    3a90:	rsbhi	pc, r7, #128	; 0x80
    3a94:			; <UNDEFINED> instruction: 0xf6474601
    3a98:			; <UNDEFINED> instruction: 0xf85115b1
    3a9c:			; <UNDEFINED> instruction: 0xf6c93d02
    3aa0:	bl	fe81cf84 <g_benchSeparately@@Base+0xfe7edf50>
    3aa4:	bl	fe8442d0 <g_benchSeparately@@Base+0xfe81529c>
    3aa8:	blx	143ed6 <g_benchSeparately@@Base+0x114ea2>
    3aac:	ldcleq	3, cr15, [fp], {3}
    3ab0:	andsne	pc, r3, r4, lsr #16
    3ab4:	blx	15daca <g_benchSeparately@@Base+0x12ea96>
    3ab8:	ldcleq	3, cr15, [fp], {3}
    3abc:	andsne	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    3ac0:	andscs	pc, r3, r4, lsr #16
    3ac4:	bl	25dad4 <g_benchSeparately@@Base+0x22eaa0>
    3ac8:			; <UNDEFINED> instruction: 0xf8590501
    3acc:	addsmi	r3, sl, #1
    3ad0:	eorshi	pc, sp, #64	; 0x40
    3ad4:			; <UNDEFINED> instruction: 0xf8014661
    3ad8:	vstrne	d11, [r7, #-4]
    3adc:	strbmi	r4, [r7, #-1546]	; 0xfffff9f6
    3ae0:	movweq	lr, #23456	; 0x5ba0
    3ae4:	blcc	c1b74 <g_benchSeparately@@Base+0x92b40>
    3ae8:	rscshi	pc, ip, r0, lsl #1
    3aec:	stmdavs	r3, {r1, r2, r3, r5, r6, fp, sp, lr}^
    3af0:	teqle	r1, r3	; <illegal shifter operand>
    3af4:	streq	pc, [r8], -r0, lsl #2
    3af8:	strbmi	r3, [r6, #-1288]	; 0xfffffaf8
    3afc:			; <UNDEFINED> instruction: 0xf8d5d208
    3b00:	ldmdavs	r3!, {sp, lr, pc}
    3b04:			; <UNDEFINED> instruction: 0xd1a24573
    3b08:	strcc	r3, [r4, #-1540]	; 0xfffff9fc
    3b0c:	mvnsle	r4, #293601280	; 0x11800000
    3b10:	addsmi	r9, lr, #10240	; 0x2800
    3b14:			; <UNDEFINED> instruction: 0xf8b6d206
    3b18:	stmdahi	fp!, {sp, lr, pc}
    3b1c:	svclt	0x0004459e
    3b20:	strcc	r3, [r2, #-1538]	; 0xfffff9fe
    3b24:	addsmi	r9, lr, #4, 22	; 0x1000
    3b28:	ldmdavc	r3!, {r2, r9, ip, lr, pc}
    3b2c:	addsmi	r7, sp, #2949120	; 0x2d0000
    3b30:	strcc	fp, [r1], -r8, lsl #30
    3b34:			; <UNDEFINED> instruction: 0xe7931bf7
    3b38:	andeq	pc, pc, #1073741864	; 0x40000028
    3b3c:	bcs	fff8d704 <g_benchSeparately@@Base+0xfff5e6d0>
    3b40:	andvs	pc, r0, ip, lsl #17
    3b44:	ldrbtcs	sp, [pc], r5, lsl #26
    3b48:			; <UNDEFINED> instruction: 0xf8033aff
    3b4c:	bcs	fff9e758 <g_benchSeparately@@Base+0xfff6f724>
    3b50:			; <UNDEFINED> instruction: 0xf803dcfa
    3b54:	strb	r2, [r6, -r1, lsl #22]!
    3b58:	streq	lr, [r6, -r3, lsl #21]
    3b5c:	blx	fe5cff84 <g_benchSeparately@@Base+0xfe5a0f50>
    3b60:	blx	fee01a04 <g_benchSeparately@@Base+0xfedd29d0>
    3b64:	ldmeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3b68:	ldrmi	r1, [r8], #-3387	; 0xfffff2c5
    3b6c:	addmi	r9, fp, #5120	; 0x1400
    3b70:	blge	ff640f74 <g_benchSeparately@@Base+0xff611f40>
    3b74:	mulcc	r0, ip, r8
    3b78:	svccc	0x000fe784
    3b7c:			; <UNDEFINED> instruction: 0xf5b7330f
    3b80:			; <UNDEFINED> instruction: 0xf88c7f7f
    3b84:			; <UNDEFINED> instruction: 0xf8813000
    3b88:			; <UNDEFINED> instruction: 0xf881a002
    3b8c:			; <UNDEFINED> instruction: 0xf881a003
    3b90:			; <UNDEFINED> instruction: 0xf881a004
    3b94:	movwle	sl, #49157	; 0xc005
    3b98:	ldrbvc	pc, [pc, -r7, lsr #11]!	; <UNPREDICTABLE>
    3b9c:	svcge	0x0004f802
    3ba0:	svcvc	0x007ff5b7
    3ba4:	andge	pc, r1, r2, lsl #17
    3ba8:	andge	pc, r2, r2, lsl #17
    3bac:	andge	pc, r3, r2, lsl #17
    3bb0:	blls	1f8780 <g_benchSeparately@@Base+0x1c974c>
    3bb4:	movwne	pc, #31651	; 0x7ba3	; <UNPREDICTABLE>
    3bb8:	bl	8632c <g_benchSeparately@@Base+0x572f8>
    3bbc:	ldrmi	r0, [pc], #-3075	; 3bc4 <__assert_fail@plt+0x2c00>
    3bc0:	stfeqd	f7, [r1], {12}
    3bc4:			; <UNDEFINED> instruction: 0xe76154d7
    3bc8:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    3bcc:	adcsmi	r9, fp, #0, 22
    3bd0:	strmi	fp, [r1, #3896]	; 0xf38
    3bd4:	strmi	sp, [r3], -ip, lsl #4
    3bd8:			; <UNDEFINED> instruction: 0xf813463a
    3bdc:	ldrmi	r5, [r7], -r1, lsl #24
    3be0:	stcne	8, cr15, [r1], {18}
    3be4:	bcc	5544c <g_benchSeparately@@Base+0x26418>
    3be8:	addmi	r3, sp, #1024	; 0x400
    3bec:	bicshi	pc, r3, r0
    3bf0:	andeq	lr, r9, #160, 22	; 0x28000
    3bf4:	bcs	3aa814 <g_benchSeparately@@Base+0x37b7e0>
    3bf8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    3bfc:	cmphi	r0, r0, lsl #4	; <UNPREDICTABLE>
    3c00:	tsteq	r1, r6, lsl #26
    3c04:	ldrmi	r7, [sl], #-41	; 0xffffffd7
    3c08:	ldrdpl	pc, [r0], -r9
    3c0c:			; <UNDEFINED> instruction: 0xf8d93308
    3c10:			; <UNDEFINED> instruction: 0xf1091004
    3c14:			; <UNDEFINED> instruction: 0xf8430908
    3c18:			; <UNDEFINED> instruction: 0xf8435c08
    3c1c:	addsmi	r1, sl, #4, 24	; 0x400
    3c20:	blls	79ff0 <g_benchSeparately@@Base+0x4afbc>
    3c24:	ldmvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3c28:	eorge	pc, r8, sp, asr #17
    3c2c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3c30:			; <UNDEFINED> instruction: 0xa018f8dd
    3c34:	stfeqd	f7, [r8], {163}	; 0xa3
    3c38:	mvfeqs	f7, f0
    3c3c:	strbmi	r4, [r6, #1683]!	; 0x693
    3c40:	movweq	lr, #31648	; 0x7ba0
    3c44:	blcc	c1cf8 <g_benchSeparately@@Base+0x92cc4>
    3c48:	cmnhi	r2, r0, lsl #1	; <UNPREDICTABLE>
    3c4c:	stmdavs	r3, {r0, r3, r4, r5, r6, fp, sp, lr}^
    3c50:	mulvs	r0, sl, r8
    3c54:			; <UNDEFINED> instruction: 0xf040428b
    3c58:			; <UNDEFINED> instruction: 0xf100809f
    3c5c:			; <UNDEFINED> instruction: 0xf1070508
    3c60:	strbmi	r0, [r5, #-264]!	; 0xfffffef8
    3c64:	addhi	pc, r4, r0, lsl #1
    3c68:	stmdavs	fp!, {r0, r1, r2, r3, fp, sp, lr}
    3c6c:	ldrhtle	r4, [sl], #-43	; 0xffffffd5
    3c70:	blx	fe4d3e64 <g_benchSeparately@@Base+0xfe4a4e30>
    3c74:	blx	fed00b08 <g_benchSeparately@@Base+0xfecd1ad4>
    3c78:	bl	180a8c <g_benchSeparately@@Base+0x151a58>
    3c7c:	bl	fe8c4bd0 <g_benchSeparately@@Base+0xfe895b9c>
    3c80:			; <UNDEFINED> instruction: 0xf1be0e0e
    3c84:			; <UNDEFINED> instruction: 0xf10e0f0e
    3c88:	ldrmi	r0, [r8], #-772	; 0xfffffcfc
    3c8c:	rschi	pc, r1, r0, lsl #4
    3c90:			; <UNDEFINED> instruction: 0xf88a44b6
    3c94:	blls	bbc9c <g_benchSeparately@@Base+0x8cc68>
    3c98:			; <UNDEFINED> instruction: 0xf0804298
    3c9c:	stmdbls	r5, {r0, r2, r7, r8, pc}
    3ca0:			; <UNDEFINED> instruction: 0xf8501e82
    3ca4:	blx	52cb6 <g_benchSeparately@@Base+0x23c82>
    3ca8:	stmdbls	r7, {r0, r1, r8, r9, ip, sp, lr, pc}
    3cac:	b	13ce0bc <g_benchSeparately@@Base+0x139f088>
    3cb0:	eorle	r5, pc, r3, lsl r3	; <UNPREDICTABLE>
    3cb4:			; <UNDEFINED> instruction: 0xf8446801
    3cb8:	blls	14bd4c <g_benchSeparately@@Base+0x11cd18>
    3cbc:	vqrdmulh.s<illegal width 8>	d15, d1, d3
    3cc0:			; <UNDEFINED> instruction: 0xf8540d1b
    3cc4:			; <UNDEFINED> instruction: 0xf8447023
    3cc8:	bl	1c3d5c <g_benchSeparately@@Base+0x194d28>
    3ccc:	addsmi	r0, r8, #8, 6	; 0x20000000
    3cd0:	ldmdavs	fp!, {r3, r4, r5, fp, ip, lr, pc}
    3cd4:	teqle	r5, r9	; <illegal shifter operand>
    3cd8:	andeq	pc, r1, #-1073741822	; 0xc0000002
    3cdc:			; <UNDEFINED> instruction: 0xf88b46da
    3ce0:	str	r9, [r9, r0]!
    3ce4:	ldrtmi	r3, [lr], -r4, lsl #10
    3ce8:	blls	7d938 <g_benchSeparately@@Base+0x4e904>
    3cec:	bne	17e80f4 <g_benchSeparately@@Base+0x17b90c0>
    3cf0:	blt	1581cf4 <g_benchSeparately@@Base+0x1552cc0>
    3cf4:			; <UNDEFINED> instruction: 0x01229907
    3cf8:	ldrbmi	r7, [r9], -sl
    3cfc:			; <UNDEFINED> instruction: 0xf8d1e471
    3d00:	strmi	r2, [fp], r1
    3d04:	strls	r9, [r7, #-2827]	; 0xfffff4f5
    3d08:	blx	cae46 <g_benchSeparately@@Base+0x9be12>
    3d0c:	lfmeq	f7, 3, [r2], {2}
    3d10:	blt	501d14 <g_benchSeparately@@Base+0x4d2ce0>
    3d14:	vstrls.16	s18, [r5, #-20]	; 0xffffffec	; <UNPREDICTABLE>
    3d18:			; <UNDEFINED> instruction: 0xf8441a52
    3d1c:	stmdavs	r3, {r0, r1, r5, sp}
    3d20:	blx	14a632 <g_benchSeparately@@Base+0x11b5fe>
    3d24:	ldceq	3, cr15, [fp, #-12]
    3d28:	eorvc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    3d2c:	eorcs	pc, r3, r4, asr #16
    3d30:	movweq	lr, #35591	; 0x8b07
    3d34:	addsmi	r4, sl, #251658240	; 0xf000000
    3d38:	mrshi	pc, (UNDEF: 96)	; <UNPREDICTABLE>
    3d3c:	ldmdavs	fp!, {r1, fp, sp, lr}
    3d40:	smullle	r4, r9, sl, r2
    3d44:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    3d48:	ldrdcs	pc, [r1], -r0
    3d4c:	blls	155758 <g_benchSeparately@@Base+0x126724>
    3d50:			; <UNDEFINED> instruction: 0xf8cd3001
    3d54:	blx	efdbe <g_benchSeparately@@Base+0xc0d8a>
    3d58:	lfmeq	f7, 1, [r2, #-8]
    3d5c:	bllt	ffc81d60 <g_benchSeparately@@Base+0xffc52d2c>
    3d60:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    3d64:	strcc	lr, [r4, #-1377]	; 0xfffffa9f
    3d68:	strbmi	r3, [r5, #-260]!	; 0xfffffefc
    3d6c:	svcge	0x007cf4ff
    3d70:	addsmi	r9, sp, #12, 22	; 0x3000
    3d74:	stmdahi	pc!, {r0, r2, r9, ip, lr, pc}	; <UNPREDICTABLE>
    3d78:	addsmi	r8, pc, #720896	; 0xb0000
    3d7c:	strcc	fp, [r2, #-3844]	; 0xfffff0fc
    3d80:	blls	110190 <g_benchSeparately@@Base+0xe115c>
    3d84:	andle	r4, r4, #-805306359	; 0xd0000009
    3d88:	stmdavc	r9, {r0, r1, r3, r5, fp, ip, sp, lr}
    3d8c:	svclt	0x00084299
    3d90:	bl	fe95119c <g_benchSeparately@@Base+0xfe922168>
    3d94:	ldrb	r0, [r4, -lr, lsl #28]!
    3d98:	vmlaeq.f32	s28, s3, s6
    3d9c:	mcr2	10, 5, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
    3da0:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    3da4:	vfnmaeq.f32	s29, s28, s30
    3da8:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    3dac:			; <UNDEFINED> instruction: 0xe76f4418
    3db0:	andeq	lr, r9, #165888	; 0x28800
    3db4:			; <UNDEFINED> instruction: 0xf8449806
    3db8:	bl	fe84be4c <g_benchSeparately@@Base+0xfe81ce18>
    3dbc:	stmdavs	sl, {r0, r3, r8, r9}
    3dc0:	vqdmulh.s<illegal width 8>	d15, d2, d0
    3dc4:			; <UNDEFINED> instruction: 0xf8540d12
    3dc8:			; <UNDEFINED> instruction: 0xf8446022
    3dcc:	bl	18fe5c <g_benchSeparately@@Base+0x160e28>
    3dd0:	strbmi	r0, [lr], #-526	; 0xfffffdf2
    3dd4:	stmdale	r4, {r0, r1, r4, r7, r9, lr}
    3dd8:	ldmdavs	r3!, {r1, r3, fp, sp, lr}
    3ddc:			; <UNDEFINED> instruction: 0xf43f429a
    3de0:			; <UNDEFINED> instruction: 0xf8d1adc3
    3de4:	strmi	r2, [fp], r1
    3de8:	tstcc	r1, r6, lsl #22
    3dec:	andsge	pc, ip, sp, asr #17
    3df0:	vqdmulh.s<illegal width 8>	d15, d2, d3
    3df4:			; <UNDEFINED> instruction: 0xf7ff0d12
    3df8:	strcc	fp, [r4, #-2797]	; 0xfffff513
    3dfc:	adcsmi	r3, sp, #4
    3e00:	cfstrdge	mvd15, [r8, #-1020]!	; 0xfffffc04
    3e04:	addsmi	r9, sp, #13312	; 0x3400
    3e08:	stmdahi	lr!, {r0, r2, r9, ip, lr, pc}
    3e0c:	addsmi	r8, lr, #196608	; 0x30000
    3e10:	strcc	fp, [r2, #-3844]	; 0xfffff0fc
    3e14:	blls	10fe24 <g_benchSeparately@@Base+0xe0df0>
    3e18:	andle	r4, r4, #-805306359	; 0xd0000009
    3e1c:	stmdavc	r0, {r0, r1, r3, r5, fp, ip, sp, lr}
    3e20:	svclt	0x00084298
    3e24:	bl	fe951230 <g_benchSeparately@@Base+0xfe9221fc>
    3e28:	strb	r0, [r1, #-3084]!	; 0xfffff3f4
    3e2c:			; <UNDEFINED> instruction: 0x0c00ea83
    3e30:	blx	fe710658 <g_benchSeparately@@Base+0xfe6e1624>
    3e34:	blx	fef430ec <g_benchSeparately@@Base+0xfef140b8>
    3e38:	b	1403070 <g_benchSeparately@@Base+0x13d403c>
    3e3c:			; <UNDEFINED> instruction: 0xf10c0cdc
    3e40:	ldrmi	r0, [r9], #-772	; 0xfffffcfc
    3e44:	addsmi	r9, r3, #5120	; 0x1400
    3e48:	bge	1b4124c <g_benchSeparately@@Base+0x1b12218>
    3e4c:	mulcc	r0, fp, r8
    3e50:			; <UNDEFINED> instruction: 0xf1aee563
    3e54:			; <UNDEFINED> instruction: 0xf04f030f
    3e58:			; <UNDEFINED> instruction: 0xf5b331ff
    3e5c:			; <UNDEFINED> instruction: 0xf1067f7f
    3e60:			; <UNDEFINED> instruction: 0xf88a060f
    3e64:	addsvc	r6, r1, r0
    3e68:	ldrsbvc	r7, [r1, -r1]
    3e6c:	movwle	r7, #57681	; 0xe151
    3e70:	cmnvc	pc, #683671552	; 0x28c00000	; <UNPREDICTABLE>
    3e74:	rscscc	pc, pc, #79	; 0x4f
    3e78:	svcvc	0x007ff5b3
    3e7c:	svccs	0x0004f80b
    3e80:	andcs	pc, r1, fp, lsl #17
    3e84:	andcs	pc, r2, fp, lsl #17
    3e88:	andcs	pc, r3, fp, lsl #17
    3e8c:	bls	2f8a54 <g_benchSeparately@@Base+0x2c9a20>
    3e90:	andne	pc, r3, #165888	; 0x28800
    3e94:	ldrmi	r0, [r3], #2514	; 0x9d2
    3e98:			; <UNDEFINED> instruction: 0xf80b4413
    3e9c:	ldrbt	r3, [sl], r1, lsl #22
    3ea0:			; <UNDEFINED> instruction: 0xf1a29e06
    3ea4:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
    3ea8:	ldrbeq	pc, [r0, #79]!	; 0x4f	; <UNPREDICTABLE>
    3eac:	stcle	0, cr7, [r5, #-212]	; 0xffffff2c
    3eb0:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}^	; <UNPREDICTABLE>
    3eb4:	blpl	81ec8 <g_benchSeparately@@Base+0x52e94>
    3eb8:			; <UNDEFINED> instruction: 0xdcfa29fe
    3ebc:	blne	81ed0 <g_benchSeparately@@Base+0x52e9c>
    3ec0:	svcls	0x0007e6a1
    3ec4:	andeq	pc, pc, r2, lsr #3
    3ec8:			; <UNDEFINED> instruction: 0xf04f28fe
    3ecc:	ldrshtvc	r0, [sp], -r0
    3ed0:	ldrbcs	sp, [pc, #3333]!	; 4bdd <__assert_fail@plt+0x3c19>
    3ed4:			; <UNDEFINED> instruction: 0xf80338ff
    3ed8:	ldmcs	lr!, {r0, r8, r9, fp, ip, lr}^
    3edc:			; <UNDEFINED> instruction: 0xf803dcfa
    3ee0:	strb	r0, [sl], #2817	; 0xb01
    3ee4:	stfeqd	f7, [pc], {172}	; 0xac
    3ee8:			; <UNDEFINED> instruction: 0xf5bc330f
    3eec:			; <UNDEFINED> instruction: 0xf88b7f7f
    3ef0:			; <UNDEFINED> instruction: 0xf04f3000
    3ef4:			; <UNDEFINED> instruction: 0x709333ff
    3ef8:	ldrsbvc	r7, [r3, -r3]
    3efc:	movwle	r7, #57683	; 0xe153
    3f00:	cfldr64vc	mvdx15, [pc], #-688	; 3c58 <__assert_fail@plt+0x2c94>
    3f04:	mvnscc	pc, #79	; 0x4f
    3f08:	svcvc	0x007ff5bc
    3f0c:	svccc	0x0004f80a
    3f10:	andcc	pc, r1, sl, lsl #17
    3f14:	andcc	pc, r2, sl, lsl #17
    3f18:	andcc	pc, r3, sl, lsl #17
    3f1c:	blls	2f8ae4 <g_benchSeparately@@Base+0x2c9ab0>
    3f20:	movwcs	pc, #52131	; 0xcba3	; <UNPREDICTABLE>
    3f24:	ldrmi	r0, [sl], #2523	; 0x9db
    3f28:			; <UNDEFINED> instruction: 0xf80a449c
    3f2c:	ldrbt	ip, [r7], #2817	; 0xb01
    3f30:	mulvs	r0, sl, r8
    3f34:			; <UNDEFINED> instruction: 0x46751d39
    3f38:	blls	3dba8 <g_benchSeparately@@Base+0xeb74>
    3f3c:	svclt	0x00384593
    3f40:			; <UNDEFINED> instruction: 0xf4ff42ab
    3f44:	strtmi	sl, [fp], -r8, ror #22
    3f48:			; <UNDEFINED> instruction: 0xf7ff4611
    3f4c:			; <UNDEFINED> instruction: 0xf8d0bb6f
    3f50:	mcrrne	0, 0, r3, r2, cr1
    3f54:	strmi	r9, [r6], fp, lsl #18
    3f58:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    3f5c:			; <UNDEFINED> instruction: 0xf7ff0cdb
    3f60:	blls	72548 <g_benchSeparately@@Base+0x43514>
    3f64:	bne	7e7f6c <g_benchSeparately@@Base+0x7b8f38>
    3f68:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f6c:			; <UNDEFINED> instruction: 0x46651d30
    3f70:	stmdbls	r0, {r3, r6, r8, r9, sl, sp, lr, pc}
    3f74:	svclt	0x0038459e
    3f78:			; <UNDEFINED> instruction: 0xf4ff4291
    3f7c:			; <UNDEFINED> instruction: 0x4615ad32
    3f80:	ldr	r4, [r9, #-1560]!	; 0xfffff9e8
    3f84:	ldrmi	r9, [fp, #2304]	; 0x900
    3f88:	addsmi	fp, r1, #56, 30	; 0xe0
    3f8c:	cfldrdge	mvd15, [r4], {255}	; 0xff
    3f90:			; <UNDEFINED> instruction: 0x46194616
    3f94:	stmdbls	r0, {r0, r1, r3, r4, r6, sl, sp, lr, pc}
    3f98:	svclt	0x00384599
    3f9c:			; <UNDEFINED> instruction: 0xf4ff4291
    3fa0:			; <UNDEFINED> instruction: 0x4617ae1c
    3fa4:			; <UNDEFINED> instruction: 0xe6234618
    3fa8:			; <UNDEFINED> instruction: 0xf8cd4601
    3fac:			; <UNDEFINED> instruction: 0xf7ffb018
    3fb0:	strmi	fp, [fp], r3, lsl #22
    3fb4:	andsge	pc, ip, sp, asr #17
    3fb8:	blt	1201fbc <g_benchSeparately@@Base+0x11d2f88>
    3fbc:	strb	r4, [r3], sl, lsl #13
    3fc0:	svcmi	0x00f0e92d
    3fc4:			; <UNDEFINED> instruction: 0x461fb091
    3fc8:	ldcls	6, cr4, [fp, #-16]
    3fcc:			; <UNDEFINED> instruction: 0xf8dd468b
    3fd0:	stccs	0, cr8, [r1, #-416]	; 0xfffffe60
    3fd4:	svclt	0x00b89202
    3fd8:			; <UNDEFINED> instruction: 0xf1b32501
    3fdc:	svclt	0x00884ffc
    3fe0:	stmdale	fp, {r8, r9, sp}
    3fe4:	addeq	pc, r1, #72, 4	; 0x80000004
    3fe8:	addeq	pc, r0, #200, 4	; 0x8000000c
    3fec:	blx	fe089fe2 <g_benchSeparately@@Base+0xfe05afae>
    3ff0:	ldrtmi	r1, [sl], #-519	; 0xfffffdf9
    3ff4:	mvnne	lr, #199680	; 0x30c00
    3ff8:	tstcc	r0, #989855744	; 0x3b000000
    3ffc:	vqrshl.s8	d20, d8, d20
    4000:			; <UNDEFINED> instruction: 0xf04f0204
    4004:	bpl	fe984c34 <g_benchSeparately@@Base+0xfe955c00>
    4008:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    400c:	adchi	pc, r2, r0, asr #5
    4010:	vqsub.u8	d4, d16, d15
    4014:	mcrcs	1, 0, r8, cr0, cr12, {1}
    4018:	strbthi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    401c:	movweq	pc, #25156	; 0x6244	; <UNPREDICTABLE>
    4020:	strmi	pc, [r0], r4, lsl #10
    4024:	blcs	1abb8 <__assert_fail@plt+0x19bf4>
    4028:	sbchi	pc, r5, #64	; 0x40
    402c:	movwls	r6, #18483	; 0x4833
    4030:	movweq	lr, #31499	; 0x7b0b
    4034:	andeq	pc, ip, r4, asr #4
    4038:	tsteq	r8, r4, asr #4	; <UNPREDICTABLE>
    403c:	movwcs	r9, #773	; 0x305
    4040:	rsbpl	r5, r3, r3, lsr #32
    4044:	andseq	pc, r0, #68, 4	; 0x40000004
    4048:	adcpl	r9, r3, r5, lsl #18
    404c:	movwls	r1, #32587	; 0x7f4b
    4050:			; <UNDEFINED> instruction: 0xf1a19b04
    4054:	andls	r0, r3, fp
    4058:			; <UNDEFINED> instruction: 0xf0002b00
    405c:			; <UNDEFINED> instruction: 0xf1b782dc
    4060:	vrecps.f32	q2, q8, q14
    4064:	stmdbls	r4, {r1, r3, r4, sl, pc}
    4068:	vmax.f32	d18, d4, d12
    406c:	adcpl	r0, r7, r6, lsl #6
    4070:	andeq	lr, r1, #7168	; 0x1c00
    4074:			; <UNDEFINED> instruction: 0xf04f6032
    4078:	rscpl	r0, r2, #805306368	; 0x30000000
    407c:	ldrbhi	pc, [r8], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
    4080:			; <UNDEFINED> instruction: 0xf64746dc
    4084:			; <UNDEFINED> instruction: 0xf85c13b1
    4088:			; <UNDEFINED> instruction: 0xf6c92b01
    408c:			; <UNDEFINED> instruction: 0x01ad6337
    4090:	addeq	pc, r1, r8, asr #4
    4094:	vqdmulh.s<illegal width 8>	d17, d8, d2[7]
    4098:	blx	c42a2 <g_benchSeparately@@Base+0x9526e>
    409c:	andls	pc, sp, r2, lsl #4
    40a0:	stflss	f1, [r2, #-672]	; 0xfffffd60
    40a4:			; <UNDEFINED> instruction: 0xf04f960c
    40a8:	stclne	14, cr3, [lr], #-1020	; 0xfffffc04
    40ac:	cfmadd32ls	mvax0, mvfx9, mvfx5, mvfx9
    40b0:	ldrdls	r0, [fp], -r2
    40b4:	eorlt	pc, r0, sp, asr #17
    40b8:	andeq	lr, r1, fp, lsr #23
    40bc:	andsne	pc, r2, r4, lsr #16
    40c0:			; <UNDEFINED> instruction: 0xf8db3e06
    40c4:			; <UNDEFINED> instruction: 0xf8cd2001
    40c8:			; <UNDEFINED> instruction: 0x46abb03c
    40cc:	blx	e990e <g_benchSeparately@@Base+0xba8da>
    40d0:	ldcleq	3, cr15, [fp], {2}
    40d4:	andsge	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    40d8:	stmdaeq	r3, {r2, r8, r9, fp, sp, lr, pc}^
    40dc:			; <UNDEFINED> instruction: 0xf10c9b03
    40e0:	bl	feb044ec <g_benchSeparately@@Base+0xfead54b8>
    40e4:	addsmi	r0, r9, #0, 14
    40e8:	sbchi	pc, pc, #268435456	; 0x10000000
    40ec:	strls	lr, [fp, #-2525]	; 0xfffff623
    40f0:	eorlt	pc, r8, sp, asr #17
    40f4:			; <UNDEFINED> instruction: 0xf647680b
    40f8:			; <UNDEFINED> instruction: 0xf6c912b1
    40fc:			; <UNDEFINED> instruction: 0xf8a86237
    4100:			; <UNDEFINED> instruction: 0xf1057000
    4104:	bl	46110 <g_benchSeparately@@Base+0x170dc>
    4108:	blx	85936 <g_benchSeparately@@Base+0x56902>
    410c:	bl	40d20 <g_benchSeparately@@Base+0x11cec>
    4110:	andls	r0, r6, #-1610612736	; 0xa0000000
    4114:	stmibne	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4118:	strbmi	r9, [r5], -r4, lsl #20
    411c:	ldrmi	r1, [r2, #2575]	; 0xa0f
    4120:	bicsmi	lr, r3, #323584	; 0x4f000
    4124:	stmdaeq	r3, {r2, r8, r9, fp, sp, lr, pc}^
    4128:			; <UNDEFINED> instruction: 0xf850d306
    412c:			; <UNDEFINED> instruction: 0xf8dca00a
    4130:	ldrbmi	fp, [r3]
    4134:	strbhi	pc, [fp, r0]	; <UNPREDICTABLE>
    4138:	andsge	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    413c:	blls	d5b74 <g_benchSeparately@@Base+0xa6b40>
    4140:	addsmi	r4, lr, #51380224	; 0x3100000
    4144:	vstrls.16	s26, [sl, #-428]	; 0xfffffe54	; <UNPREDICTABLE>
    4148:	bls	16ad70 <g_benchSeparately@@Base+0x13bd3c>
    414c:	bne	ff5eb978 <g_benchSeparately@@Base+0xff5bc944>
    4150:	mvn	r4, #162529280	; 0x9b00000
    4154:	vqsub.u8	d4, d16, d15
    4158:	mcrcs	1, 0, r8, cr0, cr11, {2}
    415c:	bicshi	pc, r6, #64	; 0x40
    4160:	movweq	pc, #25156	; 0x6244	; <UNPREDICTABLE>
    4164:	strmi	pc, [r0], r4, lsl #10
    4168:	blcs	1acfc <__assert_fail@plt+0x19d38>
    416c:	adcshi	pc, sl, #64	; 0x40
    4170:	ldrdge	pc, [r0], -r6
    4174:	bl	2ea584 <g_benchSeparately@@Base+0x2bb550>
    4178:	vcgt.s8	d16, d4, d7
    417c:	movwls	r0, #20492	; 0x500c
    4180:	movweq	lr, #35585	; 0x8b01
    4184:	movwcs	r9, #772	; 0x304
    4188:	stmdals	r5, {r0, r1, r5, ip, lr}
    418c:	cdpeq	2, 0, cr15, cr8, cr4, {2}
    4190:	andseq	pc, r0, #68, 4	; 0x40000004
    4194:	andcc	pc, lr, r4, asr #16
    4198:	stfeqd	f7, [fp], {160}	; 0xa0
    419c:	strmi	r5, [r1], -r3, lsr #1
    41a0:	andgt	pc, ip, sp, asr #17
    41a4:	andls	r3, r7, r5, lsl #16
    41a8:	svceq	0x0000f1ba
    41ac:	sbchi	pc, lr, #0
    41b0:	svcmi	0x00fcf1b7
    41b4:	cmnhi	r1, #0, 4	; <UNPREDICTABLE>
    41b8:	vmax.f32	d18, d4, d12
    41bc:	adcpl	r0, r7, r6, lsl #6
    41c0:	andeq	lr, sl, #7168	; 0x1c00
    41c4:			; <UNDEFINED> instruction: 0xf04f6032
    41c8:	rscpl	r0, r2, #805306368	; 0x30000000
    41cc:	cmphi	r3, #64, 6	; <UNPREDICTABLE>
    41d0:			; <UNDEFINED> instruction: 0xf647465e
    41d4:			; <UNDEFINED> instruction: 0xf85613b1
    41d8:			; <UNDEFINED> instruction: 0xf6c92b01
    41dc:			; <UNDEFINED> instruction: 0x01ad6337
    41e0:	addeq	pc, r1, r8, asr #4
    41e4:	addeq	pc, r0, r8, asr #5
    41e8:	blx	e8216 <g_benchSeparately@@Base+0xb91e2>
    41ec:			; <UNDEFINED> instruction: 0x11a8f202
    41f0:	svcne	0x0088900b
    41f4:	bl	feaea604 <g_benchSeparately@@Base+0xfeabb5d0>
    41f8:			; <UNDEFINED> instruction: 0xf8cd080a
    41fc:	stclne	0, cr11, [pc], #-128	; 4184 <__assert_fail@plt+0x31c0>
    4200:	eorslt	pc, r0, sp, asr #17
    4204:			; <UNDEFINED> instruction: 0x970a0cd2
    4208:			; <UNDEFINED> instruction: 0xf824900d
    420c:			; <UNDEFINED> instruction: 0xf8dba012
    4210:	ldrbmi	r2, [r3], r1
    4214:	blx	e8636 <g_benchSeparately@@Base+0xb9602>
    4218:	ldcleq	3, cr15, [fp], {2}
    421c:	andsls	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    4220:	mcrreq	11, 0, lr, r3, cr4
    4224:			; <UNDEFINED> instruction: 0x1c729b03
    4228:	streq	lr, [r8, -r6, lsr #23]
    422c:	stmdale	r9!, {r1, r3, r4, r7, r9, lr}
    4230:			; <UNDEFINED> instruction: 0x1e0ae9dd
    4234:	bl	9e288 <g_benchSeparately@@Base+0x6f254>
    4238:			; <UNDEFINED> instruction: 0xf8ac000e
    423c:	b	13e0244 <g_benchSeparately@@Base+0x13b1210>
    4240:			; <UNDEFINED> instruction: 0xf1011ea1
    4244:			; <UNDEFINED> instruction: 0xf6470c01
    4248:			; <UNDEFINED> instruction: 0xf6c911b1
    424c:	ldrbmi	r6, [r9, #311]	; 0x137
    4250:	streq	lr, [r8, -r2, lsr #23]
    4254:	streq	lr, [r9, #-2824]	; 0xfffff4f8
    4258:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    425c:	b	13d5be8 <g_benchSeparately@@Base+0x13a6bb4>
    4260:	bl	1151b4 <g_benchSeparately@@Base+0xe6180>
    4264:	movwle	r0, #27715	; 0x6c43
    4268:	andls	pc, r9, r8, asr r8	; <UNPREDICTABLE>
    426c:	ldrdge	pc, [r0], -r6
    4270:			; <UNDEFINED> instruction: 0xf00145ca
    4274:			; <UNDEFINED> instruction: 0xf834800b
    4278:			; <UNDEFINED> instruction: 0x46169013
    427c:	strmi	r9, [r2], -r3, lsl #22
    4280:	ldmible	r7, {r3, r4, r7, r9, lr}^
    4284:	bls	16aeac <g_benchSeparately@@Base+0x13be78>
    4288:	bne	ff5d5cfc <g_benchSeparately@@Base+0xff5a6cc8>
    428c:			; <UNDEFINED> instruction: 0xf5bbe2f5
    4290:	svclt	0x002c3f80
    4294:	movwcs	r2, #8961	; 0x2301
    4298:	cdpcs	3, 0, cr9, cr0, cr4, {0}
    429c:	ldrbhi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
    42a0:	stmdaeq	r6, {r2, r6, r9, ip, sp, lr, pc}
    42a4:	andcc	pc, r8, r4, lsr r8	; <UNPREDICTABLE>
    42a8:			; <UNDEFINED> instruction: 0xf0002b00
    42ac:	vst2.8	{d24-d27}, [pc], lr
    42b0:	ldrtmi	r4, [r1], -r0, lsl #5
    42b4:			; <UNDEFINED> instruction: 0xf7fc4620
    42b8:			; <UNDEFINED> instruction: 0xf504ee00
    42bc:	ldrtmi	r4, [r2], -r0, lsl #7
    42c0:			; <UNDEFINED> instruction: 0x601e46dc
    42c4:	andvs	pc, r8, r4, lsr #16
    42c8:	tsteq	ip, r4, asr #4	; <UNPREDICTABLE>
    42cc:	vcgt.s8	d18, d4, d0
    42d0:	rsbpl	r0, r3, r8
    42d4:	tsteq	r0, r4, asr #4	; <UNPREDICTABLE>
    42d8:	rsbpl	r5, r3, r3, lsr #32
    42dc:	svcmi	0x00fcf1b7
    42e0:	sbcshi	pc, fp, #0, 4
    42e4:	ldrdne	pc, [r0], -fp
    42e8:			; <UNDEFINED> instruction: 0x13b1f647
    42ec:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    42f0:	addmi	pc, r0, r4, lsl #10
    42f4:	ldreq	pc, [r0], -r4, asr #4
    42f8:	blx	c49b6 <g_benchSeparately@@Base+0x95982>
    42fc:			; <UNDEFINED> instruction: 0x51a7f301
    4300:			; <UNDEFINED> instruction: 0x600618be
    4304:	vadd.i8	d25, d4, d4
    4308:			; <UNDEFINED> instruction: 0xf10b0106
    430c:	strbtmi	r0, [r2], r1, lsl #18
    4310:			; <UNDEFINED> instruction: 0xf8cd2802
    4314:	b	13f03bc <g_benchSeparately@@Base+0x13c1388>
    4318:	rsbpl	r5, r0, #1275068416	; 0x4c000000
    431c:	tsteq	r7, fp, lsl #22
    4320:	andeq	pc, r1, r5, lsl #2
    4324:			; <UNDEFINED> instruction: 0xf844bf08
    4328:			; <UNDEFINED> instruction: 0xf8db2023
    432c:	svclt	0x00182001
    4330:	eorlt	pc, r3, r4, asr #16
    4334:			; <UNDEFINED> instruction: 0x13b1f647
    4338:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    433c:	andls	r9, r8, r3, lsl #6
    4340:	andeq	pc, fp, r1, lsr #3
    4344:	vqdmulh.s<illegal width 8>	d15, d2, d3
    4348:	andls	r9, r6, r2, lsl #22
    434c:	andls	r1, sp, r8, asr #30
    4350:	andls	r1, r9, r8, lsr #3
    4354:	ldrbmi	r4, [r9], r8, asr #12
    4358:	ldfeqd	f1, [r2, #-28]	; 0xffffffe4
    435c:	movwls	r3, #22790	; 0x5906
    4360:	vrhadd.s8	d25, d8, d14
    4364:	vaddw.s8	q8, q12, d1
    4368:	smlabbls	ip, r0, r1, r0
    436c:	mcrrne	9, 0, r9, r3, cr4	; <UNPREDICTABLE>
    4370:			; <UNDEFINED> instruction: 0xf0002901
    4374:			; <UNDEFINED> instruction: 0xf8548339
    4378:	bl	11c408 <g_benchSeparately@@Base+0xed3d4>
    437c:	bls	18598c <g_benchSeparately@@Base+0x156958>
    4380:	smlatbeq	sl, r0, fp, lr
    4384:			; <UNDEFINED> instruction: 0xf0c0429a
    4388:	ldmib	sp, {r0, r1, r2, r4, r6, r8, r9, pc}^
    438c:			; <UNDEFINED> instruction: 0xf8cdc808
    4390:	ldrmi	r9, [r1], ip, lsr #32
    4394:			; <UNDEFINED> instruction: 0xf10c681a
    4398:	svcls	0x00030b01
    439c:	vmlaeq.f64	d14, d8, d3
    43a0:			; <UNDEFINED> instruction: 0xf5066029
    43a4:	ldrbcc	r4, [pc, #1407]!	; 492b <__assert_fail@plt+0x3967>
    43a8:	stmiane	ip!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    43ac:	vqdmulh.s<illegal width 8>	d15, d2, d7
    43b0:	bl	294dec <g_benchSeparately@@Base+0x265db8>
    43b4:	bl	fe8c5fd4 <g_benchSeparately@@Base+0xfe896fa0>
    43b8:	ldrbmi	r0, [ip], sl, lsl #2
    43bc:	andspl	lr, r2, #323584	; 0x4f000
    43c0:	streq	lr, [r2, #2820]	; 0xb04
    43c4:			; <UNDEFINED> instruction: 0xf85ad306
    43c8:			; <UNDEFINED> instruction: 0xf8d06006
    43cc:	ldrmi	fp, [r3, #0]!
    43d0:	eorhi	pc, r6, r1
    43d4:			; <UNDEFINED> instruction: 0x461845f1
    43d8:	eorvs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    43dc:	sbcsle	r4, r9, #120586240	; 0x7300000
    43e0:	blls	1ea814 <g_benchSeparately@@Base+0x1bb7e0>
    43e4:	bne	17eb400 <g_benchSeparately@@Base+0x17bc3cc>
    43e8:			; <UNDEFINED> instruction: 0xf1042f0e
    43ec:	vcgt.s8	d16, d0, d1
    43f0:			; <UNDEFINED> instruction: 0xf1a78479
    43f4:	rscscs	r0, r0, #15
    43f8:	strdvc	r2, [r2], -lr	; <UNPREDICTABLE>
    43fc:	rscscs	sp, pc, #81920	; 0x14000
    4400:			; <UNDEFINED> instruction: 0xf80338ff
    4404:	ldmcs	lr!, {r0, r8, r9, fp, sp}^
    4408:			; <UNDEFINED> instruction: 0xf803d8fa
    440c:	sbc	r0, sl, r1, lsl #22
    4410:	svccc	0x0080f5bb
    4414:	movwcs	fp, #7980	; 0x1f2c
    4418:	movwls	r2, #21250	; 0x5302
    441c:			; <UNDEFINED> instruction: 0xf0402e00
    4420:	vshl.s8	d24, d11, d4
    4424:			; <UNDEFINED> instruction: 0xf8340906
    4428:	blcs	10454 <__assert_fail@plt+0xf490>
    442c:	eorshi	pc, r9, #0
    4430:	addmi	pc, r0, #1325400064	; 0x4f000000
    4434:			; <UNDEFINED> instruction: 0x46204631
    4438:	andslt	pc, r0, sp, asr #17
    443c:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    4440:	addmi	pc, r0, #4, 10	; 0x1000000
    4444:	andsvs	r4, r6, r3, lsr r6
    4448:	andvs	pc, r9, r4, lsr #16
    444c:	tsteq	ip, r4, asr #4	; <UNPREDICTABLE>
    4450:	vhsub.s8	d18, d4, d0
    4454:	rsbpl	r0, r2, r8
    4458:	tsteq	r0, r4, asr #4	; <UNPREDICTABLE>
    445c:	rsbpl	r5, r2, r2, lsr #32
    4460:	svcmi	0x00fcf1b7
    4464:	andshi	pc, r9, #0, 4
    4468:	ldrdne	pc, [r0], -fp
    446c:	bne	fec81d90 <g_benchSeparately@@Base+0xfec52d5c>
    4470:	bvs	e01f9c <g_benchSeparately@@Base+0xdd2f68>
    4474:	addmi	pc, r0, #4, 10	; 0x1000000
    4478:	andseq	pc, r0, r4, asr #4
    447c:	blx	28a87e <g_benchSeparately@@Base+0x25b84a>
    4480:	eorpl	pc, r7, r1, lsl #2
    4484:	vqdmulh.s<illegal width 8>	d25, d4, d5
    4488:	stmdals	r4, {r1, r2, sl, fp}
    448c:	andsvs	r0, r6, sp, lsr #3
    4490:	streq	lr, [r7], -fp, lsl #22
    4494:	strtmi	r9, [r2], -r2, lsl #30
    4498:	stceq	0, cr9, [r9, #-0]
    449c:			; <UNDEFINED> instruction: 0xf8244658
    44a0:	strls	r3, [r8], -ip
    44a4:	strbmi	r4, [r6], #-1598	; 0xfffff9c2
    44a8:			; <UNDEFINED> instruction: 0xf7fe9606
    44ac:			; <UNDEFINED> instruction: 0xf8dbfac9
    44b0:	cdpls	0, 0, cr2, cr8, cr1, {0}
    44b4:	andeq	pc, r1, fp, lsl #2
    44b8:	strls	r4, [r7, -r1, lsr #13]
    44bc:	vqdmulh.s<illegal width 8>	d15, d2, d10
    44c0:	movweq	pc, #45478	; 0xb1a6	; <UNPREDICTABLE>
    44c4:	svcne	0x00739303
    44c8:	stclne	3, cr9, [fp], #-56	; 0xffffffc8
    44cc:			; <UNDEFINED> instruction: 0x11ab930a
    44d0:	movwls	r4, #46685	; 0xb65d
    44d4:	vmla.f32	d16, d8, d2
    44d8:			; <UNDEFINED> instruction: 0xf8cd0381
    44dc:	vshr.s8	d27, d16, #8
    44e0:	movwls	r0, #37760	; 0x9380
    44e4:	mcrrne	9, 0, r9, r3, cr5	; <UNPREDICTABLE>
    44e8:			; <UNDEFINED> instruction: 0xf0002901
    44ec:			; <UNDEFINED> instruction: 0xf85982a7
    44f0:	bl	25c580 <g_benchSeparately@@Base+0x22d54c>
    44f4:	bls	c5704 <g_benchSeparately@@Base+0x966d0>
    44f8:	addsmi	r9, sl, #4, 18	; 0x10000
    44fc:	streq	lr, [r1, -r0, lsr #23]
    4500:	ldmib	sp, {r1, r3, r5, r8, r9, ip, lr, pc}^
    4504:	strmi	ip, [lr], sl, lsl #16
    4508:	ldmdavs	sl, {r0, r2, r3, r8, sl, ip, pc}
    450c:	bleq	80944 <g_benchSeparately@@Base+0x51910>
    4510:			; <UNDEFINED> instruction: 0xf5066027
    4514:	ldrbtcc	r4, [pc], #1151	; 451c <__assert_fail@plt+0x3558>
    4518:	streq	lr, [r8, #-2819]	; 0xfffff4fd
    451c:	vqdmulh.s<illegal width 8>	d15, d2, d10
    4520:	b	13d5018 <g_benchSeparately@@Base+0x13a5fe4>
    4524:	bl	38a7dc <g_benchSeparately@@Base+0x35b7a8>
    4528:	bl	fe8c4948 <g_benchSeparately@@Base+0xfe895914>
    452c:	ldrbmi	r0, [ip], lr, lsl #14
    4530:	andspl	lr, r2, #323584	; 0x4f000
    4534:	streq	lr, [r2], #2825	; 0xb09
    4538:			; <UNDEFINED> instruction: 0xf85ed306
    453c:			; <UNDEFINED> instruction: 0xf8d06006
    4540:	ldrmi	fp, [r3, #0]!
    4544:	ldrthi	pc, [lr], #0	; <UNPREDICTABLE>
    4548:	blls	d5db0 <g_benchSeparately@@Base+0xa6d7c>
    454c:	eorvs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4550:	strtmi	r4, [fp], -fp, lsr #5
    4554:	sfmls	f5, 1, [sp, #-868]	; 0xfffffc9c
    4558:	vqdmulh.s<illegal width 8>	d25, d8, d8
    455c:	vsubl.s8	q8, d24, d1
    4560:	stmdals	r7, {r7, r9}
    4564:			; <UNDEFINED> instruction: 0xf1071b5f
    4568:	ldclne	3, cr0, [r9], #-960	; 0xfffffc40
    456c:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    4570:	bl	6ad90 <g_benchSeparately@@Base+0x3bd5c>
    4574:	strmi	r1, [r1], #-467	; 0xfffffe2d
    4578:			; <UNDEFINED> instruction: 0xf0c0428a
    457c:	svccs	0x000e818e
    4580:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    4584:	orrhi	pc, r7, #64, 4
    4588:	smlatbeq	pc, r7, r1, pc	; <UNPREDICTABLE>
    458c:	ldmibcs	lr!, {r4, r5, r6, r7, r9, sp}^
    4590:	stmdble	r5, {r1, ip, sp, lr}
    4594:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}^	; <UNPREDICTABLE>
    4598:	blcs	825ac <g_benchSeparately@@Base+0x53578>
    459c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}^
    45a0:	blne	825b4 <g_benchSeparately@@Base+0x53580>
    45a4:	ldrmi	r4, [r8], -r9, lsr #12
    45a8:			; <UNDEFINED> instruction: 0xf7fc463a
    45ac:	blls	bf57c <g_benchSeparately@@Base+0x90548>
    45b0:	bne	ff015698 <g_benchSeparately@@Base+0xfefe6664>
    45b4:	blcs	fcb84 <g_benchSeparately@@Base+0xcdb50>
    45b8:	ldmdavs	r1!, {r4, r8, ip, lr, pc}
    45bc:	svcpl	0x0080f5b7
    45c0:	rscsvc	pc, lr, #82837504	; 0x4f00000
    45c4:	movwcs	fp, #4020	; 0xfb4
    45c8:	tstls	r4, r1, lsl #6
    45cc:	addsmi	r4, r1, #956301312	; 0x39000000
    45d0:			; <UNDEFINED> instruction: 0xf043bf88
    45d4:	blcs	51e0 <__assert_fail@plt+0x421c>
    45d8:	cfstrsge	mvf15, [sl, #-252]!	; 0xffffff04
    45dc:	addmi	pc, r0, #1325400064	; 0x4f000000
    45e0:	strtmi	r2, [r0], -r0, lsl #2
    45e4:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    45e8:	vcgt.s8	d18, d4, d0
    45ec:	eorsvs	r0, r3, ip
    45f0:	sfmeq	f7, 1, [r6], {68}	; 0x44
    45f4:	streq	lr, [r7], -fp, lsl #22
    45f8:	tsteq	r8, r4, asr #4	; <UNPREDICTABLE>
    45fc:	andseq	pc, r0, #68, 4	; 0x40000004
    4600:	andcc	pc, ip, r4, lsr #16
    4604:	eorpl	r9, r3, r5, lsl #12
    4608:	andeq	pc, fp, r6, lsr #3
    460c:	andls	r5, r3, r3, rrx
    4610:	svcne	0x007350a3
    4614:			; <UNDEFINED> instruction: 0xf1b79307
    4618:	vrecps.f32	q2, q8, q14
    461c:			; <UNDEFINED> instruction: 0xf504813e
    4620:	svccs	0x000c4380
    4624:	tsteq	r0, r4, asr #4	; <UNPREDICTABLE>
    4628:	andeq	pc, r6, #68, 4	; 0x40000004
    462c:	andsvs	r5, pc, r7, rrx
    4630:	movweq	pc, #12367	; 0x304f	; <UNPREDICTABLE>
    4634:	vhsub.u8	d21, d16, d19
    4638:			; <UNDEFINED> instruction: 0x465e819b
    463c:	ldrne	pc, [r1, r7, asr #12]!
    4640:	blcs	827a0 <g_benchSeparately@@Base+0x5376c>
    4644:	ldrvs	pc, [r7, -r9, asr #13]!
    4648:	smlatbls	sl, r9, r1, r0
    464c:	orreq	pc, r1, r8, asr #4
    4650:	orreq	pc, r0, r8, asr #5
    4654:	vqdmulh.s<illegal width 8>	d15, d2, d7
    4658:	stmdbls	r5, {r1, r2, r8, ip, pc}
    465c:	stmdals	r2, {r8, r9, sp}
    4660:	stmdbcc	r6, {r0, r3, r4, r6, r7, r9, sl, lr}
    4664:	stfnep	f1, [r5], {11}
    4668:	cfldr64eq	mvdx9, [r2], {8}
    466c:	ldrbcc	pc, [pc, #79]!	; 46c3 <__assert_fail@plt+0x36ff>	; <UNPREDICTABLE>
    4670:			; <UNDEFINED> instruction: 0xf824970c
    4674:			; <UNDEFINED> instruction: 0xf8db3012
    4678:	blx	1c8686 <g_benchSeparately@@Base+0x199652>
    467c:	stfeqp	f7, [r9], {1}
    4680:	ldrdgt	pc, [r8], -sp	; <UNPREDICTABLE>
    4684:			; <UNDEFINED> instruction: 0xf8dd2701
    4688:	andls	sl, r9, ip
    468c:	ldmdavs	r1!, {r0, r4, sp, lr, pc}
    4690:			; <UNDEFINED> instruction: 0x13b1f647
    4694:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    4698:	andhi	pc, lr, r4, lsr #16
    469c:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    46a0:			; <UNDEFINED> instruction: 0xf101fb03
    46a4:	ldrd	pc, [r0], -r2
    46a8:	b	13d5cc8 <g_benchSeparately@@Base+0x13a6c94>
    46ac:			; <UNDEFINED> instruction: 0xf00041d1
    46b0:	bl	fe9a532c <g_benchSeparately@@Base+0xfe9762f8>
    46b4:	ldrtmi	r0, [r2], -fp, lsl #16
    46b8:			; <UNDEFINED> instruction: 0xf834443e
    46bc:	ldrbmi	r0, [r6, #-17]	; 0xffffffef
    46c0:	b	13d6054 <g_benchSeparately@@Base+0x13a7020>
    46c4:			; <UNDEFINED> instruction: 0xf10c17a3
    46c8:	bl	2c76d4 <g_benchSeparately@@Base+0x2986a0>
    46cc:	b	13c52d4 <g_benchSeparately@@Base+0x13962a0>
    46d0:	movwls	r0, #20033	; 0x4e41
    46d4:	blls	17ae48 <g_benchSeparately@@Base+0x14be14>
    46d8:	stmdals	r9, {r0, r1, r3, r6, r7, r9, sl, lr}
    46dc:	bl	fe8ebf04 <g_benchSeparately@@Base+0xfe8bced0>
    46e0:	cmp	r7, r9, lsl #14
    46e4:	tstle	r1, r3, lsl #22
    46e8:	ldrdge	pc, [r0], -r6
    46ec:	svcpl	0x0080f5b7
    46f0:	rscsvc	pc, lr, #82837504	; 0x4f00000
    46f4:	tsteq	r7, sl, lsl #22
    46f8:	movwcs	fp, #4020	; 0xfb4
    46fc:	addsmi	r2, r1, #67108864	; 0x4000000
    4700:			; <UNDEFINED> instruction: 0xf043bf88
    4704:	blcs	5310 <__assert_fail@plt+0x434c>
    4708:	cfldrsge	mvf15, [r4, #-252]!	; 0xffffff04
    470c:	addmi	pc, r0, #1325400064	; 0x4f000000
    4710:	strtmi	r2, [r0], -r0, lsl #2
    4714:	bl	ff44270c <g_benchSeparately@@Base+0xff4136d8>
    4718:	vqdmulh.s<illegal width 8>	d25, d4, d2
    471c:	vhadd.s8	d16, d4, d12
    4720:	strbmi	r0, [r3], #-264	; 0xfffffef8
    4724:	movwcs	r9, #772	; 0x304
    4728:	bl	2dc7fc <g_benchSeparately@@Base+0x2ad7c8>
    472c:	vmax.s8	d16, d4, d7
    4730:			; <UNDEFINED> instruction: 0xf2440c06
    4734:			; <UNDEFINED> instruction: 0xf8240210
    4738:	strls	r3, [r5], -ip
    473c:	ldrtmi	r5, [r0], -r3, lsr #32
    4740:	cdpcc	0, 0, cr5, cr11, cr3, {3}
    4744:	strls	r1, [r3], -r1, asr #30
    4748:	adcpl	r9, r3, r7, lsl #2
    474c:	svcmi	0x00fcf1b7
    4750:	adchi	pc, r3, r0, lsl #4
    4754:	orrmi	pc, r0, #4, 10	; 0x1000000
    4758:	vmax.f32	d18, d4, d12
    475c:	vand	d16, d4, d0
    4760:	rsbpl	r0, r7, r6, lsl #4
    4764:			; <UNDEFINED> instruction: 0xf8ddbfd8
    4768:	andsvs	ip, pc, r8
    476c:	movweq	pc, #12367	; 0x304f	; <UNPREDICTABLE>
    4770:	lfmle	f5, 2, [r1, #-652]	; 0xfffffd74
    4774:			; <UNDEFINED> instruction: 0xf647465a
    4778:			; <UNDEFINED> instruction: 0xf85210b1
    477c:			; <UNDEFINED> instruction: 0xf6c91b01
    4780:	movwcs	r6, #55	; 0x37
    4784:	ldrdgt	pc, [r8], -sp
    4788:	ldrbmi	r9, [r8], r5, lsl #28
    478c:			; <UNDEFINED> instruction: 0xf101fb00
    4790:	cdpcc	0, 15, cr15, cr15, cr15, {2}
    4794:	adfccdp	f0, f6, #5.0
    4798:	vrshl.s8	d25, d10, d8
    479c:	andls	r0, ip, r1, lsl #11
    47a0:	streq	pc, [r0, #712]	; 0x2c8
    47a4:	stcleq	6, cr9, [r9], {11}
    47a8:			; <UNDEFINED> instruction: 0xf8249508
    47ac:			; <UNDEFINED> instruction: 0xf8db3011
    47b0:	blx	107be <__assert_fail@plt+0xf7fa>
    47b4:	ldcleq	3, cr15, [fp], {3}
    47b8:	tstcs	r1, sl, lsl #28
    47bc:	ldrdge	pc, [ip], -sp
    47c0:	eorgt	pc, r4, sp, asr #17
    47c4:	ldmdavs	r3, {r0, r4, sp, lr, pc}
    47c8:	ldrne	pc, [r1, #1607]!	; 0x647
    47cc:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
    47d0:	andls	pc, ip, r4, lsr #16
    47d4:	andvc	pc, r7, fp, asr r8	; <UNPREDICTABLE>
    47d8:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    47dc:	ldrdgt	pc, [r0], -r0
    47e0:	b	13d5ed8 <g_benchSeparately@@Base+0x13a6ea4>
    47e4:			; <UNDEFINED> instruction: 0xf00043d3
    47e8:	bl	fe8a55ac <g_benchSeparately@@Base+0xfe876578>
    47ec:	ldrmi	r0, [r0], -fp, lsl #18
    47f0:			; <UNDEFINED> instruction: 0xf834440a
    47f4:	ldrbmi	r7, [r2, #-19]	; 0xffffffed
    47f8:			; <UNDEFINED> instruction: 0x11a6ea4f
    47fc:	mcrreq	10, 4, lr, r3, cr15
    4800:	streq	pc, [r1], -r6, lsl #2
    4804:	movweq	lr, #31499	; 0x7b0b
    4808:	ldmible	ip, {r1, r2, r8, r9, ip, pc}^
    480c:	strbmi	r9, [r3], r5, lsl #22
    4810:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    4814:	streq	lr, [r8, -r3, lsr #23]
    4818:	rscseq	pc, r0, #-1073741823	; 0xc0000001
    481c:	orreq	pc, r1, r8, asr #4
    4820:	orreq	pc, r0, r8, asr #5
    4824:	blx	fe84ba1a <g_benchSeparately@@Base+0xfe81c9e6>
    4828:	bl	c9038 <g_benchSeparately@@Base+0x9a004>
    482c:	bls	10977c <g_benchSeparately@@Base+0xda748>
    4830:	addsmi	r4, sl, #1660944384	; 0x63000000
    4834:	svccs	0x000ed331
    4838:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    483c:	teqeq	sl, ip	; <illegal shifter operand>
    4840:	andcs	pc, r0, ip, lsl #17
    4844:			; <UNDEFINED> instruction: 0xf1a7d90e
    4848:	mvnscs	r0, pc, lsl #4
    484c:			; <UNDEFINED> instruction: 0xf88c2afe
    4850:	stmdble	r5, {ip}
    4854:	bcc	fffcd058 <g_benchSeparately@@Base+0xfff9e024>
    4858:	blne	8286c <g_benchSeparately@@Base+0x53838>
    485c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    4860:	blcs	82874 <g_benchSeparately@@Base+0x53840>
    4864:			; <UNDEFINED> instruction: 0x4618463a
    4868:			; <UNDEFINED> instruction: 0xf7fc4659
    486c:	blls	bf2bc <g_benchSeparately@@Base+0x90288>
    4870:	bne	ffe15894 <g_benchSeparately@@Base+0xffde6860>
    4874:	blls	bc8c4 <g_benchSeparately@@Base+0x8d890>
    4878:			; <UNDEFINED> instruction: 0xf1079306
    487c:	vqsub.s8	q8, q12, q8
    4880:	vaddw.s8	q8, q12, d1
    4884:	stmdals	r6, {r7, r8}
    4888:	blx	fe84ba7e <g_benchSeparately@@Base+0xfe81ca4a>
    488c:	stmdbls	r4, {r1, r9, ip}
    4890:	bicsne	lr, r2, #3072	; 0xc00
    4894:	addsmi	r4, r9, #50331648	; 0x3000000
    4898:	andcs	sp, r0, lr, ror r2
    489c:	pop	{r0, r4, ip, sp, pc}
    48a0:	stmdbls	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    48a4:	addmi	pc, r0, #4, 10	; 0x1000000
    48a8:	smlatbeq	r2, r1, r1, pc	; <UNPREDICTABLE>
    48ac:	blx	fec5e900 <g_benchSeparately@@Base+0xfec2f8cc>
    48b0:	blcs	40ebc <g_benchSeparately@@Base+0x11e88>
    48b4:	cmpne	r1, pc, asr #20
    48b8:	tstcs	r0, r8, lsl #30
    48bc:			; <UNDEFINED> instruction: 0xf0402900
    48c0:	bl	feae4ae8 <g_benchSeparately@@Base+0xfeab5ab4>
    48c4:	andls	r0, r4, #805306368	; 0x30000000
    48c8:	blls	13dfd0 <g_benchSeparately@@Base+0x10ef9c>
    48cc:	orrmi	pc, r0, r4, lsl #10
    48d0:	movweq	pc, #8611	; 0x21a3	; <UNPREDICTABLE>
    48d4:	blx	fecde904 <g_benchSeparately@@Base+0xfecaf8d0>
    48d8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    48dc:	svclt	0x00082a00
    48e0:	blcs	d4e8 <__assert_fail@plt+0xc524>
    48e4:	bl	feaf8e98 <g_benchSeparately@@Base+0xfeac9e64>
    48e8:	ldrmi	r0, [ip], r2, lsl #6
    48ec:	vshl.s8	q15, q14, q10
    48f0:	tstcs	r0, r4, lsl r2
    48f4:			; <UNDEFINED> instruction: 0xf7fc4620
    48f8:	bl	2ff480 <g_benchSeparately@@Base+0x2d044c>
    48fc:			; <UNDEFINED> instruction: 0xf1a30307
    4900:	movwls	r0, #21003	; 0x520b
    4904:	blcc	169118 <g_benchSeparately@@Base+0x13a0e4>
    4908:	str	r9, [r4], r7, lsl #6
    490c:	andseq	pc, r4, #68, 4	; 0x40000004
    4910:	strtmi	r2, [r0], -r0, lsl #2
    4914:	b	ff44290c <g_benchSeparately@@Base+0xff4138d8>
    4918:	bl	2eb128 <g_benchSeparately@@Base+0x2bc0f4>
    491c:	movwls	r0, #21255	; 0x5307
    4920:	andls	r4, r4, #1107296256	; 0x42000000
    4924:	andeq	pc, fp, #-1073741784	; 0xc0000028
    4928:	andls	r3, r3, #5120	; 0x1400
    492c:	str	r9, [sp, -r7, lsl #6]
    4930:	stclne	13, cr9, [lr], #-8
    4934:	svclt	0x009c2f0e
    4938:	eorvc	r0, fp, fp, lsr r1
    493c:			; <UNDEFINED> instruction: 0xf1a7d90d
    4940:	rscscs	r0, r0, #1006632960	; 0x3c000000
    4944:	strdvc	r2, [sl], -lr	; <UNPREDICTABLE>
    4948:	rscscs	sp, pc, #81920	; 0x14000
    494c:			; <UNDEFINED> instruction: 0xf8063bff
    4950:	blcs	fff8f55c <g_benchSeparately@@Base+0xfff60528>
    4954:			; <UNDEFINED> instruction: 0xf806d8fa
    4958:	ldrtmi	r3, [sl], -r1, lsl #22
    495c:			; <UNDEFINED> instruction: 0x46304659
    4960:			; <UNDEFINED> instruction: 0xf7fc4437
    4964:	blls	bf1c4 <g_benchSeparately@@Base+0x90190>
    4968:			; <UNDEFINED> instruction: 0xb0111af8
    496c:	svchi	0x00f0e8bd
    4970:	mcrrne	8, 0, r9, r6, cr2
    4974:	svclt	0x009c2f0e
    4978:	andvc	r0, r3, fp, lsr r1
    497c:			; <UNDEFINED> instruction: 0xf1a7d9ed
    4980:	rscscs	r0, r0, #1006632960	; 0x3c000000
    4984:	strdvc	r2, [r2], -lr
    4988:	rscscs	sp, pc, #3751936	; 0x394000
    498c:			; <UNDEFINED> instruction: 0xf8063bff
    4990:	blcs	fff8f59c <g_benchSeparately@@Base+0xfff60568>
    4994:			; <UNDEFINED> instruction: 0xe7ded8fa
    4998:			; <UNDEFINED> instruction: 0xf1002f0e
    499c:	vcgt.s8	d16, d0, d1
    49a0:			; <UNDEFINED> instruction: 0xf1a78176
    49a4:	mvnscs	r0, pc, lsl #4
    49a8:	strdvc	r2, [r1], -lr
    49ac:	svcge	0x0058f67f
    49b0:	bcc	fffcd1b4 <g_benchSeparately@@Base+0xfff9e180>
    49b4:	blne	829c8 <g_benchSeparately@@Base+0x53994>
    49b8:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    49bc:			; <UNDEFINED> instruction: 0xf1c2e750
    49c0:			; <UNDEFINED> instruction: 0xf502437f
    49c4:			; <UNDEFINED> instruction: 0xf5033280
    49c8:	andvs	r0, sl, pc, ror r3
    49cc:			; <UNDEFINED> instruction: 0x469c445b
    49d0:			; <UNDEFINED> instruction: 0xf1c3e47a
    49d4:			; <UNDEFINED> instruction: 0xf503417f
    49d8:			; <UNDEFINED> instruction: 0xf5013380
    49dc:	andsvs	r0, r3, pc, ror r1
    49e0:	andeq	lr, r1, #11264	; 0x2c00
    49e4:	ldr	r9, [r1, #-516]!	; 0xfffffdfc
    49e8:	addsmi	r9, sp, #384	; 0x180
    49ec:	ldmib	sp, {r2, r5, r8, r9, ip, lr, pc}^
    49f0:			; <UNDEFINED> instruction: 0xf64f1608
    49f4:			; <UNDEFINED> instruction: 0x46ab7eff
    49f8:	b	13dea74 <g_benchSeparately@@Base+0x13afa40>
    49fc:			; <UNDEFINED> instruction: 0xf8540882
    4a00:	bl	e0a90 <g_benchSeparately@@Base+0xb1a5c>
    4a04:	bls	c7a24 <g_benchSeparately@@Base+0x989f0>
    4a08:			; <UNDEFINED> instruction: 0xf844118e
    4a0c:	setend	le
    4a10:	blx	86a1e <g_benchSeparately@@Base+0x579ea>
    4a14:	bl	201230 <g_benchSeparately@@Base+0x1d21fc>
    4a18:	adcmi	r0, r8, #58720256	; 0x3800000
    4a1c:	b	13d6328 <g_benchSeparately@@Base+0x13a72f4>
    4a20:	stmdale	r5, {r1, r4, r9, ip, lr}
    4a24:	ldrdhi	pc, [r0], -r0
    4a28:	strmi	r6, [r8, #2109]!	; 0x83d
    4a2c:	ldrbthi	pc, [sl], #0	; <UNPREDICTABLE>
    4a30:	ldrmi	r4, [r8], -r3, ror #11
    4a34:	sbcsle	r4, pc, #103809024	; 0x6300000
    4a38:	ldrb	r4, [r2], #1609	; 0x649
    4a3c:	addsmi	r9, r9, #49152	; 0xc000
    4a40:	cfstrsge	mvf15, [sl, #1020]	; 0x3fc
    4a44:			; <UNDEFINED> instruction: 0x470ae9dd
    4a48:	cdpvc	6, 15, cr15, cr15, cr15, {2}
    4a4c:	and	r4, r4, fp, lsl #13
    4a50:	ldrmi	r4, [r8], -r3, ror #11
    4a54:			; <UNDEFINED> instruction: 0xf4ff4663
    4a58:	ldmdavs	lr, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, pc}
    4a5c:	stmeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4a60:	eorne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4a64:			; <UNDEFINED> instruction: 0x0c07eb03
    4a68:	andeq	pc, r8, r9, asr #16
    4a6c:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    4a70:	vqdmulh.s<illegal width 8>	d15, d6, d10
    4a74:	streq	lr, [lr], -r1, lsl #22
    4a78:	b	13d5540 <g_benchSeparately@@Base+0x13a650c>
    4a7c:	strbmi	r1, [r4], -r4, lsr #15
    4a80:	andspl	lr, r2, #323584	; 0x4f000
    4a84:			; <UNDEFINED> instruction: 0xf8d0d8e4
    4a88:	stmdavs	lr, {pc}
    4a8c:	ldrhle	r4, [pc, #80]	; 4ae4 <__assert_fail@plt+0x3b20>
    4a90:	addmi	r9, r5, #12, 22	; 0x3000
    4a94:	addmi	fp, fp, #56, 30	; 0xe0
    4a98:	strmi	sp, [r3], -ip, lsl #4
    4a9c:			; <UNDEFINED> instruction: 0xf813460a
    4aa0:	ldrmi	r6, [r1], -r1, lsl #24
    4aa4:	stcmi	8, cr15, [r1], {18}
    4aa8:	bcc	56310 <g_benchSeparately@@Base+0x272dc>
    4aac:	adcmi	r3, r6, #1024	; 0x400
    4ab0:	strbhi	pc, [sp], -r0	; <UNPREDICTABLE>
    4ab4:	blne	11ebae0 <g_benchSeparately@@Base+0x11bcaac>
    4ab8:			; <UNDEFINED> instruction: 0xf1079b07
    4abc:	blx	fe9052e6 <g_benchSeparately@@Base+0xfe8d62b2>
    4ac0:	movwcc	r6, #5127	; 0x1407
    4ac4:	sbcsne	lr, r4, #2048	; 0x800
    4ac8:	ldrmi	r9, [sl], #-3078	; 0xfffff3fa
    4acc:			; <UNDEFINED> instruction: 0xf4ff4294
    4ad0:	svccs	0x000eaee4
    4ad4:	strbhi	pc, [r7, #512]	; 0x200	; <UNPREDICTABLE>
    4ad8:	teqeq	sl, r7, lsl #24
    4adc:	ldrmi	r7, [pc], #-34	; 4ae4 <__assert_fail@plt+0x3b20>
    4ae0:	movwcc	r6, #34860	; 0x882c
    4ae4:	strcc	r6, [r8, #-2154]	; 0xfffff796
    4ae8:	stcmi	8, cr15, [r8], {67}	; 0x43
    4aec:	stccs	8, cr15, [r4], {67}	; 0x43
    4af0:	ldmle	r5!, {r0, r1, r2, r3, r4, r7, r9, lr}^
    4af4:	strmi	r9, [r5], -r8, lsl #22
    4af8:			; <UNDEFINED> instruction: 0xb014f8dd
    4afc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4b00:			; <UNDEFINED> instruction: 0x801cf8dd
    4b04:	streq	pc, [r8], #-419	; 0xfffffe5d
    4b08:	strtmi	lr, [r8], -r9, lsr #32
    4b0c:			; <UNDEFINED> instruction: 0xf8509f04
    4b10:	ldrbmi	r1, [fp], -r2, lsl #26
    4b14:	strls	r4, [r0, -sl, asr #12]
    4b18:			; <UNDEFINED> instruction: 0xf101fb0a
    4b1c:			; <UNDEFINED> instruction: 0xf7fd0d09
    4b20:			; <UNDEFINED> instruction: 0xf1bbff8f
    4b24:			; <UNDEFINED> instruction: 0xf0000f01
    4b28:	stmdavs	fp!, {r0, r1, r3, r4, r7, pc}
    4b2c:	blx	2aab46 <g_benchSeparately@@Base+0x27bb12>
    4b30:	bne	ac1744 <g_benchSeparately@@Base+0xa92710>
    4b34:			; <UNDEFINED> instruction: 0xf8590d1b
    4b38:			; <UNDEFINED> instruction: 0xf8491023
    4b3c:			; <UNDEFINED> instruction: 0xf5012023
    4b40:	strmi	r4, [r1], #-895	; 0xfffffc81
    4b44:	addsmi	r3, sl, #-67108861	; 0xfc000003
    4b48:	addshi	pc, r8, r0, lsl #4
    4b4c:	stmdavs	fp, {r1, r3, r5, fp, sp, lr}
    4b50:			; <UNDEFINED> instruction: 0xf040429a
    4b54:			; <UNDEFINED> instruction: 0x46478093
    4b58:			; <UNDEFINED> instruction: 0xf8072300
    4b5c:			; <UNDEFINED> instruction: 0xf1053b01
    4b60:	ldrtmi	r0, [r8], -r4, lsl #24
    4b64:	bl	fe9561fc <g_benchSeparately@@Base+0xfe9271c8>
    4b68:			; <UNDEFINED> instruction: 0xf8200301
    4b6c:			; <UNDEFINED> instruction: 0xf0803b02
    4b70:	stmdavs	sl, {r0, r1, r3, r5, r7, r9, pc}^
    4b74:	addsmi	r6, r3, #7012352	; 0x6b0000
    4b78:			; <UNDEFINED> instruction: 0xf105d14b
    4b7c:	tstcc	r8, r8, lsl #4
    4b80:	eorsle	r4, r0, #536870922	; 0x2000000a
    4b84:	ldrd	pc, [r0], -r1
    4b88:	ldrbmi	r6, [r3, #-2067]!	; 0xfffff7ed
    4b8c:	b	fe0f8c30 <g_benchSeparately@@Base+0xfe0c9bfc>
    4b90:	blx	fe4c57d0 <g_benchSeparately@@Base+0xfe49679c>
    4b94:	blx	fed01a28 <g_benchSeparately@@Base+0xfecd29f4>
    4b98:	bl	c19ac <g_benchSeparately@@Base+0x92978>
    4b9c:	bl	fe8856f0 <g_benchSeparately@@Base+0xfe8566bc>
    4ba0:			; <UNDEFINED> instruction: 0xf10c0c0c
    4ba4:			; <UNDEFINED> instruction: 0xf10c0204
    4ba8:	ldrmi	r0, [r5], #-1008	; 0xfffffc10
    4bac:	blx	fe8ab3da <g_benchSeparately@@Base+0xfe87c3a6>
    4bb0:	bls	18d7c4 <g_benchSeparately@@Base+0x15e790>
    4bb4:	bicsne	lr, r3, #0, 22
    4bb8:	addsmi	r3, sl, #402653184	; 0x18000000
    4bbc:	mcrge	4, 3, pc, cr13, cr15, {7}	; <UNPREDICTABLE>
    4bc0:	svceq	0x000ef1bc
    4bc4:	mulcc	r0, r8, r8
    4bc8:	ldrmi	sp, [ip], #2153	; 0x869
    4bcc:	andgt	pc, r0, r8, lsl #17
    4bd0:	blls	d65d8 <g_benchSeparately@@Base+0xa75a4>
    4bd4:	ldmle	r8, {r0, r1, r3, r5, r7, r9, lr}
    4bd8:	andshi	pc, ip, sp, asr #17
    4bdc:	andcc	lr, r4, #188, 8	; 0xbc000000
    4be0:	adcmi	r3, r2, #4, 2
    4be4:	blls	239b24 <g_benchSeparately@@Base+0x20aaf0>
    4be8:	addsmi	r3, sl, #6144	; 0x1800
    4bec:			; <UNDEFINED> instruction: 0xf8b2d206
    4bf0:	stmdahi	fp, {sp, lr, pc}
    4bf4:	svclt	0x0004459e
    4bf8:	tstcc	r2, r2, lsl #4
    4bfc:	addsmi	r9, r3, #14336	; 0x3800
    4c00:	ldmdavc	r3, {r2, r8, fp, ip, lr, pc}
    4c04:	addsmi	r7, r9, #589824	; 0x90000
    4c08:	andcc	fp, r1, #8, 30
    4c0c:			; <UNDEFINED> instruction: 0x0c0ceba2
    4c10:	b	fe0feb34 <g_benchSeparately@@Base+0xfe0cfb00>
    4c14:	strcc	r0, [r8, -r2, lsl #24]
    4c18:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    4c1c:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    4c20:	vldmiaeq	ip, {s29-s107}
    4c24:	movweq	pc, #16652	; 0x410c	; <UNPREDICTABLE>
    4c28:	blls	195ca4 <g_benchSeparately@@Base+0x166c70>
    4c2c:			; <UNDEFINED> instruction: 0xf4ff42bb
    4c30:			; <UNDEFINED> instruction: 0xf898ae34
    4c34:	strb	r3, [r8, r0]
    4c38:	andseq	pc, r4, #68, 4	; 0x40000004
    4c3c:	strtmi	r2, [r0], -r0, lsl #2
    4c40:	andslt	pc, r0, sp, asr #17
    4c44:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c48:	str	r2, [r9], #-768	; 0xfffffd00
    4c4c:	andseq	pc, r4, #68, 4	; 0x40000004
    4c50:	strtmi	r2, [r0], -r0, lsl #2
    4c54:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c58:	andcs	r4, r0, #220, 12	; 0xdc00000
    4c5c:	bllt	fc2c60 <g_benchSeparately@@Base+0xf93c2c>
    4c60:	blx	29ed12 <g_benchSeparately@@Base+0x26fcde>
    4c64:	ldceq	3, cr15, [fp, #-8]
    4c68:	eorne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4c6c:	eorpl	pc, r3, r9, asr #16
    4c70:	cmnmi	pc, #4194304	; 0x400000	; <UNPREDICTABLE>
    4c74:	addsmi	r3, sp, #-67108861	; 0xfc000003
    4c78:	svcge	0x0069f67f
    4c7c:	ldrdcs	pc, [r1], -r5
    4c80:			; <UNDEFINED> instruction: 0xf8cd1c68
    4c84:	blx	2a4cfe <g_benchSeparately@@Base+0x275cca>
    4c88:	lfmeq	f7, 1, [r2, #-8]
    4c8c:	stmdbls	r6, {r1, r3, r5, sl, sp, lr, pc}
    4c90:	andvc	r0, sl, sl, lsr r1
    4c94:	stmdbls	r7, {r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}
    4c98:	andvc	r0, sl, sl, lsr r1
    4c9c:			; <UNDEFINED> instruction: 0xf1ace482
    4ca0:	movwcc	r0, #61967	; 0xf20f
    4ca4:	svcvc	0x007ff5b2
    4ca8:	andcc	pc, r0, r8, lsl #17
    4cac:	ldrhtvc	r7, [lr], #14
    4cb0:	cmnvc	lr, lr, lsr r1
    4cb4:			; <UNDEFINED> instruction: 0xf5a2d309
    4cb8:			; <UNDEFINED> instruction: 0xf800727f
    4cbc:			; <UNDEFINED> instruction: 0xf5b26f04
    4cc0:	subvc	r7, r6, pc, ror pc
    4cc4:	sbcvc	r7, r6, r6, lsl #1
    4cc8:	blls	2798a4 <g_benchSeparately@@Base+0x24a870>
    4ccc:	movwne	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    4cd0:	bl	7444 <__assert_fail@plt+0x6480>
    4cd4:	bl	86ce8 <g_benchSeparately@@Base+0x57cb4>
    4cd8:			; <UNDEFINED> instruction: 0xf1080c03
    4cdc:			; <UNDEFINED> instruction: 0xf8000801
    4ce0:	ldrb	ip, [r6, -r3]!
    4ce4:	teqeq	sl, r5, lsl #16
    4ce8:	ldrb	r7, [ip], #-2
    4cec:	blls	11621c <g_benchSeparately@@Base+0xe71e8>
    4cf0:	svclt	0x00949809
    4cf4:	mrscs	r2, (UNDEF: 17)
    4cf8:	svclt	0x0028459b
    4cfc:	cmnlt	r1, r0, lsl #2
    4d00:			; <UNDEFINED> instruction: 0x461e4611
    4d04:	stcgt	8, cr15, [r1], {17}
    4d08:			; <UNDEFINED> instruction: 0xf816460a
    4d0c:	ldrtmi	r7, [r3], -r1, lsl #24
    4d10:	vmlacc.f16	s6, s2, s2	; <UNPREDICTABLE>
    4d14:			; <UNDEFINED> instruction: 0xf00045bc
    4d18:	bl	fe8a61fc <g_benchSeparately@@Base+0xfe8771c8>
    4d1c:	stmdbls	r8, {r0, r3, r9, sl}
    4d20:	svclt	0x009c2e0e
    4d24:	andvc	r0, r7, r7, lsr r1
    4d28:	addhi	pc, r8, r0, lsl #4
    4d2c:			; <UNDEFINED> instruction: 0xf8d9440e
    4d30:	mrscc	ip, (UNDEF: 8)
    4d34:	ldrdvc	pc, [r4], -r9
    4d38:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    4d3c:	stcgt	8, cr15, [r8], {65}	; 0x41
    4d40:	stcvc	8, cr15, [r4], {65}	; 0x41
    4d44:	ldmle	r2!, {r1, r2, r3, r7, r9, lr}^
    4d48:	ldrmi	r9, [pc], -r5, lsl #18
    4d4c:	stmdbeq	r8, {r0, r5, r7, r8, ip, sp, lr, pc}
    4d50:	b	fe0fce48 <g_benchSeparately@@Base+0xfe0cde14>
    4d54:	blx	fe4c5984 <g_benchSeparately@@Base+0xfe496950>
    4d58:	blx	fed01bec <g_benchSeparately@@Base+0xfecd2bb8>
    4d5c:	bl	341b70 <g_benchSeparately@@Base+0x312b3c>
    4d60:	bl	feb080b4 <g_benchSeparately@@Base+0xfead9080>
    4d64:			; <UNDEFINED> instruction: 0xf1b80808
    4d68:			; <UNDEFINED> instruction: 0xf1080f0e
    4d6c:	ldrmi	r0, [sl], #-772	; 0xfffffcfc
    4d70:	addhi	pc, r2, r0, lsl #4
    4d74:			; <UNDEFINED> instruction: 0xf88044f0
    4d78:	strmi	r8, [r8], -r0
    4d7c:	mcrrne	11, 0, r9, r6, cr3
    4d80:	vqsub.s8	d20, d16, d3
    4d84:	ldrmi	r8, [r1], -r2, lsl #8
    4d88:	ldrne	pc, [r1, r7, asr #12]!
    4d8c:	stccc	8, cr15, [r2, #-324]	; 0xfffffebc
    4d90:	ldrvs	pc, [r7, -r9, asr #13]!
    4d94:	vmlaeq.f64	d14, d27, d18
    4d98:	smlatbeq	fp, r1, fp, lr
    4d9c:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    4da0:			; <UNDEFINED> instruction: 0xf8240cdb
    4da4:	ldmdavs	r3, {r0, r1, r4, ip}
    4da8:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    4dac:			; <UNDEFINED> instruction: 0xf8340cdb
    4db0:			; <UNDEFINED> instruction: 0xf8241013
    4db4:	bl	2fce08 <g_benchSeparately@@Base+0x2cddd4>
    4db8:	ldmdavs	r3, {r0, r8, r9, sl}
    4dbc:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    4dc0:			; <UNDEFINED> instruction: 0xf040428b
    4dc4:			; <UNDEFINED> instruction: 0xf04f83f7
    4dc8:	andvc	r0, r3, r0, lsl #6
    4dcc:	stmdaeq	r4, {r1, r8, ip, sp, lr, pc}
    4dd0:	strbmi	r4, [r8, #1585]	; 0x631
    4dd4:	movweq	lr, #31650	; 0x7ba2
    4dd8:	blcc	c2e64 <g_benchSeparately@@Base+0x93e30>
    4ddc:	ldmdavs	fp!, {r0, r2, r3, r5, r6, r9, ip, lr, pc}^
    4de0:	ldrdgt	pc, [r4], -r2
    4de4:	mul	r0, r0, r8
    4de8:	teqle	r9, ip	; <illegal shifter operand>
    4dec:	stfeqd	f7, [r8], {2}
    4df0:	strbmi	r3, [ip, #1800]	; 0x708
    4df4:			; <UNDEFINED> instruction: 0xf8d7d20a
    4df8:			; <UNDEFINED> instruction: 0xf8dca000
    4dfc:	ldrbmi	r3, [r3, #-0]
    4e00:			; <UNDEFINED> instruction: 0xf10cd1a7
    4e04:	strcc	r0, [r4, -r4, lsl #24]
    4e08:	mvnsle	r4, #204, 10	; 0x33000000
    4e0c:	ldrmi	r9, [ip, #2827]	; 0xb0b
    4e10:			; <UNDEFINED> instruction: 0xf8bcd207
    4e14:	ldmdahi	fp!, {sp, pc}
    4e18:	svclt	0x0004459a
    4e1c:	stfeqd	f7, [r2], {12}
    4e20:	blls	1d2a30 <g_benchSeparately@@Base+0x1a39fc>
    4e24:	andle	r4, r6, #156, 10	; 0x27000000
    4e28:	mulcc	r0, ip, r8
    4e2c:	addsmi	r7, pc, #4128768	; 0x3f0000
    4e30:			; <UNDEFINED> instruction: 0xf10cbf08
    4e34:	bl	feb07e40 <g_benchSeparately@@Base+0xfead8e0c>
    4e38:	ldr	r0, [r4, r8, lsl #16]
    4e3c:	streq	pc, [pc, -r6, lsr #3]
    4e40:	ldcleq	0, cr15, [r0], #316	; 0x13c
    4e44:			; <UNDEFINED> instruction: 0xf8802ffe
    4e48:	stcle	0, cr12, [r6, #-0]
    4e4c:	ldcleq	0, cr15, [pc], #316	; 4f90 <__assert_fail@plt+0x3fcc>
    4e50:			; <UNDEFINED> instruction: 0xf8013fff
    4e54:	svccs	0x00fecb01
    4e58:			; <UNDEFINED> instruction: 0xf801dcfa
    4e5c:	strb	r7, [r5, -r1, lsl #22]!
    4e60:	stmdaeq	r3, {r2, r3, r7, r9, fp, sp, lr, pc}
    4e64:			; <UNDEFINED> instruction: 0xf8a8fa98
    4e68:			; <UNDEFINED> instruction: 0xf888fab8
    4e6c:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    4e70:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    4e74:			; <UNDEFINED> instruction: 0xe77d441a
    4e78:	stmdaeq	pc, {r3, r5, r7, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4e7c:	mvfeqe	f7, #0.5
    4e80:	svcvc	0x007ff5b8
    4e84:	and	pc, r0, r0, lsl #17
    4e88:	ldrhtvc	r7, [r5], #5
    4e8c:	cmnvc	r5, r5, lsr r1
    4e90:			; <UNDEFINED> instruction: 0xf5a8d309
    4e94:			; <UNDEFINED> instruction: 0xf801787f
    4e98:			; <UNDEFINED> instruction: 0xf5b85f04
    4e9c:	subvc	r7, sp, pc, ror pc
    4ea0:	sbcvc	r7, sp, sp, lsl #1
    4ea4:	blls	1b9a80 <g_benchSeparately@@Base+0x18aa4c>
    4ea8:	movweq	pc, #35747	; 0x8ba3	; <UNPREDICTABLE>
    4eac:	stmiane	r8, {r0, r1, r3, r4, r6, r7, r8, fp}^
    4eb0:	mulcc	r1, r8, r4
    4eb4:	andhi	pc, r3, r1, lsl #16
    4eb8:			; <UNDEFINED> instruction: 0xf890e760
    4ebc:	strcc	lr, [r4, -r0]
    4ec0:	str	r4, [r3, r4, asr #13]!
    4ec4:	strb	r9, [r3, #3341]!	; 0xd0d
    4ec8:	cfstr32ls	mvfx4, [r6, #-256]	; 0xffffff00
    4ecc:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    4ed0:	movwcs	fp, #3988	; 0xf94
    4ed4:	strmi	r2, [fp, #769]!	; 0x301
    4ed8:	movwcs	fp, #3880	; 0xf28
    4edc:	strmi	fp, [r3], -r3, ror #2
    4ee0:			; <UNDEFINED> instruction: 0xf813462a
    4ee4:	ldrmi	r6, [r5], -r1, lsl #24
    4ee8:	stcne	8, cr15, [r1], {18}
    4eec:	bcc	56754 <g_benchSeparately@@Base+0x27720>
    4ef0:	addmi	r3, lr, #1024	; 0x400
    4ef4:	strbthi	pc, [r0], #-0	; <UNPREDICTABLE>
    4ef8:	bl	fe82c720 <g_benchSeparately@@Base+0xfe7fd6ec>
    4efc:	setend	le
    4f00:			; <UNDEFINED> instruction: 0xf10c0208
    4f04:	blx	fe985b12 <g_benchSeparately@@Base+0xfe956ade>
    4f08:	bl	a2714 <g_benchSeparately@@Base+0x736e0>
    4f0c:	mcrls	2, 0, r1, cr4, cr6, {6}
    4f10:	addsmi	r4, r6, #436207616	; 0x1a000000
    4f14:	cfstrdge	mvd15, [r1], {255}	; 0xff
    4f18:	svclt	0x009c290e
    4f1c:			; <UNDEFINED> instruction: 0xf88c010a
    4f20:	vhadd.s8	d2, d0, d0
    4f24:	ldrmi	r8, [r9], #-137	; 0xffffff77
    4f28:	ldrdvs	pc, [r0], -r8
    4f2c:			; <UNDEFINED> instruction: 0xf8d83308
    4f30:			; <UNDEFINED> instruction: 0xf1082004
    4f34:			; <UNDEFINED> instruction: 0xf8430808
    4f38:			; <UNDEFINED> instruction: 0xf8436c08
    4f3c:	addsmi	r2, r9, #4, 24	; 0x400
    4f40:	blls	17b310 <g_benchSeparately@@Base+0x14c2dc>
    4f44:	beq	41088 <g_benchSeparately@@Base+0x12054>
    4f48:	stmdbeq	r8, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    4f4c:	b	fe0fd068 <g_benchSeparately@@Base+0xfe0ce034>
    4f50:	blx	fe4c5b78 <g_benchSeparately@@Base+0xfe496b44>
    4f54:	blx	fed01de8 <g_benchSeparately@@Base+0xfecd2db4>
    4f58:	bl	1c1d6c <g_benchSeparately@@Base+0x192d38>
    4f5c:	blne	ffdc6ab0 <g_benchSeparately@@Base+0xffd97a7c>
    4f60:			; <UNDEFINED> instruction: 0xf1071d3d
    4f64:	strtmi	r0, [r8], #-1008	; 0xfffffc10
    4f68:	blx	fe96c392 <g_benchSeparately@@Base+0xfe93d35e>
    4f6c:	stcls	3, cr5, [r4, #-12]
    4f70:	bicsne	lr, r3, #2048	; 0x800
    4f74:	addsmi	r3, sp, #402653184	; 0x18000000
    4f78:	cfstrsge	mvf15, [pc], {255}	; 0xff
    4f7c:			; <UNDEFINED> instruction: 0xf89c2f0e
    4f80:	ldmdale	sl!, {ip, sp}^
    4f84:			; <UNDEFINED> instruction: 0xf88c441f
    4f88:	ldrmi	r7, [r4], r0
    4f8c:	addmi	r9, r3, #3072	; 0xc00
    4f90:	strhi	pc, [r3], #-576	; 0xfffffdc0
    4f94:			; <UNDEFINED> instruction: 0xf6474601
    4f98:			; <UNDEFINED> instruction: 0xf85115b1
    4f9c:			; <UNDEFINED> instruction: 0xf6c93d02
    4fa0:	bl	fe81e484 <g_benchSeparately@@Base+0xfe7ef450>
    4fa4:	bl	fe8457d8 <g_benchSeparately@@Base+0xfe8167a4>
    4fa8:	blx	1453de <g_benchSeparately@@Base+0x1163aa>
    4fac:	ldcleq	3, cr15, [fp], {3}
    4fb0:	andsne	pc, r3, r4, lsr #16
    4fb4:	blx	15efca <g_benchSeparately@@Base+0x12ff96>
    4fb8:	ldcleq	3, cr15, [fp], {3}
    4fbc:	andsne	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    4fc0:	andscs	pc, r3, r4, lsr #16
    4fc4:	bl	2defd4 <g_benchSeparately@@Base+0x2affa0>
    4fc8:			; <UNDEFINED> instruction: 0xf85b0501
    4fcc:	addsmi	r3, sl, #1
    4fd0:	mvnhi	pc, #64	; 0x40
    4fd4:			; <UNDEFINED> instruction: 0xf8014661
    4fd8:	vstrne	d10, [r7, #-4]
    4fdc:	strbmi	r4, [pc, #-1546]	; 49da <__assert_fail@plt+0x3a16>
    4fe0:	movweq	lr, #23456	; 0x5ba0
    4fe4:	blcc	c3074 <g_benchSeparately@@Base+0x94040>
    4fe8:	adchi	pc, r9, #128	; 0x80
    4fec:	stmdavs	r3, {r1, r2, r3, r5, r6, fp, sp, lr}^
    4ff0:	teqle	r1, r3	; <illegal shifter operand>
    4ff4:	streq	pc, [r8], -r0, lsl #2
    4ff8:	strbmi	r3, [lr, #-1288]	; 0xfffffaf8
    4ffc:			; <UNDEFINED> instruction: 0xf8d5d208
    5000:	ldmdavs	r3!, {pc}
    5004:			; <UNDEFINED> instruction: 0xd1a24543
    5008:	strcc	r3, [r4, #-1540]	; 0xfffff9fc
    500c:	mvnsle	r4, #327155712	; 0x13800000
    5010:	addsmi	r9, lr, #11264	; 0x2c00
    5014:			; <UNDEFINED> instruction: 0xf8b6d206
    5018:	stmdahi	fp!, {pc}
    501c:	svclt	0x00044598
    5020:	strcc	r3, [r2, #-1538]	; 0xfffff9fe
    5024:	addsmi	r9, lr, #7168	; 0x1c00
    5028:	ldmdavc	r3!, {r2, r9, ip, lr, pc}
    502c:	addsmi	r7, sp, #2949120	; 0x2d0000
    5030:	strcc	fp, [r1], -r8, lsl #30
    5034:			; <UNDEFINED> instruction: 0xe7931bf7
    5038:	andeq	pc, pc, #1073741864	; 0x40000028
    503c:	bcs	fff8ec04 <g_benchSeparately@@Base+0xfff5fbd0>
    5040:	andvs	pc, r0, ip, lsl #17
    5044:	ldrbtcs	sp, [pc], r5, lsl #26
    5048:			; <UNDEFINED> instruction: 0xf8033aff
    504c:	bcs	fff9fc58 <g_benchSeparately@@Base+0xfff70c24>
    5050:			; <UNDEFINED> instruction: 0xf803dcfa
    5054:	strb	r2, [r6, -r1, lsl #22]!
    5058:	streq	lr, [r6, -r3, lsl #21]
    505c:	blx	fe5d1484 <g_benchSeparately@@Base+0xfe5a2450>
    5060:	blx	fee02f04 <g_benchSeparately@@Base+0xfedd3ed0>
    5064:	ldmeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5068:	ldrmi	r1, [r8], #-3387	; 0xfffff2c5
    506c:	addmi	r9, fp, #4, 22	; 0x1000
    5070:	cfldrsge	mvf15, [r3], {255}	; 0xff
    5074:	mulcc	r0, ip, r8
    5078:	svccc	0x000fe784
    507c:			; <UNDEFINED> instruction: 0xf5b7330f
    5080:			; <UNDEFINED> instruction: 0xf88c7f7f
    5084:			; <UNDEFINED> instruction: 0xf8813000
    5088:			; <UNDEFINED> instruction: 0xf881e002
    508c:			; <UNDEFINED> instruction: 0xf881e003
    5090:			; <UNDEFINED> instruction: 0xf881e004
    5094:	movwle	lr, #49157	; 0xc005
    5098:	ldrbvc	pc, [pc, -r7, lsr #11]!	; <UNPREDICTABLE>
    509c:	svc	0x0004f802
    50a0:	svcvc	0x007ff5b7
    50a4:	and	pc, r1, r2, lsl #17
    50a8:	and	pc, r2, r2, lsl #17
    50ac:	and	pc, r3, r2, lsl #17
    50b0:	blls	239c80 <g_benchSeparately@@Base+0x20ac4c>
    50b4:	movwne	pc, #31651	; 0x7ba3	; <UNPREDICTABLE>
    50b8:	bl	8782c <g_benchSeparately@@Base+0x587f8>
    50bc:	ldrmi	r0, [pc], #-3075	; 50c4 <__assert_fail@plt+0x4100>
    50c0:	stfeqd	f7, [r1], {12}
    50c4:			; <UNDEFINED> instruction: 0xe76154d7
    50c8:	strbtmi	r3, [r2], -r4, lsl #2
    50cc:	blls	23e700 <g_benchSeparately@@Base+0x20f6cc>
    50d0:			; <UNDEFINED> instruction: 0xf8dd9a06
    50d4:	ldrmi	fp, [r9], -r8, lsr #32
    50d8:	strbmi	r9, [r1, #-2831]!	; 0xfffff4f1
    50dc:	addsmi	fp, r3, #56, 30	; 0xe0
    50e0:	cmnhi	ip, #128	; 0x80	; <UNPREDICTABLE>
    50e4:			; <UNDEFINED> instruction: 0xf81c4613
    50e8:	ldrmi	r6, [sl], -r1, lsl #24
    50ec:	stcpl	8, cr15, [r1], {19}
    50f0:	blcc	56a7c <g_benchSeparately@@Base+0x27a48>
    50f4:	ldfccp	f7, [pc], #48	; 512c <__assert_fail@plt+0x4168>
    50f8:			; <UNDEFINED> instruction: 0xf00042ae
    50fc:	blls	225e9c <g_benchSeparately@@Base+0x1f6e68>
    5100:	blls	24bc40 <g_benchSeparately@@Base+0x21cc0c>
    5104:	svclt	0x009c2e0e
    5108:			; <UNDEFINED> instruction: 0xf88b0135
    510c:	vhadd.s8	d5, d0, d0
    5110:	sfmls	f0, 1, [r8, #-788]	; 0xfffffcec
    5114:			; <UNDEFINED> instruction: 0xf8d5441e
    5118:	movwcc	ip, #32768	; 0x8000
    511c:	strcc	r6, [r8, #-2159]	; 0xfffff791
    5120:	stcgt	8, cr15, [r8], {67}	; 0x43
    5124:	stcvc	8, cr15, [r4], {67}	; 0x43
    5128:	ldmle	r4!, {r1, r2, r3, r4, r7, r9, lr}^
    512c:			; <UNDEFINED> instruction: 0xf1a39b05
    5130:	eors	r0, lr, r8, lsl #20
    5134:	movweq	lr, #39555	; 0x9a83
    5138:			; <UNDEFINED> instruction: 0xf3a3fa93
    513c:			; <UNDEFINED> instruction: 0xf383fab3
    5140:	ldrbeq	lr, [r3, r7, lsl #22]
    5144:	stmdaeq	r8, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    5148:	svceq	0x000ef1b8
    514c:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    5150:	stmdale	ip!, {r0, r3, r4, sl, lr}^
    5154:			; <UNDEFINED> instruction: 0xf88b44e0
    5158:	strtmi	r8, [fp], r0
    515c:			; <UNDEFINED> instruction: 0xf10b9b03
    5160:	addsmi	r0, r9, #1048576	; 0x100000
    5164:			; <UNDEFINED> instruction: 0xf08046b4
    5168:			; <UNDEFINED> instruction: 0x460d8293
    516c:	ldrne	pc, [r1, r7, asr #12]!
    5170:	stccc	8, cr15, [r2, #-340]	; 0xfffffeac
    5174:	ldrvs	pc, [r7, -r9, asr #13]!
    5178:	bne	b4b9a8 <g_benchSeparately@@Base+0xb1c974>
    517c:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    5180:			; <UNDEFINED> instruction: 0xf8240cdb
    5184:	stmdavs	fp, {r0, r1, r4, ip, lr}
    5188:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    518c:			; <UNDEFINED> instruction: 0xf8340cdb
    5190:			; <UNDEFINED> instruction: 0xf8245013
    5194:	blls	10d1e8 <g_benchSeparately@@Base+0xde1b4>
    5198:	addsmi	r1, sp, #1081344	; 0x108000
    519c:	mvnshi	pc, r0, asr #1
    51a0:	ldmdavs	r3, {r0, r2, r3, fp, sp, lr}
    51a4:			; <UNDEFINED> instruction: 0xf040429d
    51a8:			; <UNDEFINED> instruction: 0xf04f81f5
    51ac:			; <UNDEFINED> instruction: 0xf88b0300
    51b0:			; <UNDEFINED> instruction: 0xf1013000
    51b4:	ldrtmi	r0, [r5], -r4, lsl #16
    51b8:	bl	fe856900 <g_benchSeparately@@Base+0xfe8278cc>
    51bc:			; <UNDEFINED> instruction: 0xf8250302
    51c0:	subsle	r3, lr, #2048	; 0x800
    51c4:	stmdavs	fp, {r0, r1, r2, r4, r6, fp, sp, lr}^
    51c8:	mulgt	r0, fp, r8
    51cc:			; <UNDEFINED> instruction: 0xd12242bb
    51d0:	streq	pc, [r8, -r1, lsl #2]
    51d4:	ldrbmi	r3, [r7, #-520]	; 0xfffffdf8
    51d8:			; <UNDEFINED> instruction: 0xf8d2d208
    51dc:	ldmdavs	fp!, {ip, pc}
    51e0:			; <UNDEFINED> instruction: 0xd1a7454b
    51e4:	andcc	r3, r4, #4, 14	; 0x100000
    51e8:	mvnsle	r4, #364904448	; 0x15c00000
    51ec:	addsmi	r9, pc, #14336	; 0x3800
    51f0:			; <UNDEFINED> instruction: 0xf8b7d206
    51f4:	ldmdahi	r3, {ip, pc}
    51f8:	svclt	0x00044599
    51fc:	andcc	r3, r2, #524288	; 0x80000
    5200:	addsmi	r9, pc, #7168	; 0x1c00
    5204:	ldmdavc	fp!, {r2, r9, ip, lr, pc}
    5208:	addsmi	r7, sl, #1179648	; 0x120000
    520c:	strcc	fp, [r1, -r8, lsl #30]
    5210:	stmdaeq	r8, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    5214:	b	fe0ff07c <g_benchSeparately@@Base+0xfe0d0048>
    5218:	blx	fe60723c <g_benchSeparately@@Base+0xfe5d8208>
    521c:	blx	fee434c4 <g_benchSeparately@@Base+0xfee14490>
    5220:	b	1403448 <g_benchSeparately@@Base+0x13d4414>
    5224:			; <UNDEFINED> instruction: 0xf10808d8
    5228:	ldrmi	r0, [r9], #-772	; 0xfffffcfc
    522c:			; <UNDEFINED> instruction: 0xf1a8e792
    5230:			; <UNDEFINED> instruction: 0xf10c080f
    5234:			; <UNDEFINED> instruction: 0xf5b80c0f
    5238:			; <UNDEFINED> instruction: 0xf88b7f7f
    523c:			; <UNDEFINED> instruction: 0xf886c000
    5240:			; <UNDEFINED> instruction: 0xf886e002
    5244:			; <UNDEFINED> instruction: 0xf886e003
    5248:			; <UNDEFINED> instruction: 0xf886e004
    524c:	movwle	lr, #49157	; 0xc005
    5250:	ldmdavc	pc!, {r3, r5, r7, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5254:	svc	0x0004f805
    5258:	svcvc	0x007ff5b8
    525c:	and	pc, r1, r5, lsl #17
    5260:	and	pc, r2, r5, lsl #17
    5264:	and	pc, r3, r5, lsl #17
    5268:	blls	379e38 <g_benchSeparately@@Base+0x34ae04>
    526c:	movwcs	pc, #35747	; 0x8ba3	; <UNPREDICTABLE>
    5270:	bl	1479e4 <g_benchSeparately@@Base+0x1189b0>
    5274:	ldrmi	r0, [r8], #2819	; 0xb03
    5278:	bleq	816ac <g_benchSeparately@@Base+0x52678>
    527c:	andhi	pc, r3, r5, lsl #16
    5280:			; <UNDEFINED> instruction: 0xf89be76c
    5284:	andcc	ip, r4, #0
    5288:	str	r4, [pc, r7, asr #12]!
    528c:	bls	22bec4 <g_benchSeparately@@Base+0x1fce90>
    5290:	svclt	0x003842ab
    5294:			; <UNDEFINED> instruction: 0xf08042b2
    5298:			; <UNDEFINED> instruction: 0x462b82b1
    529c:	stceq	8, cr15, [r1], {22}
    52a0:			; <UNDEFINED> instruction: 0xf8134632
    52a4:	ldrmi	r1, [sp], -r1, lsl #24
    52a8:	blcc	54ab4 <g_benchSeparately@@Base+0x25a80>
    52ac:			; <UNDEFINED> instruction: 0xf0004288
    52b0:	blls	225d2c <g_benchSeparately@@Base+0x1f6cf8>
    52b4:	bne	ff42cae0 <g_benchSeparately@@Base+0xff3fdaac>
    52b8:			; <UNDEFINED> instruction: 0xf1009b06
    52bc:	blx	fe9856e6 <g_benchSeparately@@Base+0xfe9566b2>
    52c0:	movwcc	r7, #5632	; 0x1600
    52c4:	bicsne	lr, r6, r1, lsl #22
    52c8:	ldrmi	r9, [r9], #-3588	; 0xfffff1fc
    52cc:			; <UNDEFINED> instruction: 0xf4ff428e
    52d0:	stmdacs	lr, {r2, r5, r6, r7, r9, fp, sp, pc}
    52d4:	eorhi	pc, sl, #0, 4
    52d8:	tsteq	r1, r6, lsl #28
    52dc:	stmdbls	r8, {r0, r4, r5, ip, sp, lr}
    52e0:	stmdavs	pc, {r3, r4, sl, lr}	; <UNPREDICTABLE>
    52e4:	stmdavs	lr, {r3, r8, r9, ip, sp}^
    52e8:			; <UNDEFINED> instruction: 0xf8433108
    52ec:			; <UNDEFINED> instruction: 0xf8437c08
    52f0:	addsmi	r6, r8, #4, 24	; 0x400
    52f4:	blls	17b6d0 <g_benchSeparately@@Base+0x14c69c>
    52f8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    52fc:			; <UNDEFINED> instruction: 0xf1a39f06
    5300:	sub	r0, sl, r8, lsl #28
    5304:	movweq	lr, #43651	; 0xaa83
    5308:			; <UNDEFINED> instruction: 0xf3a3fa93
    530c:			; <UNDEFINED> instruction: 0xf383fab3
    5310:	ldrbeq	lr, [r3], r6, lsl #22
    5314:			; <UNDEFINED> instruction: 0x0c0ceba6
    5318:	streq	pc, [r4, #-268]	; 0xfffffef4
    531c:	mvnseq	pc, #12, 2
    5320:	cfstrsls	mvf4, [r9, #-168]	; 0xffffff58
    5324:	movwpl	pc, #15269	; 0x3ba5	; <UNPREDICTABLE>
    5328:	bl	6c740 <g_benchSeparately@@Base+0x3d70c>
    532c:	movwcc	r1, #25555	; 0x63d3
    5330:			; <UNDEFINED> instruction: 0xf4ff429d
    5334:			; <UNDEFINED> instruction: 0xf1bcaab2
    5338:	ldmdavc	fp!, {r1, r2, r3, r8, r9, sl, fp}
    533c:	mrshi	pc, R10_usr	; <UNPREDICTABLE>
    5340:			; <UNDEFINED> instruction: 0xf887449c
    5344:	strmi	ip, [pc], -r0
    5348:	addsmi	r9, sl, #3072	; 0xc00
    534c:	subhi	pc, r8, #128	; 0x80
    5350:			; <UNDEFINED> instruction: 0xf6474610
    5354:			; <UNDEFINED> instruction: 0xf85015b1
    5358:			; <UNDEFINED> instruction: 0xf6c93d02
    535c:	bl	fe89e840 <g_benchSeparately@@Base+0xfe86f80c>
    5360:	bl	fe805788 <g_benchSeparately@@Base+0xfe7d6754>
    5364:	blx	14538e <g_benchSeparately@@Base+0x11635a>
    5368:	ldcleq	3, cr15, [fp], {3}
    536c:	andseq	pc, r3, r4, lsr #16
    5370:	blx	15f3c6 <g_benchSeparately@@Base+0x130392>
    5374:	ldcleq	3, cr15, [fp], {3}
    5378:	andseq	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    537c:	andsne	pc, r3, r4, lsr #16
    5380:	bl	2168e8 <g_benchSeparately@@Base+0x1e78b4>
    5384:			; <UNDEFINED> instruction: 0xf0c00500
    5388:	ldmdavs	r1, {r2, r3, r5, r6, r7, r8, pc}
    538c:	addsmi	r6, r9, #2818048	; 0x2b0000
    5390:	mvnhi	pc, r0, asr #32
    5394:			; <UNDEFINED> instruction: 0xf8004638
    5398:			; <UNDEFINED> instruction: 0xf1029b01
    539c:	strmi	r0, [r1], -r4, lsl #24
    53a0:	bl	fe896b78 <g_benchSeparately@@Base+0xfe867b44>
    53a4:			; <UNDEFINED> instruction: 0xf8210305
    53a8:			; <UNDEFINED> instruction: 0xf0803b02
    53ac:	stmdavs	lr!, {r2, r4, r5, r8, pc}^
    53b0:	adcsmi	r6, r3, #5439488	; 0x530000
    53b4:			; <UNDEFINED> instruction: 0xf102d122
    53b8:	strcc	r0, [r8, #-1544]	; 0xfffff9f8
    53bc:	andle	r4, r8, #494927872	; 0x1d800000
    53c0:	ldrdge	pc, [r0], -r5
    53c4:	ldrbmi	r6, [r3, #-2099]	; 0xfffff7cd
    53c8:			; <UNDEFINED> instruction: 0x3604d19c
    53cc:	ldrbmi	r3, [r6, #-1284]!	; 0xfffffafc
    53d0:	blls	37a3b0 <g_benchSeparately@@Base+0x34b37c>
    53d4:	andle	r4, r6, #-536870903	; 0xe0000009
    53d8:			; <UNDEFINED> instruction: 0xa000f8b6
    53dc:	ldrmi	r8, [sl, #2091]	; 0x82b
    53e0:	strcc	fp, [r2], -r4, lsl #30
    53e4:	blls	1d27f4 <g_benchSeparately@@Base+0x1a37c0>
    53e8:	andle	r4, r4, #-536870903	; 0xe0000009
    53ec:	stmdavc	sp!, {r0, r1, r4, r5, fp, ip, sp, lr}
    53f0:	svclt	0x0008429d
    53f4:	bl	fe992c00 <g_benchSeparately@@Base+0xfe963bcc>
    53f8:	str	r0, [sp, ip, lsl #24]
    53fc:			; <UNDEFINED> instruction: 0x0c06ea83
    5400:	blx	fe711428 <g_benchSeparately@@Base+0xfe6e23f4>
    5404:	blx	fef446bc <g_benchSeparately@@Base+0xfef15688>
    5408:	b	1404640 <g_benchSeparately@@Base+0x13d560c>
    540c:			; <UNDEFINED> instruction: 0xf10c0cdc
    5410:	ldrmi	r0, [sl], #-772	; 0xfffffcfc
    5414:	addmi	r9, r3, #4, 22	; 0x1000
    5418:	bge	100281c <g_benchSeparately@@Base+0xfd37e8>
    541c:			; <UNDEFINED> instruction: 0xe78f783b
    5420:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    5424:	strmi	r9, [r1, #2826]	; 0xb0a
    5428:	adcsmi	fp, fp, #56, 30	; 0xe0
    542c:	strmi	sp, [r3], -ip, lsl #4
    5430:			; <UNDEFINED> instruction: 0xf813463a
    5434:	ldrmi	r5, [r8], -r1, lsl #24
    5438:	stcne	8, cr15, [r1], {18}
    543c:	blcc	56ca0 <g_benchSeparately@@Base+0x27c6c>
    5440:	addmi	r3, sp, #4096	; 0x1000
    5444:	bicshi	pc, ip, r0
    5448:	andeq	lr, r9, #160, 22	; 0x28000
    544c:	bcs	3ac068 <g_benchSeparately@@Base+0x37d034>
    5450:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    5454:	cmphi	r9, r0, lsl #4	; <UNPREDICTABLE>
    5458:	tsteq	r1, r5, lsl #26
    545c:	ldrmi	r7, [sl], #-41	; 0xffffffd7
    5460:	ldrdpl	pc, [r0], -r9
    5464:			; <UNDEFINED> instruction: 0xf8d93308
    5468:			; <UNDEFINED> instruction: 0xf1091004
    546c:			; <UNDEFINED> instruction: 0xf8430908
    5470:			; <UNDEFINED> instruction: 0xf8435c08
    5474:	addsmi	r1, sl, #4, 24	; 0x400
    5478:	blls	1fb848 <g_benchSeparately@@Base+0x1cc814>
    547c:	ldmvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5480:	eorge	pc, ip, sp, asr #17
    5484:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5488:			; <UNDEFINED> instruction: 0xa014f8dd
    548c:	stfeqd	f7, [r8], {163}	; 0xa3
    5490:	mvfeqs	f7, f0
    5494:	strbmi	r4, [r6, #1683]!	; 0x693
    5498:	movweq	lr, #31648	; 0x7ba0
    549c:	blcc	c3550 <g_benchSeparately@@Base+0x9451c>
    54a0:	msrhi	SPSR_fsc, r0, lsl #1
    54a4:	stmdavs	r3, {r0, r3, r4, r5, r6, fp, sp, lr}^
    54a8:	mulvs	r0, sl, r8
    54ac:			; <UNDEFINED> instruction: 0xf040428b
    54b0:			; <UNDEFINED> instruction: 0xf10080ce
    54b4:			; <UNDEFINED> instruction: 0xf1070508
    54b8:	strbmi	r0, [r5, #-264]!	; 0xfffffef8
    54bc:	adcshi	pc, r3, r0, lsl #1
    54c0:	stmdavs	fp!, {r0, r1, r2, r3, fp, sp, lr}
    54c4:			; <UNDEFINED> instruction: 0xf00042bb
    54c8:	rsbsmi	r8, fp, r9, lsr #1
    54cc:			; <UNDEFINED> instruction: 0xf3a3fa93
    54d0:			; <UNDEFINED> instruction: 0xf383fab3
    54d4:	bicseq	lr, r3, #5120	; 0x1400
    54d8:	vmlaeq.f64	d14, d30, d19
    54dc:	svceq	0x000ef1be
    54e0:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    54e4:	vqshl.s8	d4, d8, d0
    54e8:	ldrtmi	r8, [r6], #233	; 0xe9
    54ec:	and	pc, r0, sl, lsl #17
    54f0:	addmi	r9, r3, #6144	; 0x1800
    54f4:	orrhi	pc, sp, r0, asr #4
    54f8:	vdivne.f16	s18, s4, s6	; <UNPREDICTABLE>
    54fc:	stccc	8, cr15, [r2], {80}	; 0x50
    5500:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    5504:	stmdbcs	r2, {r2, r8, fp, ip, pc}
    5508:	tstpl	r3, #323584	; 0x4f000
    550c:	stmdavs	r1, {r0, r2, r3, r4, r6, ip, lr, pc}
    5510:	eorcs	pc, r3, r4, asr #16
    5514:	blx	ec12a <g_benchSeparately@@Base+0xbd0f6>
    5518:	ldceq	3, cr15, [fp, #-4]
    551c:	eorvc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    5520:	eoreq	pc, r3, r4, asr #16
    5524:	movweq	lr, #35591	; 0x8b07
    5528:	stmdale	r6!, {r3, r4, r7, r9, lr}^
    552c:	addsmi	r6, r9, #3866624	; 0x3b0000
    5530:			; <UNDEFINED> instruction: 0xf10bd163
    5534:	ldrbmi	r0, [sl], r1, lsl #4
    5538:	andls	pc, r0, fp, lsl #17
    553c:	strcc	lr, [r4, #-1960]	; 0xfffff858
    5540:	strb	r4, [r5, #-1598]!	; 0xfffff9c2
    5544:	stfeqd	f7, [pc], {172}	; 0xac
    5548:			; <UNDEFINED> instruction: 0xf5bc330f
    554c:	eorsvc	r7, fp, pc, ror pc
    5550:	mvnscc	pc, #79	; 0x4f
    5554:	sbcvc	r7, r3, r3, lsl #1
    5558:	cmpvc	r3, r3, lsl #2
    555c:			; <UNDEFINED> instruction: 0xf5acd30b
    5560:			; <UNDEFINED> instruction: 0xf04f7c7f
    5564:			; <UNDEFINED> instruction: 0xf5bc33ff
    5568:			; <UNDEFINED> instruction: 0xf8017f7f
    556c:	subvc	r3, fp, r4, lsl #30
    5570:	sbcvc	r7, fp, fp, lsl #1
    5574:	blls	27a148 <g_benchSeparately@@Base+0x24b114>
    5578:	movweq	pc, #52131	; 0xcba3	; <UNPREDICTABLE>
    557c:	stmiane	pc, {r0, r1, r3, r4, r6, r7, r8, fp}^	; <UNPREDICTABLE>
    5580:			; <UNDEFINED> instruction: 0x3701449c
    5584:	andgt	pc, r3, r1, lsl #16
    5588:	blls	17f108 <g_benchSeparately@@Base+0x1500d4>
    558c:	bne	fe7d6fe0 <g_benchSeparately@@Base+0xfe7a7fac>
    5590:	ldmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5594:	ldrdcc	pc, [r1], -r1
    5598:	adcsne	pc, r1, #74448896	; 0x4700000
    559c:	eorsvs	pc, r7, #210763776	; 0xc900000
    55a0:	eorgt	pc, r4, sp, asr #17
    55a4:			; <UNDEFINED> instruction: 0xf1019108
    55a8:	blx	885b6 <g_benchSeparately@@Base+0x59582>
    55ac:	ldcleq	3, cr15, [fp], {3}
    55b0:	ldclt	7, cr15, [r0, #1016]	; 0x3f8
    55b4:	ldrdne	pc, [r1], -r2
    55b8:	blls	317004 <g_benchSeparately@@Base+0x2e7fd0>
    55bc:	mrrcne	6, 0, r9, r6, cr8
    55c0:			; <UNDEFINED> instruction: 0xf101fb03
    55c4:			; <UNDEFINED> instruction: 0xf7ff0cc9
    55c8:	stmdbls	fp, {r0, r1, r3, r4, r6, fp, ip, sp, pc}
    55cc:	bne	14ac9e0 <g_benchSeparately@@Base+0x147d9ac>
    55d0:	eorcs	pc, r3, r4, asr #16
    55d4:	bne	109f5e8 <g_benchSeparately@@Base+0x10705b4>
    55d8:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    55dc:			; <UNDEFINED> instruction: 0xf8540d1b
    55e0:			; <UNDEFINED> instruction: 0xf8447023
    55e4:	bl	1cd678 <g_benchSeparately@@Base+0x19e644>
    55e8:	strmi	r0, [pc], #-776	; 55f0 <__assert_fail@plt+0x462c>
    55ec:	vqsub.s8	d4, d16, d10
    55f0:	stmdavs	r2, {r0, r2, r4, r8, pc}
    55f4:	addsmi	r6, sl, #3866624	; 0x3b0000
    55f8:			; <UNDEFINED> instruction: 0xf8ddd09b
    55fc:			; <UNDEFINED> instruction: 0xf8d0a02c
    5600:	strmi	r2, [r1], r1
    5604:	andcc	r9, r1, r3, lsl #22
    5608:	andslt	pc, r4, sp, asr #17
    560c:	vqdmulh.s<illegal width 8>	d15, d2, d3
    5610:			; <UNDEFINED> instruction: 0xf7fe0d12
    5614:	strcc	fp, [r4, #-3755]	; 0xfffff155
    5618:	ldrb	r4, [sl], r6, ror #12
    561c:	tstcc	r4, r4, lsl #10
    5620:			; <UNDEFINED> instruction: 0xf4ff4565
    5624:	blls	3b1360 <g_benchSeparately@@Base+0x38232c>
    5628:	andle	r4, r5, #-805306359	; 0xd0000009
    562c:	stmdahi	fp, {r0, r1, r2, r3, r5, fp, pc}
    5630:	svclt	0x0004429f
    5634:	tstcc	r2, r2, lsl #10
    5638:	adcmi	r9, fp, #13312	; 0x3400
    563c:	stmdavc	fp!, {r2, r8, fp, ip, lr, pc}
    5640:	addsmi	r7, r9, #589824	; 0x90000
    5644:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    5648:	vmlaeq.f64	d14, d30, d21
    564c:	b	fe0ff36c <g_benchSeparately@@Base+0xfe0d0338>
    5650:	blx	fe788e5c <g_benchSeparately@@Base+0xfe759e28>
    5654:	blx	fefc5114 <g_benchSeparately@@Base+0xfef960e0>
    5658:	b	1405098 <g_benchSeparately@@Base+0x13d6064>
    565c:			; <UNDEFINED> instruction: 0xf10e0ede
    5660:	ldrmi	r0, [r8], #-772	; 0xfffffcfc
    5664:	cdpls	7, 0, cr14, cr7, cr1, {2}
    5668:	andeq	pc, pc, #-1073741783	; 0xc0000029
    566c:			; <UNDEFINED> instruction: 0xf04f2afe
    5670:	ldrshtvc	r0, [r4], -r0
    5674:	ldrbtcs	sp, [pc], #3333	; 567c <__assert_fail@plt+0x46b8>
    5678:			; <UNDEFINED> instruction: 0xf8033aff
    567c:	bcs	fff98288 <g_benchSeparately@@Base+0xfff69254>
    5680:			; <UNDEFINED> instruction: 0xf803dcfa
    5684:			; <UNDEFINED> instruction: 0xf7ff2b01
    5688:	ldrbmi	fp, [sp], -sl, lsr #20
    568c:	ldcllt	7, cr15, [ip, #-1016]	; 0xfffffc08
    5690:	ldrbmi	r9, [sp], -r5, lsl #22
    5694:	bne	17d70c8 <g_benchSeparately@@Base+0x17a8094>
    5698:	stmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    569c:	streq	pc, [pc, #-422]	; 54fe <__assert_fail@plt+0x453a>
    56a0:	ldclcs	7, cr2, [lr, #960]!	; 0x3c0
    56a4:	andvc	pc, r0, fp, lsl #17
    56a8:	ldrbcs	sp, [pc, r5, lsl #26]!
    56ac:			; <UNDEFINED> instruction: 0xf8033dff
    56b0:			; <UNDEFINED> instruction: 0x2dfe7b01
    56b4:			; <UNDEFINED> instruction: 0xf803dcfa
    56b8:	str	r5, [sl, #-2817]!	; 0xfffff4ff
    56bc:	movweq	pc, #61870	; 0xf1ae	; <UNPREDICTABLE>
    56c0:	mvnscc	pc, pc, asr #32
    56c4:	svcvc	0x007ff5b3
    56c8:	streq	pc, [pc], -r6, lsl #2
    56cc:	andvs	pc, r0, sl, lsl #17
    56d0:	smullsvc	r7, r1, r1, r0
    56d4:	cmpvc	r1, r1, lsl r1
    56d8:			; <UNDEFINED> instruction: 0xf5a3d30e
    56dc:			; <UNDEFINED> instruction: 0xf04f737f
    56e0:			; <UNDEFINED> instruction: 0xf5b332ff
    56e4:			; <UNDEFINED> instruction: 0xf80b7f7f
    56e8:			; <UNDEFINED> instruction: 0xf88b2f04
    56ec:			; <UNDEFINED> instruction: 0xf88b2001
    56f0:			; <UNDEFINED> instruction: 0xf88b2002
    56f4:	rscsle	r2, r0, #3
    56f8:	blx	fe8abf32 <g_benchSeparately@@Base+0xfe87cefe>
    56fc:	ldmibeq	r2, {r0, r1, r9, ip}^
    5700:	ldrmi	r4, [r3], #-1171	; 0xfffffb6d
    5704:	blcc	83738 <g_benchSeparately@@Base+0x54704>
    5708:	mcrls	6, 0, lr, cr5, cr2, {7}
    570c:	smlatbeq	pc, r2, r1, pc	; <UNPREDICTABLE>
    5710:			; <UNDEFINED> instruction: 0xf04f29fe
    5714:	ldrshtvc	r0, [r5], -r0
    5718:	ldrbcs	sp, [pc, #3333]!	; 6425 <__assert_fail@plt+0x5461>
    571c:			; <UNDEFINED> instruction: 0xf80339ff
    5720:	ldmibcs	lr!, {r0, r8, r9, fp, ip, lr}^
    5724:			; <UNDEFINED> instruction: 0xf803dcfa
    5728:	ldr	r1, [r8], r1, lsl #22
    572c:			; <UNDEFINED> instruction: 0xf1a09f06
    5730:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
    5734:	ldrbteq	pc, [r0], pc, asr #32	; <UNPREDICTABLE>
    5738:	stcle	0, cr7, [r5, #-248]	; 0xffffff08
    573c:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp}^	; <UNPREDICTABLE>
    5740:	blvs	83754 <g_benchSeparately@@Base+0x54720>
    5744:			; <UNDEFINED> instruction: 0xdcfa29fe
    5748:	blne	8375c <g_benchSeparately@@Base+0x54728>
    574c:	stmdbls	ip, {r0, r1, r2, r6, r7, r8, sl, sp, lr, pc}
    5750:	svclt	0x0038429d
    5754:			; <UNDEFINED> instruction: 0xf4ff4291
    5758:	ldrmi	sl, [r1], -r2, lsr #19
    575c:			; <UNDEFINED> instruction: 0xf7ff4618
    5760:			; <UNDEFINED> instruction: 0xf8d2b9a9
    5764:	mrrcne	0, 0, r3, r6, cr1
    5768:			; <UNDEFINED> instruction: 0xf6479208
    576c:			; <UNDEFINED> instruction: 0xf6c912b1
    5770:	smladxls	r6, r7, r2, r6
    5774:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    5778:			; <UNDEFINED> instruction: 0xf7fe0cdb
    577c:			; <UNDEFINED> instruction: 0xf89abd4f
    5780:	ldcne	0, cr6, [r9, #-0]
    5784:	smlsldx	r4, lr, r5, r6
    5788:	svclt	0x00384589
    578c:			; <UNDEFINED> instruction: 0xf4ff45b3
    5790:			; <UNDEFINED> instruction: 0x4633aab9
    5794:			; <UNDEFINED> instruction: 0xf7ff460a
    5798:	blls	1742a0 <g_benchSeparately@@Base+0x14526c>
    579c:	bne	7d71b0 <g_benchSeparately@@Base+0x7a817c>
    57a0:	ldmdalt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57a4:	ldrdcc	pc, [r1], -r0
    57a8:	stmdbls	ip, {r1, r6, sl, fp, ip}
    57ac:	blx	571b6 <g_benchSeparately@@Base+0x28182>
    57b0:	ldcleq	3, cr15, [fp], {3}
    57b4:	stmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57b8:	svclt	0x00384598
    57bc:			; <UNDEFINED> instruction: 0xf4ff4593
    57c0:			; <UNDEFINED> instruction: 0x4615ab90
    57c4:			; <UNDEFINED> instruction: 0xf7ff4618
    57c8:	bls	23462c <g_benchSeparately@@Base+0x2055f8>
    57cc:	bls	3d7018 <g_benchSeparately@@Base+0x3a7fe4>
    57d0:	svclt	0x00384561
    57d4:			; <UNDEFINED> instruction: 0xf4ff429a
    57d8:	ldrmi	sl, [sl], -r6, lsl #25
    57dc:	str	r4, [lr], #1633	; 0x661
    57e0:	ldrmi	r9, [r3], r5, lsl #22
    57e4:	bne	fe7eb404 <g_benchSeparately@@Base+0xfe7bc3d0>
    57e8:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57ec:	stmdbls	ip, {r3, r9, fp, ip, pc}
    57f0:	svclt	0x003842b2
    57f4:			; <UNDEFINED> instruction: 0xf4ff4299
    57f8:			; <UNDEFINED> instruction: 0x461dad51
    57fc:	ldrb	r4, [r8, #-1586]	; 0xfffff9ce
    5800:	ldrmi	r9, [r9, #2314]	; 0x90a
    5804:	addsmi	fp, r1, #56, 30	; 0xe0
    5808:	mrcge	4, 0, APSR_nzcv, cr3, cr15, {7}
    580c:			; <UNDEFINED> instruction: 0x46184617
    5810:			; <UNDEFINED> instruction: 0x4601e61a
    5814:	andslt	pc, r4, sp, asr #17
    5818:	stcllt	7, cr15, [r3, #1016]!	; 0x3f8
    581c:	strbt	r4, [lr], sl, lsl #13
    5820:			; <UNDEFINED> instruction: 0xf5adb570
    5824:	addlt	r4, ip, r0, lsl #27
    5828:			; <UNDEFINED> instruction: 0xf50d460e
    582c:	strmi	r4, [r1], -r0, lsl #9
    5830:	stmdage	r2, {r6, sl, ip, sp}
    5834:	ldrmi	r6, [r4], -r5, lsr #16
    5838:	mrcmi	6, 0, r4, cr0, cr2, {1}
    583c:	strcc	lr, [r0, #-2509]	; 0xfffff633
    5840:	cfstrsmi	mvf4, [pc, #-504]	; 5650 <__assert_fail@plt+0x468c>
    5844:			; <UNDEFINED> instruction: 0xf50d4623
    5848:	strtcc	r4, [ip], #-1152	; 0xfffffb80
    584c:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    5850:			; <UNDEFINED> instruction: 0xf04f6025
    5854:			; <UNDEFINED> instruction: 0xf7fd0500
    5858:	stmdbmi	sl, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    585c:			; <UNDEFINED> instruction: 0xf50d4a08
    5860:	ldrbtmi	r4, [r9], #-896	; 0xfffffc80
    5864:	stmpl	sl, {r2, r3, r5, r8, r9, ip, sp}
    5868:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    586c:	qaddle	r4, r1, r3
    5870:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
    5874:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    5878:	b	fe8c386c <g_benchSeparately@@Base+0xfe894838>
    587c:	muleq	r2, ip, r6
    5880:	andeq	r0, r0, r0, lsl #2
    5884:	andeq	r9, r2, sl, ror r6
    5888:	addlt	fp, r2, r0, lsl r5
    588c:	strls	r2, [r0], #-1025	; 0xfffffbff
    5890:			; <UNDEFINED> instruction: 0xffc6f7ff
    5894:	ldclt	0, cr11, [r0, #-8]
    5898:	svcmi	0x00f0e92d
    589c:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
    58a0:			; <UNDEFINED> instruction: 0x460eb095
    58a4:			; <UNDEFINED> instruction: 0xf8df4617
    58a8:	smlatbls	r3, r8, r7, r2
    58ac:			; <UNDEFINED> instruction: 0xf8df4605
    58b0:	stcge	7, cr1, [sl], {164}	; 0xa4
    58b4:	strtmi	r9, [r8], r0, lsl #10
    58b8:			; <UNDEFINED> instruction: 0x461d4479
    58bc:	orrmi	pc, r0, #54525952	; 0x3400000
    58c0:	stmpl	sl, {r5, r9, sl, lr}
    58c4:	ldmdavs	r2, {r2, r3, r6, r8, r9, ip, sp}
    58c8:			; <UNDEFINED> instruction: 0xf04f601a
    58cc:			; <UNDEFINED> instruction: 0xf7fd0200
    58d0:	strbmi	pc, [r3], -fp, lsl #23	; <UNPREDICTABLE>
    58d4:	movwcs	r1, #43482	; 0xa9da
    58d8:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    58dc:			; <UNDEFINED> instruction: 0xf1a2429f
    58e0:	ldrtmi	r0, [r1], -fp, lsl #18
    58e4:	strtmi	r9, [r9], #-514	; 0xfffffdfe
    58e8:	andeq	pc, r5, #-2147483608	; 0x80000028
    58ec:	andls	r9, r5, #1073741824	; 0x40000000
    58f0:			; <UNDEFINED> instruction: 0xf1b7dc6f
    58f4:	ldmdale	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}^
    58f8:	addmi	pc, r0, #4, 10	; 0x1000000
    58fc:	ldreq	pc, [r0, #-580]	; 0xfffffdbc
    5900:	svccs	0x000c5963
    5904:	vtst.8	d22, d4, d1
    5908:	ldrtmi	r0, [fp], #-1542	; 0xfffff9fa
    590c:			; <UNDEFINED> instruction: 0xf8ddbfd8
    5910:	cmnpl	r3, ip
    5914:	movweq	lr, #31489	; 0x7b01
    5918:			; <UNDEFINED> instruction: 0xf04f6013
    591c:			; <UNDEFINED> instruction: 0x53a30303
    5920:	sbchi	pc, r7, r0, lsl #6
    5924:	rscseq	pc, r0, #-1073741823	; 0xc0000001
    5928:	orreq	pc, r1, r8, asr #4
    592c:	orreq	pc, r0, r8, asr #5
    5930:	blx	fe84cb26 <g_benchSeparately@@Base+0xfe81daf2>
    5934:	bl	ca144 <g_benchSeparately@@Base+0x9b110>
    5938:	bls	4a888 <g_benchSeparately@@Base+0x1b854>
    593c:	addsmi	r4, sl, #1929379840	; 0x73000000
    5940:	svccs	0x000ed333
    5944:	movweq	pc, #4366	; 0x110e	; <UNPREDICTABLE>
    5948:	teqeq	sl, ip	; <illegal shifter operand>
    594c:	andcs	pc, r0, lr, lsl #17
    5950:			; <UNDEFINED> instruction: 0xf1a7d90e
    5954:	mvnscs	r0, pc, lsl #4
    5958:			; <UNDEFINED> instruction: 0xf88e2afe
    595c:	stmdble	r5, {ip}
    5960:	bcc	fffce164 <g_benchSeparately@@Base+0xfff9f130>
    5964:	blne	83978 <g_benchSeparately@@Base+0x54944>
    5968:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    596c:	blcs	83980 <g_benchSeparately@@Base+0x5494c>
    5970:	stmdbls	r0, {r3, r4, r9, sl, lr}
    5974:			; <UNDEFINED> instruction: 0xf7fb463a
    5978:	blls	1001b0 <g_benchSeparately@@Base+0xd117c>
    597c:	bne	ff016a64 <g_benchSeparately@@Base+0xfefe7a30>
    5980:	ssatmi	lr, #17, r4
    5984:	vqdmulh.s<illegal width 8>	d25, d8, d2
    5988:	vsubl.s8	q8, d24, d1
    598c:	bl	fe8c6394 <g_benchSeparately@@Base+0xfe897360>
    5990:			; <UNDEFINED> instruction: 0xf1040408
    5994:	stclne	3, cr0, [r1], #-960	; 0xfffffc40
    5998:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    599c:	bicsne	lr, r3, r1, lsl #22
    59a0:	ldrbmi	r9, [r9], #-2817	; 0xfffff4ff
    59a4:			; <UNDEFINED> instruction: 0xf080428b
    59a8:	ldrdcs	r8, [r0], -pc	; <UNPREDICTABLE>
    59ac:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    59b0:	orrmi	pc, r0, #54525952	; 0x3400000
    59b4:			; <UNDEFINED> instruction: 0x2698f8df
    59b8:	ldrbtmi	r3, [r9], #-844	; 0xfffffcb4
    59bc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    59c0:	subsmi	r6, r1, sl, lsl r8
    59c4:	movthi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
    59c8:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
    59cc:	pop	{r0, r2, r4, ip, sp, pc}
    59d0:			; <UNDEFINED> instruction: 0xf1b78ff0
    59d4:	stclle	15, cr4, [r8], #1008	; 0x3f0
    59d8:			; <UNDEFINED> instruction: 0xf50d9b00
    59dc:			; <UNDEFINED> instruction: 0xf6474080
    59e0:			; <UNDEFINED> instruction: 0xf6c915b1
    59e4:			; <UNDEFINED> instruction: 0xf5046537
    59e8:	svcvs	0x00824180
    59ec:	ldrdgt	pc, [r0], -r3
    59f0:	cdpeq	2, 1, cr15, cr0, cr4, {2}
    59f4:	ldrdvs	pc, [r1], -r3
    59f8:	stmdavs	fp, {r3, r4, r5, r6, ip, sp}
    59fc:	stmne	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    5a00:	stc2	11, cr15, [ip], {5}	; <UNPREDICTABLE>
    5a04:	blx	156afa <g_benchSeparately@@Base+0x127ac6>
    5a08:	andvs	pc, fp, r6, lsl #12
    5a0c:			; <UNDEFINED> instruction: 0xf1089b00
    5a10:			; <UNDEFINED> instruction: 0xf8540001
    5a14:	b	13cda54 <g_benchSeparately@@Base+0x139ea20>
    5a18:	mrrcne	12, 1, r5, r9, cr12
    5a1c:	vhadd.s8	d25, d4, d7
    5a20:	b	13c6640 <g_benchSeparately@@Base+0x139760c>
    5a24:	andls	r1, r6, r8, lsr #1
    5a28:	addeq	pc, r1, r8, asr #4
    5a2c:	addeq	pc, r0, r8, asr #5
    5a30:			; <UNDEFINED> instruction: 0xf50d9004
    5a34:	subscc	r4, r0, r0, lsl #1
    5a38:			; <UNDEFINED> instruction: 0xf844443a
    5a3c:	andcs	r2, r1, #14
    5a40:	bl	1a5d0 <__assert_fail@plt+0x1960c>
    5a44:	blls	8c7c <__assert_fail@plt+0x7cb8>
    5a48:	cfstr32mi	mvfx15, [r0], {172}	; 0xac
    5a4c:	ldceq	8, cr9, [r6, #-8]!
    5a50:	ldrdlt	pc, [ip], -sp
    5a54:	ldrmi	r3, [r8], r6, lsl #16
    5a58:	strbmi	r9, [r8], -r8
    5a5c:	stccc	8, cr15, [r8], #-304	; 0xfffffed0
    5a60:	addmi	r1, r7, #20224	; 0x4f00
    5a64:	ldmib	sp, {r1, r2, r3, r7, fp, ip, lr, pc}^
    5a68:			; <UNDEFINED> instruction: 0xf64fec06
    5a6c:	strd	r7, [r1], -pc	; <UNPREDICTABLE>
    5a70:			; <UNDEFINED> instruction: 0x461f4694
    5a74:	b	13dfb64 <g_benchSeparately@@Base+0x13b0b30>
    5a78:			; <UNDEFINED> instruction: 0xf8540986
    5a7c:			; <UNDEFINED> instruction: 0xf8443026
    5a80:	blx	149aae <g_benchSeparately@@Base+0x11aa7a>
    5a84:	bl	103294 <g_benchSeparately@@Base+0xd4260>
    5a88:	addsmi	r0, r1, #-1610612736	; 0xa0000000
    5a8c:	ldrpl	lr, [r6], -pc, asr #20
    5a90:			; <UNDEFINED> instruction: 0xf8d1d805
    5a94:	ldmdavs	sl, {ip, pc}
    5a98:			; <UNDEFINED> instruction: 0xf0004591
    5a9c:	bl	1e5cb8 <g_benchSeparately@@Base+0x1b6c84>
    5aa0:			; <UNDEFINED> instruction: 0xf10c030e
    5aa4:	addmi	r0, r3, #268435456	; 0x10000000
    5aa8:	vfmsne.f32	s28, s24, s30
    5aac:	ldmible	pc, {r0, r3, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    5ab0:	svcls	0x0000e768
    5ab4:	cfstr32mi	mvfx15, [r0], {13}
    5ab8:	adcsne	pc, r1, r7, asr #12
    5abc:	eorsvs	pc, r7, r9, asr #13
    5ac0:	ldrsbtcc	pc, [r8], #-140	; 0xffffff74	; <UNPREDICTABLE>
    5ac4:	ldfeqp	f7, [r8], #-48	; 0xffffffd0
    5ac8:			; <UNDEFINED> instruction: 0xf8d7463a
    5acc:			; <UNDEFINED> instruction: 0xf852e001
    5ad0:	bne	1f9c6dc <g_benchSeparately@@Base+0x1f6d6a8>
    5ad4:	movwls	r0, #29083	; 0x719b
    5ad8:	orreq	pc, r1, #72, 4	; 0x80000004
    5adc:	orreq	pc, r0, #200, 4	; 0x8000000c
    5ae0:			; <UNDEFINED> instruction: 0xf505fb00
    5ae4:	blx	2a706 <_IO_stdin_used@@Base+0xeb1a>
    5ae8:	andls	pc, r9, lr, lsl #6
    5aec:	ldrtmi	r9, [r8], r2, lsl #16
    5af0:	ldrd	pc, [ip], -sp
    5af4:	stcleq	8, cr3, [sp], #24
    5af8:			; <UNDEFINED> instruction: 0xf50d9008
    5afc:	subscc	r4, r0, r0, lsl #1
    5b00:	bl	8e74 <__assert_fail@plt+0x7eb0>
    5b04:	strbmi	r0, [r8], -r5, asr #10
    5b08:	strmi	pc, [r0, #1445]	; 0x5a5
    5b0c:	stcne	8, cr15, [r8], #-148	; 0xffffff6c
    5b10:	svcls	0x00072101
    5b14:	andls	r4, r4, r9, lsl #13
    5b18:	ldmdavs	r3, {r1, r4, sp, lr, pc}
    5b1c:	adcsne	pc, r1, r7, asr #12
    5b20:	eorsvs	pc, r7, r9, asr #13
    5b24:	andge	pc, r1, r4, lsr #16
    5b28:	bl	19fbd4 <g_benchSeparately@@Base+0x170ba0>
    5b2c:	blx	8b62 <__assert_fail@plt+0x7b9e>
    5b30:			; <UNDEFINED> instruction: 0xf856f303
    5b34:	ldrbmi	sl, [r1, #-11]
    5b38:	bicsmi	lr, r3, #323584	; 0x4f000
    5b3c:	teqhi	r4, r0	; <UNPREDICTABLE>
    5b40:	andslt	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    5b44:	blls	105cb0 <g_benchSeparately@@Base+0xd6c7c>
    5b48:	beq	1c09d8 <g_benchSeparately@@Base+0x1919a4>
    5b4c:	strbmi	r4, [sl], #-1557	; 0xfffff9eb
    5b50:	b	13d65c0 <g_benchSeparately@@Base+0x13a758c>
    5b54:			; <UNDEFINED> instruction: 0xf10719a7
    5b58:	ldmible	lr, {r0, r8, r9, sl}^
    5b5c:			; <UNDEFINED> instruction: 0xf8cd9b02
    5b60:	bl	fe8e5b68 <g_benchSeparately@@Base+0xfe8b6b34>
    5b64:	ldrb	r0, [sp], r8, lsl #14
    5b68:			; <UNDEFINED> instruction: 0xf10b2c0e
    5b6c:	svclt	0x009c0301
    5b70:			; <UNDEFINED> instruction: 0xf88b0122
    5b74:	stmdble	lr, {sp}
    5b78:	smlatbeq	pc, r4, r1, pc	; <UNPREDICTABLE>
    5b7c:	ldmibcs	lr!, {r4, r5, r6, r7, r9, sp}^
    5b80:	andcs	pc, r0, fp, lsl #17
    5b84:	rscscs	sp, pc, #81920	; 0x14000
    5b88:			; <UNDEFINED> instruction: 0xf80339ff
    5b8c:	ldmibcs	lr!, {r0, r8, r9, fp, sp}^
    5b90:			; <UNDEFINED> instruction: 0xf803d8fa
    5b94:	ldrmi	r1, [r8], -r1, lsl #22
    5b98:	strtmi	r4, [r2], -r1, asr #12
    5b9c:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ba0:	strtmi	r9, [r0], #-2819	; 0xfffff4fd
    5ba4:	str	r1, [r1, -r0, asr #21]
    5ba8:	addsmi	r9, sl, #0, 20
    5bac:	andcs	fp, r0, #44, 30	; 0xb0
    5bb0:	strbmi	r2, [r1, #-513]	; 0xfffffdff
    5bb4:	andcs	fp, r0, #152, 30	; 0x260
    5bb8:			; <UNDEFINED> instruction: 0xf0002a00
    5bbc:	ldrmi	r8, [sl], -pc, lsr #4
    5bc0:	stcgt	8, cr15, [r1], {17}
    5bc4:			; <UNDEFINED> instruction: 0xf812460e
    5bc8:	ldrmi	r7, [r3], -r1, lsl #24
    5bcc:	bcc	53fd8 <g_benchSeparately@@Base+0x24fa4>
    5bd0:			; <UNDEFINED> instruction: 0xf00045bc
    5bd4:	stmdbls	r4, {r2, r3, r4, r9, pc}
    5bd8:	streq	lr, [r8, -r6, lsr #23]
    5bdc:	mvfeqe	f7, f7
    5be0:	andeq	pc, r1, #-1073741822	; 0xc0000002
    5be4:			; <UNDEFINED> instruction: 0x1c07fba1
    5be8:	bicsne	lr, ip, lr, lsl #22
    5bec:			; <UNDEFINED> instruction: 0x0c02eb01
    5bf0:	strbmi	r9, [r1, #-2305]!	; 0xfffff6ff
    5bf4:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {7}
    5bf8:	svclt	0x009c2f0e
    5bfc:			; <UNDEFINED> instruction: 0xf88b0139
    5c00:	vhadd.s8	d1, d0, d0
    5c04:	ldrmi	r8, [r7], #-467	; 0xfffffe2d
    5c08:	ldrdgt	pc, [r0], -r8
    5c0c:			; <UNDEFINED> instruction: 0xf8d83208
    5c10:			; <UNDEFINED> instruction: 0xf1081004
    5c14:			; <UNDEFINED> instruction: 0xf8420808
    5c18:			; <UNDEFINED> instruction: 0xf842cc08
    5c1c:	addsmi	r1, r7, #4, 24	; 0x400
    5c20:	bls	bbff0 <g_benchSeparately@@Base+0x8cfbc>
    5c24:	bvc	3568 <__assert_fail@plt+0x25a4>
    5c28:	stmdbeq	r8, {r1, r5, r7, r8, ip, sp, lr, pc}
    5c2c:	b	fe0fdd5c <g_benchSeparately@@Base+0xfe0ced28>
    5c30:	blx	fe4c6858 <g_benchSeparately@@Base+0xfe497824>
    5c34:	blx	fed02ac8 <g_benchSeparately@@Base+0xfecd3a94>
    5c38:	bl	342a4c <g_benchSeparately@@Base+0x313a18>
    5c3c:	bl	feb08f90 <g_benchSeparately@@Base+0xfead9f5c>
    5c40:			; <UNDEFINED> instruction: 0xf10e0e0e
    5c44:	cpsid	a,#4
    5c48:	strmi	r0, [lr], #-1008	; 0xfffffc10
    5c4c:	blx	fe86c066 <g_benchSeparately@@Base+0xfe83d032>
    5c50:	stmdbls	r1, {r0, r1, r8, r9, ip}
    5c54:	bicsne	lr, r3, #2048	; 0x800
    5c58:	addsmi	r3, r9, #402653184	; 0x18000000
    5c5c:	mcrge	4, 5, pc, cr5, cr15, {7}	; <UNPREDICTABLE>
    5c60:	svceq	0x000ef1be
    5c64:	mulcc	r0, fp, r8
    5c68:	ldrmi	sp, [lr], #2167	; 0x877
    5c6c:	and	pc, r0, fp, lsl #17
    5c70:	addmi	r4, r6, #154140672	; 0x9300000
    5c74:	mcrge	4, 4, pc, cr5, cr15, {5}	; <UNPREDICTABLE>
    5c78:	ldmdavs	r1!, {r0, r1, r2, r4, r5, r9, sl, lr}
    5c7c:	stccc	8, cr15, [r2, #-348]	; 0xfffffea4
    5c80:	cfstr32mi	mvfx15, [r0], {13}
    5c84:	ldfeqp	f7, [r0], {12}
    5c88:	vqdmulh.s<illegal width 8>	d15, d1, d5
    5c8c:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    5c90:	ldceq	13, cr0, [fp, #-72]	; 0xffffffb8
    5c94:	orreq	lr, r3, #12, 22	; 0x3000
    5c98:	orrmi	pc, r0, #683671552	; 0x28c00000
    5c9c:	stcvc	8, cr15, [r8], #-268	; 0xfffffef4
    5ca0:	eorcc	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    5ca4:	eorvs	pc, r2, r4, asr #16
    5ca8:	andeq	lr, sl, #3072	; 0xc00
    5cac:	vqsub.s8	d4, d16, d6
    5cb0:	ldmdavs	sl, {r1, r2, r5, r7, r8, pc}
    5cb4:			; <UNDEFINED> instruction: 0xf0404291
    5cb8:	ldrbmi	r8, [pc], -r2, lsr #3
    5cbc:	andeq	pc, r0, #79	; 0x4f
    5cc0:	blcs	83ce4 <g_benchSeparately@@Base+0x54cb0>
    5cc4:	mvfeqs	f7, f6
    5cc8:	strbmi	r4, [lr, #1594]	; 0x63a
    5ccc:	smlatbeq	r3, r6, fp, lr
    5cd0:	blne	c3d60 <g_benchSeparately@@Base+0x94d2c>
    5cd4:	orrhi	pc, ip, r0, lsl #1
    5cd8:			; <UNDEFINED> instruction: 0xf8d66859
    5cdc:	strmi	ip, [ip, #4]
    5ce0:			; <UNDEFINED> instruction: 0xf106d128
    5ce4:			; <UNDEFINED> instruction: 0xf1030c08
    5ce8:	strbmi	r0, [ip, #264]	; 0x108
    5cec:			; <UNDEFINED> instruction: 0xf8d1d20a
    5cf0:			; <UNDEFINED> instruction: 0xf8dc8000
    5cf4:	strbmi	r3, [r3, #-0]
    5cf8:			; <UNDEFINED> instruction: 0xf10cd199
    5cfc:	tstcc	r4, r4, lsl #24
    5d00:	mvnsle	r4, #204, 10	; 0x33000000
    5d04:	ldrmi	r9, [ip, #2824]	; 0xb08
    5d08:			; <UNDEFINED> instruction: 0xf8bcd207
    5d0c:	stmdahi	fp, {pc}
    5d10:	svclt	0x00044598
    5d14:	stfeqd	f7, [r2], {12}
    5d18:	blls	152128 <g_benchSeparately@@Base+0x1230f4>
    5d1c:	andle	r4, r6, #156, 10	; 0x27000000
    5d20:	mulcc	r0, ip, r8
    5d24:	addsmi	r7, r9, #589824	; 0x90000
    5d28:			; <UNDEFINED> instruction: 0xf10cbf08
    5d2c:	bl	feb08d38 <g_benchSeparately@@Base+0xfead9d04>
    5d30:	str	r0, [r6, lr, lsl #28]
    5d34:	vmlaeq.f32	s28, s3, s24
    5d38:	blx	fe793960 <g_benchSeparately@@Base+0xfe76492c>
    5d3c:	blx	fefc57fc <g_benchSeparately@@Base+0xfef967c8>
    5d40:	b	1405780 <g_benchSeparately@@Base+0x13d674c>
    5d44:			; <UNDEFINED> instruction: 0xf10e0ede
    5d48:	ldrmi	r0, [lr], #-772	; 0xfffffcfc
    5d4c:	adcsmi	r9, fp, #1024	; 0x400
    5d50:	mcrge	4, 1, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
    5d54:	mulcc	r0, fp, r8
    5d58:			; <UNDEFINED> instruction: 0xf1aee787
    5d5c:	movwcc	r0, #64527	; 0xfc0f
    5d60:	svcvc	0x007ff5bc
    5d64:	andcc	pc, r0, fp, lsl #17
    5d68:	mvnscc	pc, #79	; 0x4f
    5d6c:	ldrhtvc	r7, [fp], #11
    5d70:	cmnvc	fp, fp, lsr r1
    5d74:			; <UNDEFINED> instruction: 0xf5acd30b
    5d78:			; <UNDEFINED> instruction: 0xf04f7c7f
    5d7c:			; <UNDEFINED> instruction: 0xf5bc33ff
    5d80:			; <UNDEFINED> instruction: 0xf8027f7f
    5d84:	subsvc	r3, r3, r4, lsl #30
    5d88:	smullsvc	r7, r3, r3, r0
    5d8c:	blls	13a960 <g_benchSeparately@@Base+0x10b92c>
    5d90:	movwne	pc, #52131	; 0xcba3	; <UNPREDICTABLE>
    5d94:	bl	88508 <g_benchSeparately@@Base+0x594d4>
    5d98:	bl	3089ac <g_benchSeparately@@Base+0x2d9978>
    5d9c:			; <UNDEFINED> instruction: 0xf10b0e03
    5da0:			; <UNDEFINED> instruction: 0xf8020b01
    5da4:	strb	lr, [r4, -r3]!
    5da8:	strbmi	r9, [r5, #-2816]	; 0xfffff500
    5dac:	ldrmi	r9, [sl], -r4, lsl #16
    5db0:	movwcs	fp, #3988	; 0xf94
    5db4:	strbmi	r2, [r2, #-769]!	; 0xfffffcff
    5db8:	movwcs	fp, #3880	; 0xf28
    5dbc:	strtmi	fp, [fp], -r3, ror #2
    5dc0:			; <UNDEFINED> instruction: 0xf8134662
    5dc4:	ldrmi	r7, [sp], -r1, lsl #24
    5dc8:	stcne	8, cr15, [r1], {18}
    5dcc:	blcc	57824 <g_benchSeparately@@Base+0x287f0>
    5dd0:	addmi	r3, pc, #4096	; 0x1000
    5dd4:	teqhi	r1, r0	; <UNPREDICTABLE>
    5dd8:	bl	fe96d9f8 <g_benchSeparately@@Base+0xfe93e9c4>
    5ddc:	setend	le
    5de0:			; <UNDEFINED> instruction: 0xf10e0208
    5de4:	blx	fe9c69f2 <g_benchSeparately@@Base+0xfe9979be>
    5de8:	bl	ab9f4 <g_benchSeparately@@Base+0x7c9c0>
    5dec:	svcls	0x000112d7
    5df0:	addsmi	r4, r7, #436207616	; 0x1a000000
    5df4:	cfldrdge	mvd15, [r9, #1020]	; 0x3fc
    5df8:	svclt	0x009c290e
    5dfc:			; <UNDEFINED> instruction: 0xf88e010a
    5e00:	vhadd.s8	d2, d0, d0
    5e04:	ldrmi	r8, [r9], #-229	; 0xffffff1b
    5e08:	ldrdvc	pc, [r0], -r8
    5e0c:			; <UNDEFINED> instruction: 0xf8d83308
    5e10:			; <UNDEFINED> instruction: 0xf1082004
    5e14:			; <UNDEFINED> instruction: 0xf8430808
    5e18:			; <UNDEFINED> instruction: 0xf8437c08
    5e1c:	addsmi	r2, r9, #4, 24	; 0x400
    5e20:	blls	bc1f0 <g_benchSeparately@@Base+0x8d1bc>
    5e24:	bleq	41f68 <g_benchSeparately@@Base+0x12f34>
    5e28:	beq	2424bc <g_benchSeparately@@Base+0x213488>
    5e2c:	b	fe0fdf64 <g_benchSeparately@@Base+0xfe0cef30>
    5e30:	blx	fe4c6a68 <g_benchSeparately@@Base+0xfe497a34>
    5e34:	blx	fed02cc8 <g_benchSeparately@@Base+0xfecd3c94>
    5e38:	bl	242c4c <g_benchSeparately@@Base+0x213c18>
    5e3c:	bl	fea08190 <g_benchSeparately@@Base+0xfe9d915c>
    5e40:			; <UNDEFINED> instruction: 0xf1090909
    5e44:			; <UNDEFINED> instruction: 0xf1090704
    5e48:	ldrtmi	r0, [sp], #-1008	; 0xfffffc10
    5e4c:	blx	fe9eda6e <g_benchSeparately@@Base+0xfe9bea3a>
    5e50:	svcls	0x00017303
    5e54:	bicsne	lr, r3, #2048	; 0x800
    5e58:	addsmi	r3, pc, #402653184	; 0x18000000
    5e5c:	cfstrsge	mvf15, [r5, #1020]!	; 0x3fc
    5e60:	svceq	0x000ef1b9
    5e64:	mulcc	r0, lr, r8
    5e68:	ldrmi	sp, [r9], #2169	; 0x879
    5e6c:	andls	pc, r0, lr, lsl #17
    5e70:	addmi	r4, r5, #157286400	; 0x9600000
    5e74:	sbcshi	pc, sp, r0, lsl #1
    5e78:			; <UNDEFINED> instruction: 0xf647462a
    5e7c:			; <UNDEFINED> instruction: 0xf85217b1
    5e80:			; <UNDEFINED> instruction: 0xf6c93d02
    5e84:			; <UNDEFINED> instruction: 0xf50d6737
    5e88:	blne	fea59090 <g_benchSeparately@@Base+0xfea2a05c>
    5e8c:	ldfeqp	f7, [r0], {12}
    5e90:	blx	1ccce2 <g_benchSeparately@@Base+0x19dcae>
    5e94:	ldcleq	3, cr15, [fp], {3}
    5e98:	movteq	lr, #15116	; 0x3b0c
    5e9c:	orrmi	pc, r0, #683671552	; 0x28c00000
    5ea0:	stccs	8, cr15, [r8], #-140	; 0xffffff74
    5ea4:	blx	1dff5a <g_benchSeparately@@Base+0x1b0f26>
    5ea8:	ldcleq	3, cr15, [fp], {3}
    5eac:	andscs	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
    5eb0:	andsne	pc, r3, r4, lsr #16
    5eb4:	bl	19ff60 <g_benchSeparately@@Base+0x170f2c>
    5eb8:	ldmpl	r3!, {r1, sl, fp}
    5ebc:			; <UNDEFINED> instruction: 0xf0404299
    5ec0:	ldrbtmi	r8, [r1], -pc, lsr #1
    5ec4:	bllt	83ed0 <g_benchSeparately@@Base+0x54e9c>
    5ec8:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
    5ecc:	ldrbmi	r4, [r1, #1546]	; 0x60a
    5ed0:	movweq	lr, #52133	; 0xcba5
    5ed4:	blcc	c3f64 <g_benchSeparately@@Base+0x94f30>
    5ed8:	addhi	pc, sp, r0, lsl #1
    5edc:	ldrdvc	pc, [r4], -ip
    5ee0:	adcsmi	r6, fp, #7012352	; 0x6b0000
    5ee4:			; <UNDEFINED> instruction: 0xf105d128
    5ee8:			; <UNDEFINED> instruction: 0xf10c0808
    5eec:	ldrbmi	r0, [r0, #1800]	; 0x708
    5ef0:			; <UNDEFINED> instruction: 0xf8d7d20a
    5ef4:			; <UNDEFINED> instruction: 0xf8d8c000
    5ef8:	strbmi	r3, [r3, #-0]!
    5efc:			; <UNDEFINED> instruction: 0xf108d197
    5f00:	strcc	r0, [r4, -r4, lsl #16]
    5f04:	mvnsle	r4, #208, 10	; 0x34000000
    5f08:	ldrmi	r9, [r8, #2824]	; 0xb08
    5f0c:			; <UNDEFINED> instruction: 0xf8b8d207
    5f10:	ldmdahi	fp!, {lr, pc}
    5f14:	svclt	0x0004459c
    5f18:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
    5f1c:	blls	153b2c <g_benchSeparately@@Base+0x124af8>
    5f20:	andle	r4, r6, #152, 10	; 0x26000000
    5f24:	mulcc	r0, r8, r8
    5f28:	addsmi	r7, pc, #4128768	; 0x3f0000
    5f2c:			; <UNDEFINED> instruction: 0xf108bf08
    5f30:	bl	fea07f3c <g_benchSeparately@@Base+0xfe9d8f08>
    5f34:	str	r0, [r4, r9, lsl #18]
    5f38:	stmdbeq	r7, {r0, r1, r7, r9, fp, sp, lr, pc}
    5f3c:	blx	fe652364 <g_benchSeparately@@Base+0xfe623330>
    5f40:	blx	fee845ec <g_benchSeparately@@Base+0xfee555b8>
    5f44:	b	1404570 <g_benchSeparately@@Base+0x13d553c>
    5f48:			; <UNDEFINED> instruction: 0xf10909d9
    5f4c:	ldrmi	r0, [sp], #-772	; 0xfffffcfc
    5f50:	addmi	r9, fp, #1024	; 0x400
    5f54:	cfstrsge	mvf15, [r9, #-1020]!	; 0xfffffc04
    5f58:	mulcc	r0, lr, r8
    5f5c:			; <UNDEFINED> instruction: 0xf1a9e785
    5f60:	movwcc	r0, #63503	; 0xf80f
    5f64:	svcvc	0x007ff5b8
    5f68:	andcc	pc, r0, lr, lsl #17
    5f6c:	mvnscc	pc, #79	; 0x4f
    5f70:	sbcvc	r7, fp, fp, lsl #1
    5f74:	cmpvc	fp, fp, lsl #2
    5f78:			; <UNDEFINED> instruction: 0xf5a8d30b
    5f7c:			; <UNDEFINED> instruction: 0xf04f787f
    5f80:			; <UNDEFINED> instruction: 0xf5b833ff
    5f84:			; <UNDEFINED> instruction: 0xf8027f7f
    5f88:	subsvc	r3, r3, r4, lsl #30
    5f8c:	smullsvc	r7, r3, r3, r0
    5f90:	blls	1bab64 <g_benchSeparately@@Base+0x18bb30>
    5f94:	movwne	pc, #35747	; 0x8ba3	; <UNPREDICTABLE>
    5f98:	bl	8870c <g_benchSeparately@@Base+0x596d8>
    5f9c:	bl	2097b0 <g_benchSeparately@@Base+0x1da77c>
    5fa0:			; <UNDEFINED> instruction: 0xf10e0903
    5fa4:			; <UNDEFINED> instruction: 0xf8020e01
    5fa8:	strb	r9, [r2, -r3]!
    5fac:	smlatbeq	pc, r7, r1, pc	; <UNPREDICTABLE>
    5fb0:	ldcleq	0, cr15, [r0], #316	; 0x13c
    5fb4:			; <UNDEFINED> instruction: 0xf88b29fe
    5fb8:	stcle	0, cr12, [r6, #-0]
    5fbc:	ldcleq	0, cr15, [pc], #316	; 6100 <__assert_fail@plt+0x513c>
    5fc0:			; <UNDEFINED> instruction: 0xf80239ff
    5fc4:	ldmibcs	lr!, {r0, r8, r9, fp, lr, pc}^
    5fc8:			; <UNDEFINED> instruction: 0xf802dcfa
    5fcc:	ldr	r1, [sl], -r1, lsl #22
    5fd0:	andeq	pc, pc, #1073741864	; 0x40000028
    5fd4:	bcs	fff8ff9c <g_benchSeparately@@Base+0xfff60f68>
    5fd8:	andvc	pc, r0, lr, lsl #17
    5fdc:	ldrbcs	sp, [pc, r5, lsl #26]!
    5fe0:			; <UNDEFINED> instruction: 0xf8033aff
    5fe4:	bcs	fffa4bf0 <g_benchSeparately@@Base+0xfff75bbc>
    5fe8:			; <UNDEFINED> instruction: 0xf803dcfa
    5fec:	str	r2, [sl, -r1, lsl #22]
    5ff0:	usatmi	r1, #20, r9, lsl #26
    5ff4:			; <UNDEFINED> instruction: 0xf10ce686
    5ff8:	strbmi	r0, [r8], r4, lsl #14
    5ffc:			; <UNDEFINED> instruction: 0xf8d6e784
    6000:	ldclne	0, cr3, [r1], #-4
    6004:	blx	157ace <g_benchSeparately@@Base+0x128a9a>
    6008:	ldceq	6, cr15, [r6, #-12]!
    600c:	blls	3f4b4 <g_benchSeparately@@Base+0x10480>
    6010:	svclt	0x00384588
    6014:			; <UNDEFINED> instruction: 0xf4ff4293
    6018:			; <UNDEFINED> instruction: 0x4613add3
    601c:	ldrb	r4, [sl, #1550]	; 0x60e
    6020:	ldrdcc	pc, [r1], -r5
    6024:	stmdbls	r9, {r1, r3, r5, r6, sl, fp, ip}
    6028:	blx	57ad2 <g_benchSeparately@@Base+0x28a9e>
    602c:	ldcleq	3, cr15, [fp], {3}
    6030:	blls	bf5f0 <g_benchSeparately@@Base+0x905bc>
    6034:	blne	17eb43c <g_benchSeparately@@Base+0x17bc408>
    6038:	stmdbls	r0, {r2, r4, r5, r6, sl, sp, lr, pc}
    603c:	svclt	0x00384598
    6040:			; <UNDEFINED> instruction: 0xf4ff4291
    6044:			; <UNDEFINED> instruction: 0x4694aebe
    6048:			; <UNDEFINED> instruction: 0xe6c5461d
    604c:	mrc	7, 5, APSR_nzcv, cr8, cr10, {7}
    6050:	andeq	r0, r0, r0, lsl #2
    6054:	andeq	r9, r2, r4, lsr #12
    6058:	andeq	r9, r2, r2, lsr #10
    605c:	svcmi	0x00f0e92d
    6060:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
    6064:			; <UNDEFINED> instruction: 0x4614b09b
    6068:			; <UNDEFINED> instruction: 0x461ead10
    606c:			; <UNDEFINED> instruction: 0xf50d9102
    6070:			; <UNDEFINED> instruction: 0xf8df4380
    6074:	cmncc	r4, #180, 18	; 0x2d0000
    6078:	strmi	r9, [r2], r4, lsl #4
    607c:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6080:			; <UNDEFINED> instruction: 0x46284479
    6084:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6088:			; <UNDEFINED> instruction: 0xf04f601a
    608c:			; <UNDEFINED> instruction: 0xf7fc0200
    6090:	stmdavs	r4!, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6094:	svcmi	0x00fcf1b4
    6098:	svclt	0x00884627
    609c:	stmdale	fp, {r8, r9, sp}
    60a0:	addeq	pc, r1, #72, 4	; 0x80000004
    60a4:	addeq	pc, r0, #200, 4	; 0x8000000c
    60a8:	blx	fe08c03e <g_benchSeparately@@Base+0xfe05d00a>
    60ac:	strtmi	r1, [r2], #-516	; 0xfffffdfc
    60b0:	mvnne	lr, #199680	; 0x30c00
    60b4:	tstcc	r0, #587202560	; 0x23000000
    60b8:	vrshr.s64	d4, d14, #64
    60bc:	bl	2a6478 <g_benchSeparately@@Base+0x277444>
    60c0:	cdpcs	3, 0, cr0, cr0, cr4, {0}
    60c4:	stmibmi	r0, {r0, r2, r8, sl, ip, sp, lr, pc}
    60c8:	lfmeq	f7, 1, [r0], {68}	; 0x44
    60cc:	andls	r4, r3, r8, lsl r6
    60d0:	stmdaeq	fp, {r5, r7, r8, ip, sp, lr, pc}
    60d4:			; <UNDEFINED> instruction: 0xf04f9803
    60d8:	vsubw.s8	q8, q0, d10
    60dc:	svclt	0x00cc0301
    60e0:	mrscs	r2, (UNDEF: 17)
    60e4:	ldrdcs	pc, [r0], -r9
    60e8:	svcmi	0x00fcf1b4
    60ec:			; <UNDEFINED> instruction: 0xf041bf88
    60f0:			; <UNDEFINED> instruction: 0xf8cd0101
    60f4:	addsmi	r8, ip, #24
    60f8:	stmdaeq	r5, {r5, r7, r8, ip, sp, lr, pc}
    60fc:			; <UNDEFINED> instruction: 0xf8559802
    6100:	bl	feabe138 <g_benchSeparately@@Base+0xfea8f104>
    6104:	strmi	r0, [r6], #-2818	; 0xfffff4fe
    6108:	andshi	pc, ip, sp, asr #17
    610c:	ldcle	6, cr9, [ip, #-20]	; 0xffffffec
    6110:	svccc	0x0080f5ba
    6114:	andcs	fp, r1, ip, lsr #30
    6118:	andls	r2, r9, r2
    611c:			; <UNDEFINED> instruction: 0xf0002900
    6120:	andcs	r8, r0, r5, asr #1
    6124:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6128:	orrmi	pc, r0, #54525952	; 0x3400000
    612c:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6130:	ldrbtmi	r3, [r9], #-868	; 0xfffffc9c
    6134:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6138:	subsmi	r6, r1, sl, lsl r8
    613c:	ldrbthi	pc, [r1], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    6140:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
    6144:	pop	{r0, r1, r3, r4, ip, sp, pc}
    6148:	stmdbcs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    614c:	stfcsd	f5, [ip], {233}	; 0xe9
    6150:	movweq	pc, #25156	; 0x6244	; <UNPREDICTABLE>
    6154:	streq	lr, [lr], -r4, lsl #22
    6158:	andvs	pc, ip, r5, asr #16
    615c:	streq	pc, [r3], -pc, asr #32
    6160:	bl	11ad20 <g_benchSeparately@@Base+0xebcec>
    6164:			; <UNDEFINED> instruction: 0xf8c90302
    6168:	vhadd.u8	d19, d0, d0
    616c:			; <UNDEFINED> instruction: 0xf6478144
    6170:			; <UNDEFINED> instruction: 0xf6c917b1
    6174:	smladxls	sl, r7, r7, r6
    6178:	svcls	0x00024656
    617c:	sfmeq	f7, 1, [r1], {72}	; 0x48
    6180:	bleq	842e0 <g_benchSeparately@@Base+0x552ac>
    6184:	sfmeq	f7, 1, [r0], {200}	; 0xc8
    6188:	strls	r3, [fp, -r1, lsl #14]
    618c:			; <UNDEFINED> instruction: 0xf8da9f0a
    6190:			; <UNDEFINED> instruction: 0xf8cd3001
    6194:	blx	1f621e <g_benchSeparately@@Base+0x1c71ea>
    6198:	svcls	0x0003f000
    619c:	ldrbmi	r9, [r1], -r9, lsl #2
    61a0:	stfeqd	f7, [r6], {167}	; 0xa7
    61a4:	stmib	sp, {r1, r3, r8, r9, sl, fp, ip, pc}^
    61a8:			; <UNDEFINED> instruction: 0xf8dda40c
    61ac:	blx	1fe1d6 <g_benchSeparately@@Base+0x1cf1a2>
    61b0:	stcleq	3, cr15, [r0], {3}
    61b4:	strmi	pc, [r0, sp, lsl #10]
    61b8:			; <UNDEFINED> instruction: 0xa018f8dd
    61bc:			; <UNDEFINED> instruction: 0xf8cd3768
    61c0:	bl	1f62a8 <g_benchSeparately@@Base+0x1c7274>
    61c4:			; <UNDEFINED> instruction: 0xf5a00040
    61c8:	ldcleq	0, cr4, [fp], {128}	; 0x80
    61cc:	stccs	8, cr15, [r8], #-128	; 0xffffff80
    61d0:	subcs	r2, r0, r1, lsl #4
    61d4:	ands	r4, r2, r4, lsl r6
    61d8:	bl	2e02ac <g_benchSeparately@@Base+0x2b1278>
    61dc:	adcpl	r0, pc, #8, 18	; 0x20000
    61e0:	ldrne	pc, [r1, r7, asr #12]!
    61e4:	ldrvs	pc, [r7, -r9, asr #13]!
    61e8:	andcs	pc, r8, fp, asr r8	; <UNPREDICTABLE>
    61ec:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    61f0:	ldrdvc	pc, [r0], -ip
    61f4:	b	13d6ce4 <g_benchSeparately@@Base+0x13a7cb0>
    61f8:			; <UNDEFINED> instruction: 0xf00043d3
    61fc:	bl	fe9a6640 <g_benchSeparately@@Base+0xfe97760c>
    6200:	ldrtmi	r0, [r4], fp, lsl #14
    6204:			; <UNDEFINED> instruction: 0xf8354426
    6208:	ldrbmi	r8, [r6, #-19]	; 0xffffffed
    620c:	strtne	lr, [r0], #2639	; 0xa4f
    6210:	subeq	lr, r3, #323584	; 0x4f000
    6214:	andeq	pc, r1, r0, lsl #2
    6218:	blls	fc998 <g_benchSeparately@@Base+0xcd964>
    621c:	strge	lr, [ip], #-2525	; 0xfffff623
    6220:	bne	17eda54 <g_benchSeparately@@Base+0x17bea20>
    6224:	rscseq	pc, r0, r7, lsl #2
    6228:	addeq	pc, r1, #72, 4	; 0x80000004
    622c:	addeq	pc, r0, #200, 4	; 0x8000000c
    6230:	blx	fe88d426 <g_benchSeparately@@Base+0xfe85e3f2>
    6234:	bl	da23c <g_benchSeparately@@Base+0xab208>
    6238:	stmdals	r5, {r4, r6, r7, r8, r9, ip}
    623c:	addsmi	r4, r8, #1929379840	; 0x73000000
    6240:	bl	fe83aa74 <g_benchSeparately@@Base+0xfe80ba40>
    6244:			; <UNDEFINED> instruction: 0xf103030e
    6248:	blcc	4820c <g_benchSeparately@@Base+0x191d8>
    624c:	andeq	pc, r7, #165888	; 0x28800
    6250:	ldrbne	lr, [r2, r3, lsr #23]
    6254:	bl	fe90c98c <g_benchSeparately@@Base+0xfe8dd958>
    6258:	svccs	0x000e040a
    625c:	teqeq	fp, ip	; <illegal shifter operand>
    6260:	andcc	pc, r0, lr, lsl #17
    6264:			; <UNDEFINED> instruction: 0xf1a7d90e
    6268:	rscscs	r0, r0, #1006632960	; 0x3c000000
    626c:			; <UNDEFINED> instruction: 0xf88e2bfe
    6270:	stmdble	r5, {sp}
    6274:	blcc	fffcee78 <g_benchSeparately@@Base+0xfff9fe44>
    6278:	blcs	84298 <g_benchSeparately@@Base+0x55264>
    627c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}^
    6280:	blcc	842a0 <g_benchSeparately@@Base+0x5526c>
    6284:			; <UNDEFINED> instruction: 0x463a4630
    6288:	stc	7, cr15, [r2, #1000]	; 0x3e8
    628c:	ldrtmi	r9, [lr], #-2818	; 0xfffff4fe
    6290:	blls	10ce58 <g_benchSeparately@@Base+0xdde24>
    6294:	smlald	r6, r5, ip, r0
    6298:	bls	97b2c <g_benchSeparately@@Base+0x68af8>
    629c:	ldrbmi	r2, [r1], -r1, lsl #8
    62a0:	strls	r4, [r0], -r8, lsr #12
    62a4:			; <UNDEFINED> instruction: 0xf7fc9401
    62a8:	ldr	pc, [fp, -r9, asr #29]!
    62ac:	ldrdcc	pc, [r0], -sl
    62b0:			; <UNDEFINED> instruction: 0x11b1f647
    62b4:	teqvs	r7, r9, asr #13	; <UNPREDICTABLE>
    62b8:	streq	lr, [lr], -r4, lsl #22
    62bc:	andvs	pc, ip, r5, asr #16
    62c0:	streq	pc, [r6], -r4, asr #4
    62c4:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    62c8:			; <UNDEFINED> instruction: 0xf8c918a1
    62cc:	stmdacs	r2, {ip}
    62d0:	ldrdne	pc, [r1], -sl
    62d4:	stmdbeq	r1, {r1, r3, r8, ip, sp, lr, pc}
    62d8:			; <UNDEFINED> instruction: 0xf8dd53a8
    62dc:	b	13e6344 <g_benchSeparately@@Base+0x13b7310>
    62e0:	strls	r5, [sp], #-787	; 0xfffffced
    62e4:			; <UNDEFINED> instruction: 0xf845bf08
    62e8:	vhadd.s8	d18, d8, d19
    62ec:	svclt	0x00180281
    62f0:	eorge	pc, r3, r5, asr #16
    62f4:			; <UNDEFINED> instruction: 0x13b1f647
    62f8:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    62fc:	addeq	pc, r0, #200, 4	; 0x8000000c
    6300:	blx	eab42 <g_benchSeparately@@Base+0xbbb0e>
    6304:	bls	c2710 <g_benchSeparately@@Base+0x936dc>
    6308:	mrrcne	3, 0, r9, r0, cr8
    630c:	stmdals	r3, {r2, r3, ip, pc}
    6310:	andge	lr, sl, #3358720	; 0x334000
    6314:	stmdacc	r6, {r0, r3, r8, sl, fp}
    6318:	strbmi	r9, [r8], -pc
    631c:	mcrrne	10, 0, r9, r3, cr9
    6320:			; <UNDEFINED> instruction: 0xf0002a01
    6324:	ldrmi	r8, [r8, #431]	; 0x1af
    6328:	fstmiaxeq	r1, {d14-d15}	;@ Deprecated
    632c:	streq	lr, [fp], -r0, lsr #23
    6330:	eorne	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    6334:			; <UNDEFINED> instruction: 0xf04fd32b
    6338:	strbcs	r0, [r1, -r1, lsl #28]
    633c:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6340:	and	r9, r1, r6
    6344:			; <UNDEFINED> instruction: 0x4623461f
    6348:	bl	603b8 <g_benchSeparately@@Base+0x31384>
    634c:	stmdals	r8, {r0, r3, sl}
    6350:			; <UNDEFINED> instruction: 0xf8cc42b4
    6354:	blx	1e35e <_IO_stdin_used@@Base+0x2772>
    6358:	b	1402b68 <g_benchSeparately@@Base+0x13d3b34>
    635c:	movwle	r5, #29202	; 0x7212
    6360:			; <UNDEFINED> instruction: 0xf85b9806
    6364:	ldrbmi	ip, [r9], #-1
    6368:	ldrmi	r6, [r4, #2054]!	; 0x806
    636c:			; <UNDEFINED> instruction: 0x81b2f000
    6370:	streq	lr, [lr], #-2819	; 0xfffff4fd
    6374:	streq	lr, [fp], -r3, lsr #23
    6378:	movwls	r4, #25924	; 0x6544
    637c:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    6380:	fstmiaxeq	r2, {d14-d15}	;@ Deprecated
    6384:	movweq	pc, #4359	; 0x1107	; <UNPREDICTABLE>
    6388:	vfmsne.f32	s28, s14, s30
    638c:	ldmib	sp, {r1, r3, r4, r6, r7, r8, fp, ip, lr, pc}^
    6390:	blls	df3c8 <g_benchSeparately@@Base+0xb0394>
    6394:	addeq	pc, r1, #72, 4	; 0x80000004
    6398:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d8, d10
    639c:	blne	17c6da4 <g_benchSeparately@@Base+0x1797d70>
    63a0:	mvnseq	pc, r7, lsl #2
    63a4:	blx	fe88d59a <g_benchSeparately@@Base+0xfe85e566>
    63a8:	stmdals	r5, {r0, r8}
    63ac:	bicsne	lr, r1, #3072	; 0xc00
    63b0:	bl	ec7e4 <g_benchSeparately@@Base+0xbd7b0>
    63b4:	strbmi	r0, [r0, #-3073]!	; 0xfffff3ff
    63b8:	bne	10fabe8 <g_benchSeparately@@Base+0x10cbbb4>
    63bc:	rsceq	pc, pc, r3, lsl #2
    63c0:	blx	fe894fce <g_benchSeparately@@Base+0xfe865f9a>
    63c4:	bl	fe8ce3cc <g_benchSeparately@@Base+0xfe89f398>
    63c8:	stmibne	ip!, {r4, r6, r7, r8, r9, sl, ip}^
    63cc:	streq	lr, [sl], #-2980	; 0xfffff45c
    63d0:	ldmdble	r5, {r1, r2, r3, r8, r9, sl, fp, sp}
    63d4:			; <UNDEFINED> instruction: 0xf1a79a0b
    63d8:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
    63dc:	mvnseq	pc, #79	; 0x4f
    63e0:	stmdble	r5, {r0, r1, r4, ip, sp, lr}
    63e4:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sp}^	; <UNPREDICTABLE>
    63e8:	blcc	84408 <g_benchSeparately@@Base+0x553d4>
    63ec:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}^
    63f0:	blne	84410 <g_benchSeparately@@Base+0x553dc>
    63f4:	blls	be418 <g_benchSeparately@@Base+0x8f3e4>
    63f8:	mrrcne	6, 5, r4, lr, cr1
    63fc:			; <UNDEFINED> instruction: 0xe711469e
    6400:	teqeq	fp, fp, lsl #20
    6404:	stmdbls	sl, {r0, r1, r4, ip, sp, lr}
    6408:			; <UNDEFINED> instruction: 0x4630463a
    640c:	stcl	7, cr15, [r0], {250}	; 0xfa
    6410:	ldmibne	r0!, {r1, r8, r9, fp, ip, pc}^
    6414:	blls	10cf1c <g_benchSeparately@@Base+0xddee8>
    6418:	pkhbt	r6, r3, ip
    641c:	strmi	r9, [ip, #2828]	; 0xb0c
    6420:	svclt	0x0094461a
    6424:	movwcs	r2, #4864	; 0x1300
    6428:	svclt	0x0028454a
    642c:	blcs	f034 <__assert_fail@plt+0xe070>
    6430:	rscshi	pc, r3, #0
    6434:	strbtmi	r4, [r3], -sl, asr #12
    6438:	stcvs	8, cr15, [r1], {19}
    643c:			; <UNDEFINED> instruction: 0xf8124618
    6440:	ldrmi	r4, [r1], r1, lsl #24
    6444:	bcc	55050 <g_benchSeparately@@Base+0x2601c>
    6448:			; <UNDEFINED> instruction: 0xf00042a6
    644c:	bne	11a6f20 <g_benchSeparately@@Base+0x1177eec>
    6450:			; <UNDEFINED> instruction: 0xf1069c08
    6454:			; <UNDEFINED> instruction: 0xf10602f0
    6458:	blx	fe90708e <g_benchSeparately@@Base+0xfe8d805a>
    645c:	bl	d6c6c <g_benchSeparately@@Base+0xa7c38>
    6460:	bls	2cb3b0 <g_benchSeparately@@Base+0x29c37c>
    6464:	bls	1574b8 <g_benchSeparately@@Base+0x128484>
    6468:			; <UNDEFINED> instruction: 0xf4ff429a
    646c:	mcrcs	14, 0, sl, cr14, cr6, {6}
    6470:	subshi	pc, r2, #0, 4
    6474:	teqeq	r2, fp, lsl #22
    6478:	andcs	pc, r0, lr, lsl #17
    647c:			; <UNDEFINED> instruction: 0x460a441e
    6480:	movwcc	r6, #34839	; 0x8817
    6484:	andcc	r6, r8, #84, 16	; 0x540000
    6488:	stcvc	8, cr15, [r8], {67}	; 0x43
    648c:	stcmi	8, cr15, [r4], {67}	; 0x43
    6490:	ldmle	r5!, {r1, r2, r3, r4, r7, r9, lr}^
    6494:			; <UNDEFINED> instruction: 0xf1069a05
    6498:	addsmi	r0, sl, #738197504	; 0x2c000000
    649c:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {7}
    64a0:			; <UNDEFINED> instruction: 0xf10c9b03
    64a4:	strbmi	r0, [r9], -r1, lsl #4
    64a8:	andsge	pc, r8, sp, asr #17
    64ac:			; <UNDEFINED> instruction: 0xf8dd3b08
    64b0:			; <UNDEFINED> instruction: 0xf04fa014
    64b4:	andls	r3, pc, #-16777216	; 0xff000000
    64b8:			; <UNDEFINED> instruction: 0xf8cd4699
    64bc:	subs	ip, r6, ip, lsr #32
    64c0:	movweq	lr, #35459	; 0x8a83
    64c4:			; <UNDEFINED> instruction: 0xf3a3fa93
    64c8:			; <UNDEFINED> instruction: 0xf383fab3
    64cc:	ldrbeq	lr, [r3, r7, lsl #22]
    64d0:			; <UNDEFINED> instruction: 0x0c0ceba7
    64d4:	tsteq	r4, ip, lsl #2	; <UNPREDICTABLE>
    64d8:	mvnseq	pc, #12, 2
    64dc:	stmdbls	r8, {r3, sl, lr}
    64e0:	movwne	pc, #15265	; 0x3ba1	; <UNPREDICTABLE>
    64e4:	bicsne	lr, r3, #2048	; 0x800
    64e8:	ldrmi	r3, [sl, #774]	; 0x306
    64ec:	addshi	pc, sp, r0, asr #1
    64f0:	mulne	r0, lr, r8
    64f4:	svceq	0x000ef1bc
    64f8:	strmi	fp, [ip], #3998	; 0xf9e
    64fc:	andgt	pc, r0, lr, lsl #17
    6500:	stmdale	sp!, {r1, r2, r4, r7, r9, sl, lr}^
    6504:			; <UNDEFINED> instruction: 0xf10e9b06
    6508:	addsmi	r0, r8, #1048576	; 0x100000
    650c:	orrshi	pc, pc, r0, lsl #1
    6510:			; <UNDEFINED> instruction: 0xf6474602
    6514:			; <UNDEFINED> instruction: 0xf85217b1
    6518:			; <UNDEFINED> instruction: 0xf6c93d02
    651c:			; <UNDEFINED> instruction: 0xf50d6737
    6520:	bl	fe819728 <g_benchSeparately@@Base+0xfe7ea6f4>
    6524:	cps	#11
    6528:	bl	fe8896d0 <g_benchSeparately@@Base+0xfe85a69c>
    652c:	blx	1c6d62 <g_benchSeparately@@Base+0x197d2e>
    6530:	ldcleq	3, cr15, [fp], {3}
    6534:	movteq	lr, #15116	; 0x3b0c
    6538:	orrmi	pc, r0, #683671552	; 0x28c00000
    653c:	stccs	8, cr15, [r8], #-140	; 0xffffff74
    6540:	blx	1e0552 <g_benchSeparately@@Base+0x1b151e>
    6544:	lfmeq	f7, 3, [r2], {2}
    6548:	andscc	pc, r2, r5, lsr r8	; <UNPREDICTABLE>
    654c:	andsne	pc, r2, r5, lsr #16
    6550:	tsteq	r3, fp, lsl #22
    6554:			; <UNDEFINED> instruction: 0xf85b6802
    6558:	addsmi	r3, r3, #3
    655c:	bicshi	pc, r0, r0, asr #32
    6560:	ldrbtmi	r9, [r3], -r9, lsl #20
    6564:	blcs	344578 <g_benchSeparately@@Base+0x315544>
    6568:			; <UNDEFINED> instruction: 0xf0c0459a
    656c:			; <UNDEFINED> instruction: 0xf1008170
    6570:	ldrtmi	r0, [r2], -r4, lsl #24
    6574:	bl	fe817cac <g_benchSeparately@@Base+0xfe7e8c78>
    6578:			; <UNDEFINED> instruction: 0xf8220301
    657c:	subsle	r3, r1, #2048	; 0x800
    6580:	stmdavs	r7, {r0, r1, r3, r6, fp, sp, lr}^
    6584:			; <UNDEFINED> instruction: 0xd12242bb
    6588:	streq	pc, [r8, -r0, lsl #2]
    658c:	strbmi	r3, [pc, #-264]	; 648c <__assert_fail@plt+0x54c8>
    6590:	stmdavs	fp, {r3, r9, ip, lr, pc}
    6594:	ldrdhi	pc, [r0], -r7
    6598:	orrsle	r4, r1, r3, asr #10
    659c:	tstcc	r4, r4, lsl #14
    65a0:	mvnsle	r4, #331350016	; 0x13c00000
    65a4:	addsmi	r9, pc, #14336	; 0x3800
    65a8:			; <UNDEFINED> instruction: 0xf8b1d206
    65ac:	ldmdahi	fp!, {pc}
    65b0:	svclt	0x00044598
    65b4:	tstcc	r2, r2, lsl #14
    65b8:	addsmi	r9, pc, #7168	; 0x1c00
    65bc:	ldmdavc	fp!, {r2, r9, ip, lr, pc}
    65c0:	addsmi	r7, r9, #589824	; 0x90000
    65c4:	strcc	fp, [r1, -r8, lsl #30]
    65c8:			; <UNDEFINED> instruction: 0x0c0ceba7
    65cc:	b	fe1003dc <g_benchSeparately@@Base+0xfe0d13a8>
    65d0:	blx	fe7095f4 <g_benchSeparately@@Base+0xfe6da5c0>
    65d4:	blx	fef4588c <g_benchSeparately@@Base+0xfef16858>
    65d8:	b	1405810 <g_benchSeparately@@Base+0x13d67dc>
    65dc:			; <UNDEFINED> instruction: 0xe7790cdc
    65e0:	stfeqd	f7, [pc], {172}	; 0xac
    65e4:			; <UNDEFINED> instruction: 0xf5bc310f
    65e8:			; <UNDEFINED> instruction: 0xf88e7f7f
    65ec:	adcsvc	r1, r4, r0
    65f0:	ldrshvc	r7, [r4, -r4]!
    65f4:	movwle	r7, #37236	; 0x9174
    65f8:	cfldr64vc	mvdx15, [pc], #-688	; 6350 <__assert_fail@plt+0x538c>
    65fc:	svcmi	0x0004f802
    6600:	svcvc	0x007ff5bc
    6604:	addsvc	r7, r4, r4, asr r0
    6608:	rscsle	r7, r5, #212	; 0xd4
    660c:	blx	fe8ed236 <g_benchSeparately@@Base+0xfe8be202>
    6610:	ldmibeq	fp, {r2, r3, r8, r9, ip}^
    6614:	vmlaeq.f64	d14, d3, d2
    6618:			; <UNDEFINED> instruction: 0xf10e449c
    661c:			; <UNDEFINED> instruction: 0xf8020e01
    6620:	strb	ip, [pc, -r3]!
    6624:	strbtmi	r3, [r7], -r4, lsl #2
    6628:	bl	feac0520 <g_benchSeparately@@Base+0xfea914ec>
    662c:	blls	2c6a3c <g_benchSeparately@@Base+0x297a08>
    6630:	smlabtcs	r1, r1, fp, lr
    6634:	mvnpl	pc, r1, lsr #5
    6638:			; <UNDEFINED> instruction: 0x0c0ceba1
    663c:	addmi	r4, r3, #96, 8	; 0x60000000
    6640:			; <UNDEFINED> instruction: 0x468cbf38
    6644:	svcge	0x0054f4ff
    6648:	ldrsbtgt	pc, [ip], -sp	; <UNPREDICTABLE>
    664c:	ldrmi	r4, [r0], r7, lsl #12
    6650:	blcc	847b4 <g_benchSeparately@@Base+0x55780>
    6654:	adcsne	pc, r1, #74448896	; 0x4700000
    6658:	eorsvs	pc, r7, #210763776	; 0xc900000
    665c:	blx	97c02 <g_benchSeparately@@Base+0x68bce>
    6660:			; <UNDEFINED> instruction: 0xf50df303
    6664:			; <UNDEFINED> instruction: 0xf1024280
    6668:	b	13c7010 <g_benchSeparately@@Base+0x1397fdc>
    666c:	bl	975c0 <g_benchSeparately@@Base+0x6858c>
    6670:	bls	247384 <g_benchSeparately@@Base+0x218350>
    6674:	orrmi	pc, r0, #683671552	; 0x28c00000
    6678:	stccs	8, cr15, [r8], #-140	; 0xffffff74
    667c:	strbmi	sp, [r2], -r8, ror #3
    6680:	ldr	r4, [r5, -ip, lsl #13]!
    6684:			; <UNDEFINED> instruction: 0xf4ff4598
    6688:	svcls	0x0009ae82
    668c:			; <UNDEFINED> instruction: 0xf64f2641
    6690:	strd	r7, [r1], -pc	; <UNPREDICTABLE>
    6694:			; <UNDEFINED> instruction: 0x4613461e
    6698:	eormi	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    669c:	vstmiaeq	r1, {s28-s106}
    66a0:	stmdbls	r8, {r1, r3, r4, fp, sp, lr}
    66a4:	andeq	pc, ip, r5, asr #16
    66a8:			; <UNDEFINED> instruction: 0x0c0eeb04
    66ac:	blx	57c36 <g_benchSeparately@@Base+0x28c02>
    66b0:	b	1402ec0 <g_benchSeparately@@Base+0x13d3e8c>
    66b4:	stmdale	r4, {r1, r4, r8, ip, lr}
    66b8:	ldrdgt	pc, [r0], -r4
    66bc:	ldrmi	r6, [r4, #2050]	; 0x802
    66c0:	ldmibne	sl, {r0, r3, ip, lr, pc}^
    66c4:	strbmi	r4, [r2, #-1560]	; 0xfffff9e8
    66c8:	movweq	pc, #4358	; 0x1106	; <UNPREDICTABLE>
    66cc:	strne	lr, [r6, pc, asr #20]!
    66d0:	ldrb	sp, [ip], -r0, ror #19
    66d4:	blls	297f0c <g_benchSeparately@@Base+0x268ed8>
    66d8:	svclt	0x003845a2
    66dc:			; <UNDEFINED> instruction: 0xf0804283
    66e0:			; <UNDEFINED> instruction: 0x4621819e
    66e4:			; <UNDEFINED> instruction: 0xf8134603
    66e8:	ldrmi	r7, [sl], -r1, lsl #24
    66ec:	stcvs	8, cr15, [r1], {17}
    66f0:	blcc	57f28 <g_benchSeparately@@Base+0x28ef4>
    66f4:	adcsmi	r3, r7, #16384	; 0x4000
    66f8:	orrhi	pc, r6, r0
    66fc:	vmlals.f64	d9, d12, d10
    6700:	blls	38d264 <g_benchSeparately@@Base+0x35e230>
    6704:	mvnseq	pc, r7, lsl #2
    6708:	stfeqd	f7, [fp], {7}
    670c:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    6710:	bicsne	lr, r1, #12, 22	; 0x3000
    6714:	ldrtmi	r9, [r3], #-2309	; 0xfffff6fb
    6718:			; <UNDEFINED> instruction: 0xf0c04299
    671c:	svccs	0x000e8173
    6720:	teqhi	r1, r0, lsl #4	; <UNPREDICTABLE>
    6724:	ldrtmi	r9, [r3], -fp, lsl #18
    6728:			; <UNDEFINED> instruction: 0x1c07ea4f
    672c:	andgt	pc, r0, r1, lsl #17
    6730:	ldrmi	r9, [pc], #-2314	; 6738 <__assert_fail@plt+0x5774>
    6734:	ldrd	pc, [r0], -r1
    6738:			; <UNDEFINED> instruction: 0xf8d13308
    673c:	tstcc	r8, r4
    6740:	stc	8, cr15, [r8], {67}	; 0x43
    6744:	stcgt	8, cr15, [r4], {67}	; 0x43
    6748:	ldmle	r3!, {r0, r1, r2, r3, r4, r7, r9, lr}^
    674c:			; <UNDEFINED> instruction: 0xf1079905
    6750:	addsmi	r0, r9, #738197504	; 0x2c000000
    6754:	cmphi	r6, r0, asr #1	; <UNPREDICTABLE>
    6758:			; <UNDEFINED> instruction: 0xf04f9b03
    675c:	mcrls	12, 0, r3, cr11, cr15, {7}
    6760:	andls	r3, sl, r8, lsl #22
    6764:	andsge	pc, r8, sp, asr #17
    6768:			; <UNDEFINED> instruction: 0xf1024618
    676c:	ldrtmi	r0, [r9], -r4, lsl #18
    6770:	bl	fe897d7c <g_benchSeparately@@Base+0xfe868d48>
    6774:			; <UNDEFINED> instruction: 0xf8210304
    6778:			; <UNDEFINED> instruction: 0xf0803b02
    677c:	stmdavs	r3!, {r3, r4, r8, pc}^
    6780:	ldrd	pc, [r4], -r2
    6784:			; <UNDEFINED> instruction: 0xf0404573
    6788:			; <UNDEFINED> instruction: 0xf10280b2
    678c:	strcc	r0, [r8], #-3592	; 0xfffff1f8
    6790:			; <UNDEFINED> instruction: 0xf0804586
    6794:	stmdavs	r3!, {r0, r1, r4, r7, pc}
    6798:	ldrdge	pc, [r0], -lr
    679c:			; <UNDEFINED> instruction: 0xf0004553
    67a0:	b	fe0e69c4 <g_benchSeparately@@Base+0xfe0b7990>
    67a4:	blx	fe4c73d4 <g_benchSeparately@@Base+0xfe4983a0>
    67a8:	blx	fed0363c <g_benchSeparately@@Base+0xfecd4608>
    67ac:	bl	3c35c0 <g_benchSeparately@@Base+0x39458c>
    67b0:	bl	feb8a304 <g_benchSeparately@@Base+0xfeb5b2d0>
    67b4:			; <UNDEFINED> instruction: 0xf1090909
    67b8:			; <UNDEFINED> instruction: 0xf1090404
    67bc:	strtmi	r0, [r2], #-1008	; 0xfffffc10
    67c0:	blx	fe92d802 <g_benchSeparately@@Base+0xfe8fe7ce>
    67c4:	stcls	3, cr4, [r5], {3}
    67c8:	bicsne	lr, r3, #1024	; 0x400
    67cc:	addsmi	r3, ip, #402653184	; 0x18000000
    67d0:	rscshi	pc, r9, r0, asr #1
    67d4:			; <UNDEFINED> instruction: 0xf1b97833
    67d8:	svclt	0x009e0f0e
    67dc:			; <UNDEFINED> instruction: 0xf8864499
    67e0:	strmi	r9, [lr], -r0
    67e4:	adchi	pc, r9, r0, lsl #4
    67e8:	stmdbeq	r1, {r1, r2, r8, ip, sp, lr, pc}
    67ec:	strbmi	r4, [pc], -r2, asr #10
    67f0:	stmdbls	r8, {r1, r2, r5, r9, ip, lr, pc}
    67f4:			; <UNDEFINED> instruction: 0xf8521e94
    67f8:	blx	5580a <g_benchSeparately@@Base+0x267d6>
    67fc:	stmdbls	r9, {r0, r1, r8, r9, ip, sp, lr, pc}
    6800:	b	13d0c10 <g_benchSeparately@@Base+0x13a1bdc>
    6804:	eorle	r5, r8, r3, lsl r3
    6808:	ldrd	pc, [r0], -r2
    680c:	eormi	pc, r3, r5, asr #16
    6810:	blx	ed43a <g_benchSeparately@@Base+0xbe406>
    6814:	ldceq	3, cr15, [fp, #-56]	; 0xffffffc8
    6818:	eormi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    681c:	eorcs	pc, r3, r5, asr #16
    6820:	cmnmi	pc, #4, 10	; 0x1000000	; <UNPREDICTABLE>
    6824:	addsmi	r3, sl, #-67108861	; 0xfc000003
    6828:	stmdavs	r3!, {r2, r4, r5, fp, ip, lr, pc}
    682c:	teqle	r1, lr	; <illegal shifter operand>
    6830:			; <UNDEFINED> instruction: 0xf04f9905
    6834:	eorsvc	r0, r3, r0, lsl #6
    6838:	movweq	pc, #49414	; 0xc106	; <UNPREDICTABLE>
    683c:	addsle	r4, r4, #-1879048183	; 0x90000009
    6840:	strbmi	r9, [lr], -fp, lsl #12
    6844:			; <UNDEFINED> instruction: 0xf8dd9c0d
    6848:	andls	sl, sl, #24
    684c:	blls	ffed8 <g_benchSeparately@@Base+0xd0ea4>
    6850:	ldmib	sp, {r0, r9, sl, lr}^
    6854:	bne	7ef88c <g_benchSeparately@@Base+0x7c0858>
    6858:	bl	fe93fbf0 <g_benchSeparately@@Base+0xfe910bbc>
    685c:	stmdbls	r8, {r0, r1, r3, sl}
    6860:	eormi	pc, r3, r5, asr #16
    6864:	movweq	lr, #48034	; 0xbba2
    6868:	ldrd	pc, [r0], -r2
    686c:	vseleq.f64	d15, d14, d1
    6870:	vnmlapl.f32	s28, s28, s30
    6874:	eormi	pc, lr, r5, asr r8	; <UNPREDICTABLE>
    6878:	eorcc	pc, lr, r5, asr #16
    687c:	cdpmi	5, 7, cr15, cr15, cr4, {0}
    6880:			; <UNDEFINED> instruction: 0xf10e445c
    6884:	ldrbmi	r0, [r3, #-3839]!	; 0xfffff101
    6888:			; <UNDEFINED> instruction: 0xf8d4d804
    688c:	ldmdavs	r3, {sp, lr, pc}
    6890:	smullle	r4, sp, lr, r5
    6894:	ldrdne	pc, [r1], -r2
    6898:	blls	20d9e0 <g_benchSeparately@@Base+0x1de9ac>
    689c:			; <UNDEFINED> instruction: 0xa018f8dd
    68a0:	blx	ec0d6 <g_benchSeparately@@Base+0xbd0a2>
    68a4:			; <UNDEFINED> instruction: 0xf8cdf101
    68a8:	andls	r9, sl, #48	; 0x30
    68ac:	ldr	r0, [r5, #-3337]!	; 0xfffff2f7
    68b0:	mvfeqs	f7, #0.5
    68b4:	strmi	r3, [r6, #1028]	; 0x404
    68b8:	svcge	0x006df4ff
    68bc:	ldrmi	r9, [lr, #2831]	; 0xb0f
    68c0:			; <UNDEFINED> instruction: 0xf8b4d208
    68c4:			; <UNDEFINED> instruction: 0xf8bea000
    68c8:	ldrmi	r3, [sl]
    68cc:			; <UNDEFINED> instruction: 0xf10ebf04
    68d0:	strcc	r0, [r2], #-3586	; 0xfffff1fe
    68d4:	ldrmi	r9, [lr, #2823]	; 0xb07
    68d8:			; <UNDEFINED> instruction: 0xf89ed206
    68dc:	stmdavc	r4!, {ip, sp}
    68e0:	svclt	0x0008429c
    68e4:	mvfeqs	f7, #0.5
    68e8:	stmdbeq	r9, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    68ec:	b	fe100680 <g_benchSeparately@@Base+0xfe0d164c>
    68f0:	blx	fe648d30 <g_benchSeparately@@Base+0xfe619cfc>
    68f4:	blx	fee84fa0 <g_benchSeparately@@Base+0xfee55f6c>
    68f8:	b	1404f24 <g_benchSeparately@@Base+0x13d5ef0>
    68fc:	smmls	sl, r9, r9, r0
    6900:	ldrdcc	pc, [r1], -r0
    6904:	bls	298110 <g_benchSeparately@@Base+0x2690dc>
    6908:	mcrrne	6, 0, r9, r6, cr11
    690c:			; <UNDEFINED> instruction: 0xa018f8dd
    6910:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    6914:	ldrb	r0, [fp], #-3291	; 0xfffff325
    6918:	andeq	pc, pc, #-2147483607	; 0x80000029
    691c:	bcs	fff8f8e4 <g_benchSeparately@@Base+0xfff608b0>
    6920:	andcc	pc, r0, lr, lsl #17
    6924:	vstrle	d9, [r5, #-44]	; 0xffffffd4
    6928:	bcc	fffcfd2c <g_benchSeparately@@Base+0xfffa0cf8>
    692c:	blmi	84940 <g_benchSeparately@@Base+0x5590c>
    6930:	vldmiale	sl!, {s5-s258}
    6934:	blcs	84948 <g_benchSeparately@@Base+0x55914>
    6938:			; <UNDEFINED> instruction: 0xf1a9e5a0
    693c:	movwcc	r0, #63759	; 0xf90f
    6940:	svcvc	0x007ff5b9
    6944:			; <UNDEFINED> instruction: 0xf8877033
    6948:			; <UNDEFINED> instruction: 0xf887c002
    694c:			; <UNDEFINED> instruction: 0xf887c003
    6950:			; <UNDEFINED> instruction: 0xf887c004
    6954:	movwle	ip, #49157	; 0xc005
    6958:	ldmdbvc	pc!, {r0, r3, r5, r7, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    695c:	svcgt	0x0004f801
    6960:	svcvc	0x007ff5b9
    6964:	andgt	pc, r1, r1, lsl #17
    6968:	andgt	pc, r2, r1, lsl #17
    696c:	andgt	pc, r3, r1, lsl #17
    6970:	blls	3bb540 <g_benchSeparately@@Base+0x38c50c>
    6974:	movwmi	pc, #39843	; 0x9ba3	; <UNPREDICTABLE>
    6978:	stmiane	lr, {r0, r1, r3, r4, r6, r7, r8, fp}^
    697c:			; <UNDEFINED> instruction: 0x36014499
    6980:	andls	pc, r3, r1, lsl #16
    6984:	blls	30064c <g_benchSeparately@@Base+0x2d1618>
    6988:	smlatbeq	pc, r7, r1, pc	; <UNPREDICTABLE>
    698c:			; <UNDEFINED> instruction: 0xf04f29fe
    6990:			; <UNDEFINED> instruction: 0xf8830cf0
    6994:	ldrtmi	ip, [r3], -r0
    6998:			; <UNDEFINED> instruction: 0xf04fdd06
    699c:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp}^	; <UNPREDICTABLE>
    69a0:	blgt	849b4 <g_benchSeparately@@Base+0x55980>
    69a4:			; <UNDEFINED> instruction: 0xdcfa29fe
    69a8:	blne	849bc <g_benchSeparately@@Base+0x55988>
    69ac:	strcc	lr, [r4], #-1728	; 0xfffff940
    69b0:	str	r4, [r3, lr, asr #13]
    69b4:	addsmi	r9, r9, #12, 16	; 0xc0000
    69b8:	addsmi	fp, r0, #56, 30	; 0xe0
    69bc:	cfldrsge	mvf15, [ip, #-1020]!	; 0xfffffc04
    69c0:			; <UNDEFINED> instruction: 0x46184691
    69c4:	bne	18ffed8 <g_benchSeparately@@Base+0x18d0ea4>
    69c8:	bl	ff0ed9f8 <g_benchSeparately@@Base+0xff0be9c4>
    69cc:	vsubw.s32	q1, <illegal reg q1.5>, d3
    69d0:	bl	fe8db988 <g_benchSeparately@@Base+0xfe8ac954>
    69d4:	strbmi	r0, [sl], #-2313	; 0xfffff6f7
    69d8:	svclt	0x008842a2
    69dc:			; <UNDEFINED> instruction: 0xf63f4699
    69e0:			; <UNDEFINED> instruction: 0x4696aef9
    69e4:			; <UNDEFINED> instruction: 0xf8de4699
    69e8:			; <UNDEFINED> instruction: 0xf10e4000
    69ec:	blls	20a1f8 <g_benchSeparately@@Base+0x1db1c4>
    69f0:			; <UNDEFINED> instruction: 0xf404fb03
    69f4:	stceq	3, cr2, [r4, #-0]
    69f8:	eorcc	pc, r4, r5, asr #16
    69fc:	ldrbmi	r9, [r3, #-2826]!	; 0xfffff4f6
    6a00:			; <UNDEFINED> instruction: 0xe6e7d2f1
    6a04:	strb	r9, [r4], #3085	; 0xc0d
    6a08:	addsmi	r9, sl, #40960	; 0xa000
    6a0c:	strmi	fp, [sl, #3896]	; 0xf38
    6a10:	mcrge	4, 3, pc, cr9, cr15, {7}	; <UNPREDICTABLE>
    6a14:	ldrmi	r4, [sl], -ip, lsl #12
    6a18:			; <UNDEFINED> instruction: 0x4660e670
    6a1c:			; <UNDEFINED> instruction: 0x4602e517
    6a20:			; <UNDEFINED> instruction: 0xf7fae66c
    6a24:	svclt	0x0000e9ce
    6a28:	andeq	r8, r2, ip, asr lr
    6a2c:	andeq	r0, r0, r0, lsl #2
    6a30:	andeq	r8, r2, sl, lsr #27
    6a34:	vqrshl.s8	d27, d0, d4
    6a38:			; <UNDEFINED> instruction: 0xf7fa0020
    6a3c:			; <UNDEFINED> instruction: 0x4604e9fa
    6a40:			; <UNDEFINED> instruction: 0xf7fcb108
    6a44:			; <UNDEFINED> instruction: 0x4620fad1
    6a48:	svclt	0x0000bd10
    6a4c:	andseq	pc, pc, #68, 4	; 0x40000004
    6a50:	svclt	0x00182800
    6a54:			; <UNDEFINED> instruction: 0x46034291
    6a58:	ldrbeq	sp, [fp, -r3, lsl #18]
    6a5c:			; <UNDEFINED> instruction: 0xf7fcd101
    6a60:	andcs	fp, r0, r3, asr #21
    6a64:	svclt	0x00004770
    6a68:	eoreq	pc, r0, #68, 4	; 0x40000004
    6a6c:			; <UNDEFINED> instruction: 0xf7fa2100
    6a70:	svclt	0x0000ba21
    6a74:	andeq	pc, r4, #68, 4	; 0x40000004
    6a78:	bllt	169d488 <g_benchSeparately@@Base+0x166e454>
    6a7c:	andeq	pc, r6, #68, 4	; 0x40000004
    6a80:	bpl	fe098294 <g_benchSeparately@@Base+0xfe069260>
    6a84:			; <UNDEFINED> instruction: 0xf500b510
    6a88:			; <UNDEFINED> instruction: 0xb1a24480
    6a8c:	tstle	r4, r2, lsl #20
    6a90:			; <UNDEFINED> instruction: 0xf1b26822
    6a94:	ldmdale	r0, {r7, r8, r9, sl, fp, lr}
    6a98:			; <UNDEFINED> instruction: 0xf502b112
    6a9c:	eorvs	r3, r2, r0, lsl #5
    6aa0:	streq	pc, [ip], #-580	; 0xfffffdbc
    6aa4:	andeq	pc, r8, r4, asr #4
    6aa8:	tsteq	r0, r4, asr #4	; <UNPREDICTABLE>
    6aac:	tstpl	sl, r0, lsl #4
    6ab0:	subspl	r5, sl, sl, lsl r0
    6ab4:	stmdavs	r2!, {r4, r8, sl, fp, ip, sp, pc}
    6ab8:	vst1.64	{d30}, [pc :128], lr
    6abc:	smlabbcs	r0, r0, r2, r4
    6ac0:			; <UNDEFINED> instruction: 0xf7fa4618
    6ac4:	vmul.i8	q15, q10, q13
    6ac8:	andcs	r0, r0, #-2147483647	; 0x80000001
    6acc:	strmi	r6, [r3], -r2, lsr #32
    6ad0:	strb	r5, [r5, r2, asr #4]!
    6ad4:	andseq	pc, r4, #68, 4	; 0x40000004
    6ad8:			; <UNDEFINED> instruction: 0xf7fa2100
    6adc:	svclt	0x0000b9eb
    6ae0:	strlt	fp, [r8, #-288]	; 0xfffffee0
    6ae4:	ldmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ae8:	stclt	0, cr2, [r8, #-0]
    6aec:	ldrbmi	r2, [r0, -r0]!
    6af0:			; <UNDEFINED> instruction: 0x4616b5f8
    6af4:	vmax.s8	d20, d4, d12
    6af8:	tstcs	r0, r0, lsr #4
    6afc:			; <UNDEFINED> instruction: 0xf7fa4605
    6b00:			; <UNDEFINED> instruction: 0xf505e9dc
    6b04:	cdpcs	2, 0, cr4, cr3, cr0, {4}
    6b08:	orrcc	pc, r0, #1325400064	; 0x4f000000
    6b0c:	svclt	0x00d86013
    6b10:	stcle	0, cr2, [ip, #-0]
    6b14:	addsmi	r1, lr, #2637824	; 0x284000
    6b18:	strcc	pc, [r0, r1, lsr #11]
    6b1c:			; <UNDEFINED> instruction: 0xf1a14632
    6b20:	svclt	0x00d30104
    6b24:			; <UNDEFINED> instruction: 0x463c4633
    6b28:			; <UNDEFINED> instruction: 0x4616461e
    6b2c:	ldrmi	r4, [sl], -r1, lsr #5
    6b30:	andeq	pc, r8, r4, asr #4
    6b34:	lfmeq	f7, 1, [r0], {68}	; 0x44
    6b38:	movweq	pc, #25156	; 0x6244	; <UNPREDICTABLE>
    6b3c:			; <UNDEFINED> instruction: 0xf845502c
    6b40:			; <UNDEFINED> instruction: 0xf04f200c
    6b44:	rscpl	r0, sl, #536870912	; 0x20000000
    6b48:			; <UNDEFINED> instruction: 0xf647d312
    6b4c:			; <UNDEFINED> instruction: 0xf6c910b1
    6b50:	stmdavs	r3!, {r0, r1, r2, r4, r5, sp, lr}
    6b54:	strcc	r1, [r3], #-3042	; 0xfffff41e
    6b58:	blx	175e6 <__assert_fail@plt+0x16622>
    6b5c:	b	1403770 <g_benchSeparately@@Base+0x13d473c>
    6b60:			; <UNDEFINED> instruction: 0xf8455313
    6b64:	rscsle	r2, r4, #35	; 0x23
    6b68:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    6b6c:	ldcllt	8, cr5, [r8, #928]!	; 0x3a0
    6b70:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    6b74:			; <UNDEFINED> instruction: 0x460cb538
    6b78:	orrslt	r4, r9, r5, lsl #12
    6b7c:			; <UNDEFINED> instruction: 0xff7af7ff
    6b80:	orrmi	pc, r0, #20971520	; 0x1400000
    6b84:	cmplt	sl, sl, lsl r8
    6b88:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    6b8c:	blcs	1cf20 <_IO_stdin_used@@Base+0x1334>
    6b90:	movweq	pc, #49732	; 0xc244	; <UNPREDICTABLE>
    6b94:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    6b98:	ldclt	0, cr5, [r8, #-944]!	; 0xfffffc50
    6b9c:	addcc	pc, r0, #1325400064	; 0x4f000000
    6ba0:			; <UNDEFINED> instruction: 0xe7f1601a
    6ba4:			; <UNDEFINED> instruction: 0xff66f7ff
    6ba8:	movweq	pc, #49732	; 0xc244	; <UNPREDICTABLE>
    6bac:	ldclt	0, cr5, [r8, #-944]!	; 0xfffffc50
    6bb0:	svcmi	0x00f0e92d
    6bb4:	streq	pc, [r4], #-580	; 0xfffffdbc
    6bb8:	addslt	r5, r5, r6, lsl #22
    6bbc:	tstlt	lr, r1, lsl #4
    6bc0:	andslt	r2, r5, r0
    6bc4:	svchi	0x00f0e8bd
    6bc8:	stmdaeq	r8, {r2, r6, r9, ip, sp, lr, pc}
    6bcc:			; <UNDEFINED> instruction: 0xf850461d
    6bd0:	strmi	r3, [sl], r8
    6bd4:	ldreq	pc, [r0, -r4, asr #4]
    6bd8:	streq	lr, [r5], #-2826	; 0xfffff4f6
    6bdc:	strtmi	r5, [r9], -r2, asr #19
    6be0:			; <UNDEFINED> instruction: 0xf1a49303
    6be4:	movwls	r0, #779	; 0x30b
    6be8:	movwls	r1, #28515	; 0x6f63
    6bec:	blls	d8600 <g_benchSeparately@@Base+0xa95cc>
    6bf0:	ldrmi	r9, [r3], #-1026	; 0xfffffbfe
    6bf4:			; <UNDEFINED> instruction: 0xf7fb4699
    6bf8:	ldcls	15, cr15, [pc], {43}	; 0x2b
    6bfc:			; <UNDEFINED> instruction: 0x2c019a01
    6c00:	strls	r9, [r4, #-2334]	; 0xfffff6e2
    6c04:	strcs	fp, [r1], #-4024	; 0xfffff048
    6c08:	andls	r4, r3, #167772160	; 0xa000000
    6c0c:	blcc	5d320 <g_benchSeparately@@Base+0x2e2ec>
    6c10:	svclt	0x008c2b02
    6c14:	movwcs	r2, #4864	; 0x1300
    6c18:	svclt	0x000845d1
    6c1c:	blcs	f824 <__assert_fail@plt+0xe860>
    6c20:	orrshi	pc, r9, r0, asr #32
    6c24:			; <UNDEFINED> instruction: 0xf8509902
    6c28:	addmi	r2, sl, #8
    6c2c:	svclt	0x002c4608
    6c30:	andcs	r2, r1, r0
    6c34:	svclt	0x00984589
    6c38:	stmdacs	r0, {sp}
    6c3c:	addhi	pc, lr, #64	; 0x40
    6c40:			; <UNDEFINED> instruction: 0xf00045d1
    6c44:	vqsub.s8	d24, d4, d25
    6c48:			; <UNDEFINED> instruction: 0xf85b030c
    6c4c:			; <UNDEFINED> instruction: 0xf1b88003
    6c50:			; <UNDEFINED> instruction: 0xf0000f00
    6c54:			; <UNDEFINED> instruction: 0xf5b58294
    6c58:	vpmax.f32	d5, d16, d0
    6c5c:			; <UNDEFINED> instruction: 0xf1b580a8
    6c60:	vrecps.f32	q2, q8, q14
    6c64:			; <UNDEFINED> instruction: 0xf50b816b
    6c68:			; <UNDEFINED> instruction: 0xf5084280
    6c6c:	vmax.s8	d20, d20, d0
    6c70:	stccs	7, cr0, [ip, #-32]	; 0xffffffe0
    6c74:	vtst.8	d22, d4, d0
    6c78:			; <UNDEFINED> instruction: 0xf8580110
    6c7c:			; <UNDEFINED> instruction: 0xf04f7007
    6c80:			; <UNDEFINED> instruction: 0xf8d60c00
    6c84:	andls	lr, r5, r0
    6c88:	andeq	pc, r6, r4, asr #4
    6c8c:	strls	r9, [r9, -r5, lsl #28]
    6c90:			; <UNDEFINED> instruction: 0xf858442e
    6c94:			; <UNDEFINED> instruction: 0xf84b7001
    6c98:			; <UNDEFINED> instruction: 0xf84b5001
    6c9c:			; <UNDEFINED> instruction: 0xf04fc003
    6ca0:	andsvs	r0, r6, r2, lsl #6
    6ca4:	andcc	pc, r0, fp, lsr #16
    6ca8:	orrhi	pc, r7, #64, 6
    6cac:			; <UNDEFINED> instruction: 0xf64746d4
    6cb0:			; <UNDEFINED> instruction: 0xf85c13b1
    6cb4:			; <UNDEFINED> instruction: 0xf6c92b01
    6cb8:	stcls	3, cr6, [r9, #-220]	; 0xffffff24
    6cbc:	bl	fe9c7354 <g_benchSeparately@@Base+0xfe998320>
    6cc0:	stfnee	f0, [r0], #-56	; 0xffffffc8
    6cc4:	vqdmulh.s<illegal width 8>	d15, d2, d3
    6cc8:	stmdane	r8!, {r4, ip, pc}^
    6ccc:	andls	r9, fp, r5, lsl #18
    6cd0:	vrhadd.s8	d17, d24, d16
    6cd4:	vaddhn.i16	d16, q12, <illegal reg q0.5>
    6cd8:	strls	r0, [pc], #-1152	; 6ce0 <__assert_fail@plt+0x5d1c>
    6cdc:	stcls	13, cr0, [r1], {18}
    6ce0:	bl	fe86ad2c <g_benchSeparately@@Base+0xfe83bcf8>
    6ce4:			; <UNDEFINED> instruction: 0xf84b000e
    6ce8:			; <UNDEFINED> instruction: 0xf8da1022
    6cec:	andls	r2, sl, r1
    6cf0:	andsls	r1, r2, r8, ror #19
    6cf4:	andeq	lr, r1, sl, lsr #23
    6cf8:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    6cfc:	bmi	381438 <g_benchSeparately@@Base+0x352404>
    6d00:	eorge	pc, r0, sp, asr #17
    6d04:	pkhtbmi	r4, r3, sl, asr #13
    6d08:	eorshi	pc, r0, sp, asr #17
    6d0c:	addseq	r0, pc, fp, lsl sp	; <UNPREDICTABLE>
    6d10:	eorcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6d14:			; <UNDEFINED> instruction: 0xf10c9b00
    6d18:	bl	287124 <g_benchSeparately@@Base+0x2580f0>
    6d1c:	bl	feb09140 <g_benchSeparately@@Base+0xfeada10c>
    6d20:	addsmi	r0, r9, #11
    6d24:	ldmib	sp, {r2, r3, r4, r5, fp, ip, lr, pc}^
    6d28:	usatmi	r5, #0, r0, lsl #28
    6d2c:	bl	2ed948 <g_benchSeparately@@Base+0x2be914>
    6d30:	addsmi	r0, r3, #33554432	; 0x2000000
    6d34:	movwls	r9, #31496	; 0x7b08
    6d38:	blls	33d15c <g_benchSeparately@@Base+0x30e128>
    6d3c:	blls	25d4ac <g_benchSeparately@@Base+0x22e478>
    6d40:	blls	2eb964 <g_benchSeparately@@Base+0x2bc930>
    6d44:	blls	28cfbc <g_benchSeparately@@Base+0x25df88>
    6d48:	stmdavs	fp, {r1, r3, r4, sl, lr}
    6d4c:	stfeqd	f7, [r1], {5}
    6d50:	streq	lr, [lr], -r1, lsl #22
    6d54:	vfmsne.f32	s28, s10, s30
    6d58:	ldrne	pc, [r1, #1607]!	; 0x647
    6d5c:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
    6d60:	ldrbmi	pc, [pc, -r2, lsl #10]!	; <UNPREDICTABLE>
    6d64:	andeq	pc, r0, r9, asr #17
    6d68:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    6d6c:	addmi	r3, r7, #66846720	; 0x3fc0000
    6d70:	b	13d870c <g_benchSeparately@@Base+0x13a96d8>
    6d74:	b	13db9c8 <g_benchSeparately@@Base+0x13ac994>
    6d78:	movwle	r0, #26499	; 0x6783
    6d7c:	ldrdls	pc, [r0], -r8
    6d80:	ldrdgt	pc, [r0], -r4
    6d84:			; <UNDEFINED> instruction: 0xf00045e1
    6d88:			; <UNDEFINED> instruction: 0xf85a856a
    6d8c:	bl	fe84ee20 <g_benchSeparately@@Base+0xfe81fdec>
    6d90:	blls	6dc4 <__assert_fail@plt+0x5e00>
    6d94:	bl	2987bc <g_benchSeparately@@Base+0x269788>
    6d98:	ldrtmi	r0, [r1], -r7, lsl #18
    6d9c:	stmible	r5, {r1, r2, r3, r4, r7, r9, lr}^
    6da0:	ldrbmi	r9, [r3], r2, lsl #22
    6da4:			; <UNDEFINED> instruction: 0xf8dd9a0e
    6da8:	bne	fe76ee30 <g_benchSeparately@@Base+0xfe73fdfc>
    6dac:	strbmi	lr, [r1], -r8, lsl #6
    6db0:	eoreq	pc, r0, #68, 4	; 0x40000004
    6db4:			; <UNDEFINED> instruction: 0xf7f94658
    6db8:			; <UNDEFINED> instruction: 0xf1b5efec
    6dbc:	vrecps.f32	q2, q8, q14
    6dc0:			; <UNDEFINED> instruction: 0x46d180bd
    6dc4:			; <UNDEFINED> instruction: 0x11b1f647
    6dc8:	blcs	84f34 <g_benchSeparately@@Base+0x55f00>
    6dcc:	teqvs	r7, r9, asr #13	; <UNPREDICTABLE>
    6dd0:	addmi	pc, r0, fp, lsl #10
    6dd4:	lfmeq	f7, 1, [r0], {68}	; 0x44
    6dd8:	andvs	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    6ddc:	stmdaeq	r8, {r2, r6, r9, ip, sp, lr, pc}
    6de0:	vqdmulh.s<illegal width 8>	d15, d2, d1
    6de4:	vadd.i8	d22, d4, d3
    6de8:			; <UNDEFINED> instruction: 0x01a40e06
    6dec:	eorsge	pc, r0, sp, asr #17
    6df0:	ldmdbne	r3!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    6df4:	ldrtmi	r9, [sp], #-1799	; 0xfffff8f9
    6df8:	andcc	pc, ip, fp, asr #16
    6dfc:			; <UNDEFINED> instruction: 0xf85b0d12
    6e00:	andvs	r3, r5, r8
    6e04:	ldrmi	r9, [pc], -r7, lsl #16
    6e08:	movwcs	r9, #8970	; 0x230a
    6e0c:	andcc	pc, lr, fp, lsr #16
    6e10:			; <UNDEFINED> instruction: 0xf84b1a33
    6e14:	ldmne	fp!, {r1, r5}^
    6e18:			; <UNDEFINED> instruction: 0xf8da930b
    6e1c:	bl	fea92e28 <g_benchSeparately@@Base+0xfea63df4>
    6e20:	stclne	8, cr0, [r2], #-0
    6e24:			; <UNDEFINED> instruction: 0x11a2920f
    6e28:	blx	6b672 <g_benchSeparately@@Base+0x3c63e>
    6e2c:	vcgt.s8	d31, d8, d3
    6e30:	vsubl.s8	q8, d24, d1
    6e34:	andls	r0, sp, #128, 4
    6e38:	ldmibne	sp!, {r0, r9, fp, ip, pc}
    6e3c:	eorge	pc, r0, sp, asr #17
    6e40:	ldrbmi	r4, [sl], pc, asr #12
    6e44:	ldceq	6, cr4, [fp, #-780]	; 0xfffffcf4
    6e48:	tstls	r9, r1, lsl r5
    6e4c:			; <UNDEFINED> instruction: 0xf85a920e
    6e50:	bl	28aee4 <g_benchSeparately@@Base+0x25beb0>
    6e54:	blls	a068 <__assert_fail@plt+0x90a4>
    6e58:	bl	fe9ce048 <g_benchSeparately@@Base+0xfe99f014>
    6e5c:	addsmi	r0, sl, #11
    6e60:	ldmib	sp, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^
    6e64:	ldrtmi	r5, [r9], pc, lsl #28
    6e68:	bl	ada8c <g_benchSeparately@@Base+0x7ea58>
    6e6c:	b	13c86ac <g_benchSeparately@@Base+0x1399678>
    6e70:			; <UNDEFINED> instruction: 0xf5011ea5
    6e74:	addmi	r4, fp, #33292288	; 0x1fc0000
    6e78:	movweq	lr, #6923	; 0x1b0b
    6e7c:			; <UNDEFINED> instruction: 0xf1079305
    6e80:	svclt	0x008807ff
    6e84:			; <UNDEFINED> instruction: 0xf8dd9b0b
    6e88:	svclt	0x00828020
    6e8c:			; <UNDEFINED> instruction: 0xf8dd185b
    6e90:	movwls	r8, #20520	; 0x5028
    6e94:	ldmdavs	r3, {r0, r1, r2, r7, r9, lr}
    6e98:	andeq	pc, r0, ip, asr #17
    6e9c:	stfeqd	f7, [r1], {5}
    6ea0:	blx	16e2ce <g_benchSeparately@@Base+0x13f29a>
    6ea4:	strbtmi	pc, [r5], -r3, lsl #6	; <UNPREDICTABLE>
    6ea8:	tstpl	r3, #323584	; 0x4f000
    6eac:	vstmiaeq	r3, {d14-d18}
    6eb0:	stcls	3, cr13, [r5], {6}
    6eb4:	ldrdvc	pc, [r0], -r9
    6eb8:	adcmi	r6, r7, #36, 16	; 0x240000
    6ebc:	orrhi	pc, sp, #0
    6ec0:	eorne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6ec4:	andeq	lr, fp, r2, lsr #23
    6ec8:	ldrmi	r9, [r1], r0, lsl #22
    6ecc:	addsmi	r4, lr, #52428800	; 0x3200000
    6ed0:	ldrbmi	sp, [r3], sl, asr #19
    6ed4:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    6ed8:	vqdmulh.s<illegal width 8>	d25, d8, d2
    6edc:	bls	3074e8 <g_benchSeparately@@Base+0x2d84b4>
    6ee0:	orreq	pc, r0, r8, asr #5
    6ee4:	bne	fe72cf24 <g_benchSeparately@@Base+0xfe6fdef0>
    6ee8:	rscseq	pc, r0, #4, 2
    6eec:	blx	fe84e082 <g_benchSeparately@@Base+0xfe81f04e>
    6ef0:	stmdbls	r3, {r1, r9, ip}
    6ef4:	bicsne	lr, r2, #3072	; 0xc00
    6ef8:	addsmi	r4, r9, #50331648	; 0x3000000
    6efc:	stccs	3, cr13, [lr], {30}
    6f00:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    6f04:	ldrthi	pc, [r6], -r0, asr #4	; <UNPREDICTABLE>
    6f08:	smlatbeq	pc, r4, r1, pc	; <UNPREDICTABLE>
    6f0c:	ldmibcs	lr!, {r4, r5, r6, r7, r9, sp}^
    6f10:	stmdble	r5, {r1, ip, sp, lr}
    6f14:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}^	; <UNPREDICTABLE>
    6f18:	blcs	84f2c <g_benchSeparately@@Base+0x55ef8>
    6f1c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}^
    6f20:	blne	84f34 <g_benchSeparately@@Base+0x55f00>
    6f24:	stmdbls	ip, {r3, r4, r9, sl, lr}
    6f28:			; <UNDEFINED> instruction: 0xf7f94622
    6f2c:	blls	82bfc <g_benchSeparately@@Base+0x53bc8>
    6f30:	bne	ff017fb8 <g_benchSeparately@@Base+0xfefe8f84>
    6f34:			; <UNDEFINED> instruction: 0xf8dde003
    6f38:	ldrbtmi	sl, [r3], r8, lsr #32
    6f3c:	vhadd.s8	d18, d4, d0
    6f40:	vhsub.s8	d16, d4, d8
    6f44:			; <UNDEFINED> instruction: 0xf84b0310
    6f48:	bls	12ef58 <g_benchSeparately@@Base+0xfff24>
    6f4c:	andcs	pc, r3, fp, asr #16
    6f50:	pop	{r0, r2, r4, ip, sp, pc}
    6f54:			; <UNDEFINED> instruction: 0xf5008ff0
    6f58:	bicpl	r4, r6, r0, lsl #5
    6f5c:	andge	pc, r8, r0, asr #16
    6f60:	bl	feaa0fb4 <g_benchSeparately@@Base+0xfea71f80>
    6f64:	adcsmi	r0, r3, #3, 28	; 0x30
    6f68:	adcshi	pc, r3, r0, asr #4
    6f6c:	svcmi	0x00fcf1b5
    6f70:	mcrge	6, 1, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    6f74:	vadd.f32	d18, d4, d12
    6f78:	vqadd.s8	d16, d4, d0
    6f7c:	bl	18739c <g_benchSeparately@@Base+0x158368>
    6f80:			; <UNDEFINED> instruction: 0xf84b0705
    6f84:	bl	e2f8c <g_benchSeparately@@Base+0xb3f58>
    6f88:	andsvs	r0, r0, r5
    6f8c:	andeq	pc, r2, #79	; 0x4f
    6f90:	andcs	pc, r1, fp, lsr #16
    6f94:	tsthi	sl, #64, 6	; <UNPREDICTABLE>
    6f98:			; <UNDEFINED> instruction: 0xf6474650
    6f9c:			; <UNDEFINED> instruction: 0xf85012b1
    6fa0:			; <UNDEFINED> instruction: 0xf6c91b01
    6fa4:	blne	fe75f888 <g_benchSeparately@@Base+0xfe730854>
    6fa8:	strls	r0, [r5, #-420]	; 0xfffffe5c
    6fac:	streq	lr, [r6, #-2986]	; 0xfffff456
    6fb0:			; <UNDEFINED> instruction: 0xf101fb02
    6fb4:	cfstr64ne	mvdx9, [r5], #-44	; 0xffffffd4
    6fb8:	strls	r1, [r9], #-420	; 0xfffffe5c
    6fbc:	streq	pc, [r1], #584	; 0x248
    6fc0:	streq	pc, [r0], #712	; 0x2c8
    6fc4:	cfstrsls	mvf9, [r1], {7}
    6fc8:	strls	r0, [r8, #-3337]	; 0xfffff2f7
    6fcc:	eorcc	pc, r1, fp, asr #16
    6fd0:	ldrdcc	pc, [r1], -sl
    6fd4:	blx	abfee <g_benchSeparately@@Base+0x7cfba>
    6fd8:	ldceq	3, cr15, [fp, #-12]
    6fdc:	eorne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6fe0:	stmibeq	r3, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
    6fe4:	mcrrne	11, 0, r9, r2, cr0
    6fe8:	streq	lr, [lr], -r0, lsr #23
    6fec:	ldmdale	r2!, {r1, r3, r4, r7, r9, lr}
    6ff0:	eorge	pc, r8, sp, asr #17
    6ff4:			; <UNDEFINED> instruction: 0x4708e9dd
    6ff8:			; <UNDEFINED> instruction: 0xa014f8dd
    6ffc:	ldmibne	r5, {r0, r1, r4, fp, sp, lr}^
    7000:	andvs	pc, r0, r9, asr #17
    7004:			; <UNDEFINED> instruction: 0xf10411a7
    7008:			; <UNDEFINED> instruction: 0xf6470901
    700c:			; <UNDEFINED> instruction: 0xf6c914b1
    7010:	strmi	r6, [sl, #1079]	; 0x437
    7014:	ldmdami	pc!, {r0, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7018:			; <UNDEFINED> instruction: 0x0c01eb0e
    701c:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    7020:	ldmeq	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7024:	b	13d895c <g_benchSeparately@@Base+0x13a9928>
    7028:	bl	2dbc7c <g_benchSeparately@@Base+0x2acc48>
    702c:	stmdale	r7, {r0, r1, r7, r8, fp}
    7030:	movwle	r4, #21936	; 0x55b0
    7034:	andne	pc, r1, lr, asr r8	; <UNPREDICTABLE>
    7038:	addmi	r6, lr, #393216	; 0x60000
    703c:	addshi	pc, r5, r1
    7040:	eorne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7044:	streq	lr, [lr], -r2, lsr #23
    7048:	ldrmi	r9, [r0], -r0, lsl #22
    704c:	addsmi	r4, sp, #44040192	; 0x2a00000
    7050:			; <UNDEFINED> instruction: 0xf8ddd9d4
    7054:	blls	af0fc <g_benchSeparately@@Base+0x800c8>
    7058:	streq	lr, [sl, #-2979]	; 0xfffff45d
    705c:	rscseq	pc, r0, #1073741825	; 0x40000001
    7060:	orreq	pc, r1, r8, asr #4
    7064:	orreq	pc, r0, r8, asr #5
    7068:	stclne	8, cr9, [fp], #-16
    706c:	andne	pc, r2, #164864	; 0x28400
    7070:	bl	ed484 <g_benchSeparately@@Base+0xbe450>
    7074:	strmi	r1, [r3], #-978	; 0xfffffc2e
    7078:			; <UNDEFINED> instruction: 0xf4ff4299
    707c:	stccs	13, cr10, [lr, #-644]	; 0xfffffd7c
    7080:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    7084:	strbhi	pc, [fp], -r0, asr #4	; <UNPREDICTABLE>
    7088:	andeq	pc, pc, #1073741865	; 0x40000029
    708c:	bcs	fff8f854 <g_benchSeparately@@Base+0xfff60820>
    7090:	stmdble	r5, {r0, ip, sp, lr}
    7094:	bcc	fffcf898 <g_benchSeparately@@Base+0xfffa0864>
    7098:	blne	850ac <g_benchSeparately@@Base+0x56078>
    709c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    70a0:	blcs	850b4 <g_benchSeparately@@Base+0x56080>
    70a4:	ldrmi	r4, [r8], -sl, lsr #12
    70a8:			; <UNDEFINED> instruction: 0xf7f94651
    70ac:	bls	82a7c <g_benchSeparately@@Base+0x53a48>
    70b0:	strtmi	r4, [fp], #-1539	; 0xfffff9fd
    70b4:	str	r1, [r4, #2712]	; 0xa98
    70b8:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    70bc:	addmi	pc, r0, #46137344	; 0x2c00000
    70c0:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    70c4:			; <UNDEFINED> instruction: 0xf5b66813
    70c8:	bl	fea96ed0 <g_benchSeparately@@Base+0xfea67e9c>
    70cc:			; <UNDEFINED> instruction: 0xf4ff0e03
    70d0:			; <UNDEFINED> instruction: 0xf1b5af4a
    70d4:			; <UNDEFINED> instruction: 0xf63f4ffc
    70d8:	stccs	13, cr10, [ip, #-460]	; 0xfffffe34
    70dc:	andseq	pc, r0, r4, asr #4
    70e0:	tsteq	r6, r4, asr #4	; <UNPREDICTABLE>
    70e4:	streq	lr, [r5, -r6, lsl #22]
    70e8:	andvc	pc, r0, fp, asr #16
    70ec:	andeq	lr, r5, r3, lsl #22
    70f0:			; <UNDEFINED> instruction: 0xf04f6010
    70f4:			; <UNDEFINED> instruction: 0xf82b0202
    70f8:	vhadd.u8	d2, d0, d1
    70fc:	blls	6773c <g_benchSeparately@@Base+0x38708>
    7100:			; <UNDEFINED> instruction: 0xf1059304
    7104:	vqsub.s8	q8, q12, q8
    7108:	vaddw.s8	q8, q12, d1
    710c:	stmdals	r4, {r7, r8}
    7110:	blx	fe84e2c6 <g_benchSeparately@@Base+0xfe81f292>
    7114:	stmdbls	r3, {r1, r9, ip}
    7118:	bicsne	lr, r2, #3072	; 0xc00
    711c:	addsmi	r4, r9, #50331648	; 0x3000000
    7120:	cfstrdge	mvd15, [lr, #-1020]	; 0xfffffc04
    7124:			; <UNDEFINED> instruction: 0xf1002d0e
    7128:	vcgt.s8	d16, d0, d1
    712c:			; <UNDEFINED> instruction: 0xf1a58252
    7130:	mvnscs	r0, pc, lsl #4
    7134:	strdvc	r2, [r1], -lr
    7138:	mvnscs	sp, r5, lsl #18
    713c:			; <UNDEFINED> instruction: 0xf8033aff
    7140:	bcs	fff8dd4c <g_benchSeparately@@Base+0xfff5ed18>
    7144:			; <UNDEFINED> instruction: 0xf803d8fa
    7148:	strtmi	r2, [sl], -r1, lsl #22
    714c:			; <UNDEFINED> instruction: 0x46514618
    7150:	mrc	7, 0, APSR_nzcv, cr14, cr9, {7}
    7154:	strmi	r9, [r5], #-2817	; 0xfffff4ff
    7158:	ldr	r1, [r2, #-2792]!	; 0xfffff518
    715c:	andeq	lr, r1, #173056	; 0x2a400
    7160:	svccc	0x0080f5b2
    7164:	tsthi	pc, r0, asr #4	; <UNPREDICTABLE>
    7168:	addcc	pc, r0, #708837376	; 0x2a400000
    716c:	orrcc	pc, r0, #1325400064	; 0x4f000000
    7170:	andcc	pc, r7, fp, asr #16
    7174:	movweq	pc, #33348	; 0x8244	; <UNPREDICTABLE>
    7178:	andcs	pc, r3, fp, asr #16
    717c:			; <UNDEFINED> instruction: 0xf50be560
    7180:	vhsub.s8	d20, d20, d0
    7184:			; <UNDEFINED> instruction: 0xf85b0110
    7188:	vhadd.s8	d19, d4, d1
    718c:			; <UNDEFINED> instruction: 0xf85b0008
    7190:			; <UNDEFINED> instruction: 0xf8d26000
    7194:			; <UNDEFINED> instruction: 0xf5b3e000
    7198:	bl	fe8d6fa0 <g_benchSeparately@@Base+0xfe8a7f6c>
    719c:	bl	fea871dc <g_benchSeparately@@Base+0xfea581a8>
    71a0:	ldrtmi	r0, [r0], #-2318	; 0xfffff6f2
    71a4:	andls	r9, r9, r7, lsl #12
    71a8:	andeq	lr, r3, r6, lsl #22
    71ac:			; <UNDEFINED> instruction: 0xf080900c
    71b0:	ldrbmi	r8, [r3, #-187]!	; 0xffffff45
    71b4:	adcshi	pc, r8, r0, lsl #1
    71b8:	svcmi	0x00fcf1b5
    71bc:	mrcge	6, 5, APSR_nzcv, cr14, cr15, {1}
    71c0:	vadd.f32	d18, d4, d12
    71c4:	bl	c71e4 <g_benchSeparately@@Base+0x981b0>
    71c8:			; <UNDEFINED> instruction: 0xf84b0605
    71cc:	bl	15f1d8 <g_benchSeparately@@Base+0x1301a4>
    71d0:	andsvs	r0, r1, lr, lsl #2
    71d4:	andeq	pc, r2, #79	; 0x4f
    71d8:	andcs	pc, r0, fp, lsr #16
    71dc:	strbhi	pc, [pc], #832	; 71e4 <__assert_fail@plt+0x6220>	; <UNPREDICTABLE>
    71e0:			; <UNDEFINED> instruction: 0xf64746d0
    71e4:			; <UNDEFINED> instruction: 0xf85812b1
    71e8:			; <UNDEFINED> instruction: 0xf6c91b01
    71ec:			; <UNDEFINED> instruction: 0x01a46237
    71f0:	movweq	lr, #15278	; 0x3bae
    71f4:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    71f8:			; <UNDEFINED> instruction: 0xf101fb02
    71fc:	vcge.s8	d25, d8, d3
    7200:	vsubw.s8	q8, q12, d1
    7204:	tstls	r1, #128, 6
    7208:	blls	4b890 <g_benchSeparately@@Base+0x1c85c>
    720c:	eors	pc, r4, sp, asr #17
    7210:	andsls	r0, r2, r9, lsl #26
    7214:	bcc	401950 <g_benchSeparately@@Base+0x3d291c>
    7218:	eor	pc, r1, fp, asr #16
    721c:			; <UNDEFINED> instruction: 0xf8da46de
    7220:	strbmi	r3, [fp], r1
    7224:	eorge	pc, r8, sp, asr #17
    7228:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    722c:			; <UNDEFINED> instruction: 0xf85e0d1b
    7230:	bl	38f2c4 <g_benchSeparately@@Base+0x360290>
    7234:	blls	9048 <__assert_fail@plt+0x8084>
    7238:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    723c:	streq	lr, [fp, #-2984]	; 0xfffff458
    7240:	ldmdale	sp!, {r0, r3, r4, r7, r9, lr}
    7244:			; <UNDEFINED> instruction: 0xc012e9dd
    7248:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    724c:	blls	358d5c <g_benchSeparately@@Base+0x329d28>
    7250:	bl	2d7cc0 <g_benchSeparately@@Base+0x2a8c8c>
    7254:	movwls	r0, #21250	; 0x5302
    7258:	movwls	r9, #35594	; 0x8b0a
    725c:	blls	27ba74 <g_benchSeparately@@Base+0x24ca40>
    7260:	movwls	r4, #21523	; 0x5413
    7264:	movwls	r9, #35591	; 0x8b07
    7268:	bl	6129c <g_benchSeparately@@Base+0x32268>
    726c:	eorsvs	r0, sp, ip, lsl #8
    7270:	vstmiane	r0!, {s28-s106}
    7274:			; <UNDEFINED> instruction: 0xf6471c47
    7278:			; <UNDEFINED> instruction: 0xf6c910b1
    727c:	bl	9f360 <g_benchSeparately@@Base+0x7032c>
    7280:	blx	92ae <__assert_fail@plt+0x82ea>
    7284:	ldrtmi	pc, [r8], -r3, lsl #6	; <UNPREDICTABLE>
    7288:	addsmi	r9, r7, #11, 30	; 0x2c
    728c:	tstpl	r3, #323584	; 0x4f000
    7290:	streq	lr, [r3, lr, lsl #22]
    7294:	strmi	sp, [r8, #2059]!	; 0x80b
    7298:			; <UNDEFINED> instruction: 0xf8dad309
    729c:	strls	r6, [lr], -r0
    72a0:			; <UNDEFINED> instruction: 0xf8d69e05
    72a4:	cdpls	0, 0, cr8, cr14, cr0, {0}
    72a8:			; <UNDEFINED> instruction: 0xf0014546
    72ac:			; <UNDEFINED> instruction: 0xf85e80e6
    72b0:	bl	fe84f344 <g_benchSeparately@@Base+0xfe820310>
    72b4:	blls	86e8 <__assert_fail@plt+0x7724>
    72b8:	strtmi	r4, [r1], -sl, lsl #13
    72bc:	stmible	r6, {r2, r3, r4, r7, r9, lr}^
    72c0:	ldrbtmi	r9, [r3], r2, lsl #22
    72c4:			; <UNDEFINED> instruction: 0xf8dd9a10
    72c8:	bne	fe76f370 <g_benchSeparately@@Base+0xfe74033c>
    72cc:	rscseq	pc, r0, #1073741825	; 0x40000001
    72d0:	orreq	pc, r1, r8, asr #4
    72d4:	orreq	pc, r0, r8, asr #5
    72d8:	stclne	8, cr9, [fp], #-60	; 0xffffffc4
    72dc:	andne	pc, r2, #164864	; 0x28400
    72e0:	bl	ed6f4 <g_benchSeparately@@Base+0xbe6c0>
    72e4:	strmi	r1, [r3], #-978	; 0xfffffc2e
    72e8:			; <UNDEFINED> instruction: 0xf4ff4299
    72ec:	stccs	14, cr10, [lr, #-156]	; 0xffffff64
    72f0:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    72f4:	strbthi	pc, [fp], r0, asr #4	; <UNPREDICTABLE>
    72f8:	andeq	pc, pc, #1073741865	; 0x40000029
    72fc:	bcs	fff8fac4 <g_benchSeparately@@Base+0xfff60a90>
    7300:	stmdble	r5, {r0, ip, sp, lr}
    7304:	bcc	fffcfb08 <g_benchSeparately@@Base+0xfffa0ad4>
    7308:	blne	8531c <g_benchSeparately@@Base+0x562e8>
    730c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    7310:	blcs	85324 <g_benchSeparately@@Base+0x562f0>
    7314:	ldrmi	r4, [r8], -sl, lsr #12
    7318:			; <UNDEFINED> instruction: 0xf7f99910
    731c:	bls	8280c <g_benchSeparately@@Base+0x537d8>
    7320:	strtmi	r4, [fp], #-1539	; 0xfffff9fd
    7324:			; <UNDEFINED> instruction: 0xe60a1a98
    7328:	svcmi	0x00fcf1b5
    732c:	mcrge	6, 0, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    7330:	vadd.f32	d18, d4, d12
    7334:	vqadd.s8	d16, d4, d0
    7338:	strtmi	r0, [fp], #-262	; 0xfffffefa
    733c:	andcc	pc, r0, fp, asr #16
    7340:	movweq	lr, #60165	; 0xeb05
    7344:			; <UNDEFINED> instruction: 0xf04f6013
    7348:			; <UNDEFINED> instruction: 0xf82b0302
    734c:	vhadd.u8	d3, d0, d1
    7350:	blls	67678 <g_benchSeparately@@Base+0x38644>
    7354:	eorsge	pc, r4, sp, asr #17
    7358:			; <UNDEFINED> instruction: 0xf105930b
    735c:	vqsub.s8	q8, q12, q8
    7360:	vaddw.s8	q8, q12, d1
    7364:	stmdals	fp, {r7, r8}
    7368:	blx	fe84e51e <g_benchSeparately@@Base+0xfe81f4ea>
    736c:	stmdbls	r3, {r1, r9, ip}
    7370:	bicsne	lr, r2, #3072	; 0xc00
    7374:	addsmi	r4, r9, #50331648	; 0x3000000
    7378:	cfstrdge	mvd15, [r0, #1020]!	; 0x3fc
    737c:			; <UNDEFINED> instruction: 0xf1002d0e
    7380:	vcgt.s8	d16, d0, d1
    7384:			; <UNDEFINED> instruction: 0xf1a583b1
    7388:	mvnscs	r0, pc, lsl #4
    738c:	strdvc	r2, [r1], -lr
    7390:	mvnscs	sp, r5, lsl #18
    7394:			; <UNDEFINED> instruction: 0xf8033aff
    7398:	bcs	fff8dfa4 <g_benchSeparately@@Base+0xfff5ef70>
    739c:			; <UNDEFINED> instruction: 0xf803d8fa
    73a0:	stmdbls	sp, {r0, r8, r9, fp, sp}
    73a4:	bcs	ff470 <g_benchSeparately@@Base+0xd043c>
    73a8:			; <UNDEFINED> instruction: 0xf84bbf8b
    73ac:			; <UNDEFINED> instruction: 0xf84b2007
    73b0:	bl	fea533d4 <g_benchSeparately@@Base+0xfea243a0>
    73b4:	strbmi	r0, [sl], -r2, lsl #4
    73b8:	blls	80f30 <g_benchSeparately@@Base+0x51efc>
    73bc:	bcc	381af8 <g_benchSeparately@@Base+0x352ac4>
    73c0:	rscseq	pc, r0, #1073741825	; 0x40000001
    73c4:	orreq	pc, r1, r8, asr #4
    73c8:	orreq	pc, r0, r8, asr #5
    73cc:	stclne	8, cr9, [fp], #-52	; 0xffffffcc
    73d0:	andne	pc, r2, #164864	; 0x28400
    73d4:	bl	ed7e8 <g_benchSeparately@@Base+0xbe7b4>
    73d8:	strmi	r1, [r3], #-978	; 0xfffffc2e
    73dc:			; <UNDEFINED> instruction: 0xf4ff4299
    73e0:	stccs	13, cr10, [lr, #-692]	; 0xfffffd4c
    73e4:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    73e8:	rschi	pc, ip, r0, asr #4
    73ec:	andeq	pc, pc, #1073741865	; 0x40000029
    73f0:	bcs	fff8fbb8 <g_benchSeparately@@Base+0xfff60b84>
    73f4:	stmdble	r5, {r0, ip, sp, lr}
    73f8:	bcc	fffcfbfc <g_benchSeparately@@Base+0xfffa0bc8>
    73fc:	blne	85410 <g_benchSeparately@@Base+0x563dc>
    7400:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    7404:	blcs	85418 <g_benchSeparately@@Base+0x563e4>
    7408:	strtmi	r9, [sl], -lr, lsl #18
    740c:			; <UNDEFINED> instruction: 0xf7f94618
    7410:	blls	82718 <g_benchSeparately@@Base+0x536e4>
    7414:	bne	ffa18430 <g_benchSeparately@@Base+0xff9e93fc>
    7418:			; <UNDEFINED> instruction: 0x46d4e591
    741c:	adcsne	pc, r1, #74448896	; 0x4700000
    7420:	blne	85598 <g_benchSeparately@@Base+0x56564>
    7424:	eorsvs	pc, r7, #210763776	; 0xc900000
    7428:	bl	fea87ac0 <g_benchSeparately@@Base+0xfea58a8c>
    742c:	andls	r0, sl, r6
    7430:	blx	8e5ba <g_benchSeparately@@Base+0x5f586>
    7434:	andls	pc, r7, r1, lsl #2
    7438:	addeq	pc, r1, r8, asr #4
    743c:	addeq	pc, r0, r8, asr #5
    7440:	ldrbmi	r9, [r9], r5
    7444:			; <UNDEFINED> instruction: 0x11a49802
    7448:	cfstrseq	mvf9, [r9, #-32]	; 0xffffffe0
    744c:	andls	r3, fp, r6, lsl #16
    7450:	eorcc	pc, r1, fp, asr #16
    7454:	ldrdcc	pc, [r1], -sl
    7458:	blx	ad466 <g_benchSeparately@@Base+0x7e432>
    745c:	andls	pc, r4, r3, lsl #6
    7460:			; <UNDEFINED> instruction: 0xf8590d1b
    7464:	bl	2474f8 <g_benchSeparately@@Base+0x2184c4>
    7468:	blls	7a7c <__assert_fail@plt+0x6ab8>
    746c:	andeq	pc, r1, #12, 2
    7470:	streq	lr, [lr], #-2988	; 0xfffff454
    7474:	ldmdale	r0!, {r1, r3, r4, r7, r9, lr}
    7478:	eorge	pc, r4, sp, asr #17
    747c:	stmdapl	r7, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7480:	ldrdge	pc, [r0], -sp
    7484:			; <UNDEFINED> instruction: 0xf1056813
    7488:	bl	8a094 <g_benchSeparately@@Base+0x5b060>
    748c:	b	13c90b4 <g_benchSeparately@@Base+0x139a080>
    7490:			; <UNDEFINED> instruction: 0xf64718a5
    7494:			; <UNDEFINED> instruction: 0xf6c915b1
    7498:	andvs	r6, ip, r7, lsr r5
    749c:	cmnmi	pc, r0, lsl #10	; <UNPREDICTABLE>
    74a0:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    74a4:	adcmi	r3, r1, #-1073741761	; 0xc000003f
    74a8:	streq	lr, [r0], -lr, lsl #22
    74ac:	streq	lr, [lr], #-2978	; 0xfffff45e
    74b0:	b	13d8e2c <g_benchSeparately@@Base+0x13a9df8>
    74b4:	bl	25c108 <g_benchSeparately@@Base+0x22d0d4>
    74b8:	movwle	r0, #24963	; 0x6183
    74bc:	andeq	pc, r0, lr, asr r8	; <UNPREDICTABLE>
    74c0:	ldrdlt	pc, [r0], -ip
    74c4:			; <UNDEFINED> instruction: 0xf0004583
    74c8:	ldrbmi	r8, [r7, #-863]	; 0xfffffca1
    74cc:			; <UNDEFINED> instruction: 0xf8594694
    74d0:	ldrtmi	r0, [sl], -r3, lsr #32
    74d4:			; <UNDEFINED> instruction: 0xf8ddd9d6
    74d8:	blls	af570 <g_benchSeparately@@Base+0x8053c>
    74dc:	streq	lr, [sl, #-2979]	; 0xfffff45d
    74e0:	ldrbmi	lr, [r7], -pc, lsl #12
    74e4:			; <UNDEFINED> instruction: 0x13b1f647
    74e8:	blcs	8564c <g_benchSeparately@@Base+0x56618>
    74ec:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    74f0:	vrhadd.s8	d16, d24, d20
    74f4:	vaddw.s8	q8, q12, d1
    74f8:	smlabbls	lr, r0, r1, r0
    74fc:	vqdmulh.s<illegal width 8>	d15, d2, d3
    7500:	tstls	r0, r1, lsr #3
    7504:	stmdbls	r1, {r5, r6, sl, fp, ip}
    7508:	eorsge	pc, r4, sp, asr #17
    750c:	eorge	pc, r0, sp, asr #17
    7510:	andls	r0, pc, r2, lsl sp	; <UNPREDICTABLE>
    7514:			; <UNDEFINED> instruction: 0xf84b910b
    7518:			; <UNDEFINED> instruction: 0xf8dae022
    751c:	ldrbmi	r2, [sl], r1
    7520:			; <UNDEFINED> instruction: 0xf8cd46cb
    7524:	blx	ff5ce <g_benchSeparately@@Base+0xd059a>
    7528:	ldceq	3, cr15, [fp, #-8]
    752c:	eorne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7530:	vstmiaeq	r3, {d14-d18}
    7534:			; <UNDEFINED> instruction: 0x1c7a9b00
    7538:	andeq	lr, fp, r7, lsr #23
    753c:	ldmdale	sl!, {r1, r3, r4, r7, r9, lr}
    7540:			; <UNDEFINED> instruction: 0x5e0fe9dd
    7544:	blls	29902c <g_benchSeparately@@Base+0x269ff8>
    7548:	streq	lr, [lr], -r2, lsl #22
    754c:	vfmsne.f32	s28, s10, s30
    7550:	ldrbmi	pc, [pc, -r1, lsl #10]!	; <UNPREDICTABLE>
    7554:	bl	2d7fc0 <g_benchSeparately@@Base+0x2a8f8c>
    7558:	movwls	r0, #21249	; 0x5301
    755c:	ldrbeq	pc, [pc, r7, lsl #2]!	; <UNPREDICTABLE>
    7560:	blls	277248 <g_benchSeparately@@Base+0x248214>
    7564:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    7568:	ldmdane	fp, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
    756c:			; <UNDEFINED> instruction: 0x901cf8dd
    7570:	adcsmi	r9, r8, #335544320	; 0x14000000
    7574:			; <UNDEFINED> instruction: 0xf8cc6813
    7578:			; <UNDEFINED> instruction: 0xf1050000
    757c:			; <UNDEFINED> instruction: 0xf6470c01
    7580:			; <UNDEFINED> instruction: 0xf6c915b1
    7584:	blx	160a6a <g_benchSeparately@@Base+0x131a36>
    7588:	strbtmi	pc, [r5], -r3, lsl #6	; <UNPREDICTABLE>
    758c:	tstpl	r3, #323584	; 0x4f000
    7590:	vstmiaeq	r3, {d14-d18}
    7594:	stcls	8, cr13, [r5], {6}
    7598:	ldrdvc	pc, [r0], -r8
    759c:	adcmi	r6, r7, #36, 16	; 0x240000
    75a0:	ldrthi	pc, [r1], #-0	; <UNPREDICTABLE>
    75a4:	eorne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    75a8:	andeq	lr, fp, r2, lsr #23
    75ac:	ldrmi	r9, [r0], r0, lsl #22
    75b0:	addsmi	r4, lr, #52428800	; 0x3200000
    75b4:	blls	bdcd8 <g_benchSeparately@@Base+0x8eca4>
    75b8:	bls	35910c <g_benchSeparately@@Base+0x32a0d8>
    75bc:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    75c0:			; <UNDEFINED> instruction: 0xe6ca1a9d
    75c4:			; <UNDEFINED> instruction: 0x012a990d
    75c8:	ldr	r7, [sp, -sl]
    75cc:	movwls	r9, #19201	; 0x4b01
    75d0:	stmdbls	r4, {r2, r6, r8, sl, sp, lr, pc}
    75d4:	andvc	r0, sl, sl, lsr #2
    75d8:	blls	340cbc <g_benchSeparately@@Base+0x311c88>
    75dc:			; <UNDEFINED> instruction: 0x9c051a41
    75e0:	strbmi	r4, [fp, #-1615]	; 0xfffff9b1
    75e4:	movwcs	fp, #3884	; 0xf2c
    75e8:	strbmi	r2, [r4, #-769]	; 0xfffffcff
    75ec:	movwcs	fp, #3992	; 0xf98
    75f0:			; <UNDEFINED> instruction: 0xf0012b00
    75f4:	strtmi	r8, [r3], -ip, lsr #1
    75f8:	stceq	8, cr15, [r1], {23}
    75fc:			; <UNDEFINED> instruction: 0xf81346b9
    7600:	ldrmi	r2, [ip], -r1, lsl #24
    7604:	blcc	57210 <g_benchSeparately@@Base+0x281dc>
    7608:			; <UNDEFINED> instruction: 0xf0014290
    760c:	blls	327878 <g_benchSeparately@@Base+0x2f8844>
    7610:	bl	fea6d64c <g_benchSeparately@@Base+0xfea3e618>
    7614:	blls	388a28 <g_benchSeparately@@Base+0x3599f4>
    7618:	andeq	pc, r8, #1073741825	; 0x40000001
    761c:	andvs	pc, r5, r0, lsr #23
    7620:	bl	9422c <g_benchSeparately@@Base+0x651f8>
    7624:	stmdals	r3, {r4, r6, r7, r9, ip}
    7628:	addsmi	r4, r0, #436207616	; 0x1a000000
    762c:	rschi	pc, sl, r0, asr #1
    7630:	vadd.f32	d2, d0, d14
    7634:	stmdals	lr, {r1, r2, r4, r5, r6, r8, sl, pc}
    7638:	andvc	r0, r2, sl, lsr #2
    763c:	ldrmi	r9, [sp], #-2572	; 0xfffff5f4
    7640:	movwcc	r6, #34838	; 0x8816
    7644:	andcc	r6, r8, #80, 16	; 0x500000
    7648:	stcvs	8, cr15, [r8], {67}	; 0x43
    764c:	stceq	8, cr15, [r4], {67}	; 0x43
    7650:	ldmle	r5!, {r0, r2, r3, r4, r7, r9, lr}^
    7654:			; <UNDEFINED> instruction: 0xf04f9b02
    7658:	stmdals	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    765c:	mvfeq<illegal precision>p	f7, f3
    7660:			; <UNDEFINED> instruction: 0xf8cd3b06
    7664:	movwls	lr, #49172	; 0xc014
    7668:	svcls	0x0005e072
    766c:	vrshl.s8	q10, <illegal reg q11.5>, q0
    7670:	stmdavs	r1!, {r1, r8, sl, pc}^
    7674:	ldrdcc	pc, [r4], -r9
    7678:			; <UNDEFINED> instruction: 0xf040428b
    767c:			; <UNDEFINED> instruction: 0xf10980e7
    7680:			; <UNDEFINED> instruction: 0xf1040e08
    7684:	ldrbmi	r0, [r7, #-264]!	; 0xfffffef8
    7688:	sbchi	pc, r8, r0, asr #4
    768c:			; <UNDEFINED> instruction: 0xf8de680c
    7690:	adcmi	r3, r3, #0
    7694:	adcshi	pc, fp, r0
    7698:	blx	fe4d782c <g_benchSeparately@@Base+0xfe4a87f8>
    769c:	blx	fed04530 <g_benchSeparately@@Base+0xfecd54fc>
    76a0:	bl	3c44b4 <g_benchSeparately@@Base+0x395480>
    76a4:	bl	feb8b1f8 <g_benchSeparately@@Base+0xfeb5c1c4>
    76a8:			; <UNDEFINED> instruction: 0xf10c0c0c
    76ac:	ldrmi	r0, [r9], #772	; 0x304
    76b0:			; <UNDEFINED> instruction: 0xf10c990d
    76b4:	blx	fe84867e <g_benchSeparately@@Base+0xfe81964a>
    76b8:	stmdbls	r3, {r0, r1, r8, r9, ip}
    76bc:	bicsne	lr, r3, #2048	; 0x800
    76c0:	addsmi	r3, r9, #402653184	; 0x18000000
    76c4:	addshi	pc, lr, r0, asr #1
    76c8:	mul	r0, r0, r8
    76cc:	svceq	0x000ef1bc
    76d0:	ldrbtmi	fp, [r4], #3998	; 0xf9e
    76d4:	andgt	pc, r0, r0, lsl #17
    76d8:	vmin.s8	d4, d0, d0
    76dc:	blls	27f08 <_IO_stdin_used@@Base+0xc31c>
    76e0:			; <UNDEFINED> instruction: 0xf0814599
    76e4:			; <UNDEFINED> instruction: 0x46498010
    76e8:			; <UNDEFINED> instruction: 0xf8519c09
    76ec:	bl	fea56afc <g_benchSeparately@@Base+0xfea27ac8>
    76f0:	bl	fe847f24 <g_benchSeparately@@Base+0xfe818ef0>
    76f4:	blx	107b2a <g_benchSeparately@@Base+0xd8af6>
    76f8:	ldceq	3, cr15, [fp, #-12]
    76fc:	eorne	pc, r3, sl, asr #16
    7700:	ldrdcc	pc, [r0], -r9
    7704:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    7708:	ldceq	12, cr9, [fp, #-28]	; 0xffffffe4
    770c:	eorne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7710:	eorcs	pc, r3, sl, asr #16
    7714:			; <UNDEFINED> instruction: 0xf501428c
    7718:			; <UNDEFINED> instruction: 0xf105457f
    771c:	svclt	0x009305ff
    7720:	streq	lr, [r1], #-2827	; 0xfffff4f5
    7724:			; <UNDEFINED> instruction: 0xf8dd9c0b
    7728:			; <UNDEFINED> instruction: 0xf8dd8028
    772c:	svclt	0x00888020
    7730:	adcmi	r1, sl, #100, 16	; 0x640000
    7734:	ldrbhi	pc, [r0, #512]!	; 0x200	; <UNPREDICTABLE>
    7738:	ldrdpl	pc, [r0], -r9
    773c:	addsmi	r6, sp, #2293760	; 0x230000
    7740:	strbhi	pc, [sl, #64]!	; 0x40	; <UNPREDICTABLE>
    7744:			; <UNDEFINED> instruction: 0x46051a51
    7748:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    774c:	blcc	85768 <g_benchSeparately@@Base+0x56734>
    7750:	strtmi	r9, [sl], -sl, lsl #22
    7754:	blne	c57e4 <g_benchSeparately@@Base+0x967b0>
    7758:	stfeqd	f7, [r4], {9}
    775c:			; <UNDEFINED> instruction: 0xf1044543
    7760:	orrle	r0, r2, r4, lsl #2
    7764:	blne	7ee3b0 <g_benchSeparately@@Base+0x7bf37c>
    7768:	strbmi	r9, [pc], #-2822	; 7770 <__assert_fail@plt+0x67ac>
    776c:	svclt	0x0028429f
    7770:			; <UNDEFINED> instruction: 0xf1a7461f
    7774:	strbmi	r0, [r0, #2051]!	; 0x803
    7778:	strbhi	pc, [pc, #576]!	; 79c0 <__assert_fail@plt+0x69fc>	; <UNPREDICTABLE>
    777c:			; <UNDEFINED> instruction: 0xf8d96861
    7780:	addmi	r3, fp, #4
    7784:	movwhi	pc, #41024	; 0xa040	; <UNPREDICTABLE>
    7788:	mvfeqe	f7, #1.0
    778c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7790:	vqrshl.s8	q10, q8, q8
    7794:	stmdavs	ip, {r0, r1, r2, r3, r6, r7, r9, pc}
    7798:	ldrdcc	pc, [r0], -lr
    779c:			; <UNDEFINED> instruction: 0xf00042a3
    77a0:	rsbmi	r8, r3, r3, asr #5
    77a4:			; <UNDEFINED> instruction: 0xf3a3fa93
    77a8:			; <UNDEFINED> instruction: 0xf383fab3
    77ac:	vfnmseq.f64	d30, d3, d14
    77b0:			; <UNDEFINED> instruction: 0x0c0cebae
    77b4:	movweq	pc, #16652	; 0x410c	; <UNPREDICTABLE>
    77b8:	strbmi	r4, [pc, #-1177]	; 7327 <__assert_fail@plt+0x6363>
    77bc:	svcge	0x0078f47f
    77c0:	addsmi	r9, pc, #5120	; 0x1400
    77c4:	rsbhi	pc, r5, r1, lsl #1
    77c8:	ldmdavs	r9!, {r3, sl, fp, ip, pc}
    77cc:	addsmi	r6, r9, #2293760	; 0x230000
    77d0:	ldrhi	pc, [lr], -r0, asr #32
    77d4:	fldmdbxne	r9!, {d9-d10}	;@ Deprecated
    77d8:	addmi	r3, fp, #4, 8	; 0x4000000
    77dc:	strhi	pc, [r3], -r0, asr #4
    77e0:	ldrd	pc, [r0], -r4
    77e4:	ldrbmi	r6, [r3, #-2059]!	; 0xfffff7f5
    77e8:	ldrbhi	pc, [r7, #0]!	; <UNPREDICTABLE>
    77ec:	movweq	lr, #60035	; 0xea83
    77f0:			; <UNDEFINED> instruction: 0xf3a3fa93
    77f4:			; <UNDEFINED> instruction: 0xf383fab3
    77f8:	bicseq	lr, r3, #1024	; 0x400
    77fc:	ldrmi	r1, [ip], #3035	; 0xbdb
    7800:			; <UNDEFINED> instruction: 0xe7554499
    7804:			; <UNDEFINED> instruction: 0xf8dd46d3
    7808:			; <UNDEFINED> instruction: 0xf7ffa020
    780c:	blls	176670 <g_benchSeparately@@Base+0x14763c>
    7810:	mvfeqs	f7, #0.5
    7814:	ldrbmi	r3, [r3, #-260]!	; 0xfffffefc
    7818:	svcge	0x0038f63f
    781c:	ldrmi	r9, [lr, #2828]	; 0xb0c
    7820:			; <UNDEFINED> instruction: 0xf8bed207
    7824:	stmdahi	fp, {lr}
    7828:	svclt	0x0004429c
    782c:	mvfeqs	f7, #0.5
    7830:	blls	193c40 <g_benchSeparately@@Base+0x164c0c>
    7834:	andle	r4, r6, #662700032	; 0x27800000
    7838:	mulcc	r0, lr, r8
    783c:	addsmi	r7, r9, #589824	; 0x90000
    7840:			; <UNDEFINED> instruction: 0xf10ebf08
    7844:	bl	feb8b050 <g_benchSeparately@@Base+0xfeb5c01c>
    7848:	str	r0, [lr, -ip, lsl #24]!
    784c:			; <UNDEFINED> instruction: 0x0c01ea83
    7850:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    7854:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    7858:	vldmiaeq	ip, {s29-s107}
    785c:	strbmi	lr, [r4], r5, lsr #14
    7860:			; <UNDEFINED> instruction: 0x801cf8dd
    7864:	bne	fe02e4a4 <g_benchSeparately@@Base+0xfdfff470>
    7868:	ldrmi	r4, [r9], -r4, asr #10
    786c:	movwcs	fp, #3988	; 0xf94
    7870:	strbmi	r2, [r1, #-769]!	; 0xfffffcff
    7874:	movwcs	fp, #3880	; 0xf28
    7878:			; <UNDEFINED> instruction: 0xf0002b00
    787c:			; <UNDEFINED> instruction: 0x46238753
    7880:	stcne	8, cr15, [r1], {28}
    7884:			; <UNDEFINED> instruction: 0xf813461c
    7888:	strbtmi	r2, [r1], r1, lsl #24
    788c:			; <UNDEFINED> instruction: 0xf10c3b01
    7890:	addsmi	r3, r1, #65280	; 0xff00
    7894:	ldrhi	pc, [pc, -r0]!
    7898:	vstrls	d9, [pc, #-56]	; 7868 <__assert_fail@plt+0x68a4>
    789c:	smlatbeq	r3, r9, fp, lr
    78a0:			; <UNDEFINED> instruction: 0xf1019b0d
    78a4:	blx	fe9480ce <g_benchSeparately@@Base+0xfe91909a>
    78a8:	movwcc	r6, #5377	; 0x1501
    78ac:	sbcsne	lr, r5, #2048	; 0x800
    78b0:	ldrmi	r9, [sl], #-3331	; 0xfffff2fd
    78b4:			; <UNDEFINED> instruction: 0xd3a54295
    78b8:	vmla.i8	d2, d0, d14
    78bc:	cfstrsls	mvf8, [sp, #-272]	; 0xfffffef0
    78c0:	eorvc	r0, sl, sl, lsl #2
    78c4:	ldrmi	r9, [r9], #-2574	; 0xfffff5f2
    78c8:	movwcc	r6, #34838	; 0x8816
    78cc:	andcc	r6, r8, #5570560	; 0x550000
    78d0:	stcvs	8, cr15, [r8], {67}	; 0x43
    78d4:	stcpl	8, cr15, [r4], {67}	; 0x43
    78d8:	ldmle	r5!, {r0, r3, r4, r7, r9, lr}^
    78dc:			; <UNDEFINED> instruction: 0xf04f9b02
    78e0:	mcrls	5, 0, r3, cr13, cr15, {7}
    78e4:	mvfeq<illegal precision>p	f7, f3
    78e8:			; <UNDEFINED> instruction: 0xf8cd3b06
    78ec:	movwls	lr, #57372	; 0xe01c
    78f0:	bls	33f968 <g_benchSeparately@@Base+0x310934>
    78f4:			; <UNDEFINED> instruction: 0xf8dd990b
    78f8:			; <UNDEFINED> instruction: 0xf8528024
    78fc:	stmne	ip, {r0, r1, r5, sp}
    7900:	strmi	r9, [sl], #-2314	; 0xfffff6f6
    7904:	cmnmi	pc, r2, lsl #10	; <UNPREDICTABLE>
    7908:	eoreq	pc, r3, sl, asr #16
    790c:	addmi	r3, r8, #-1073741761	; 0xc000003f
    7910:	strhi	pc, [pc, #-512]	; 7718 <__assert_fail@plt+0x6754>
    7914:	ldrdne	pc, [r0], -r9
    7918:	addsmi	r6, r9, #2293760	; 0x230000
    791c:	strhi	pc, [r9, #-64]	; 0xffffffc0
    7920:	ldrtmi	r1, [r1], -r0, lsl #21
    7924:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7928:	blcc	85934 <g_benchSeparately@@Base+0x56900>
    792c:	strmi	r9, [sl], -r9, lsl #22
    7930:	bleq	c59c0 <g_benchSeparately@@Base+0x9698c>
    7934:	stfeqd	f7, [r4], {9}
    7938:			; <UNDEFINED> instruction: 0xf1044543
    793c:	subsle	r0, ip, r4
    7940:	strbmi	r9, [r7, #-3847]!	; 0xfffff0f9
    7944:	orrshi	pc, sl, #64, 4
    7948:			; <UNDEFINED> instruction: 0xf8d96860
    794c:	addmi	r3, r3, #4
    7950:	sbchi	pc, r1, r0, asr #32
    7954:	mvfeqe	f7, #1.0
    7958:	andeq	pc, r8, r4, lsl #2
    795c:	vqrshl.s8	q10, <illegal reg q11.5>, q0
    7960:	stmdavs	r4, {r1, r5, r7, pc}
    7964:	ldrdcc	pc, [r0], -lr
    7968:			; <UNDEFINED> instruction: 0xf00042a3
    796c:	mlsmi	r3, r5, r0, r8
    7970:			; <UNDEFINED> instruction: 0xf3a3fa93
    7974:			; <UNDEFINED> instruction: 0xf383fab3
    7978:	vfnmseq.f64	d30, d3, d14
    797c:			; <UNDEFINED> instruction: 0x0c0cebae
    7980:	movweq	pc, #16652	; 0x410c	; <UNPREDICTABLE>
    7984:	stmdals	pc, {r0, r3, r4, r7, sl, lr}	; <UNPREDICTABLE>
    7988:	mvnseq	pc, #12, 2
    798c:	movweq	pc, #15264	; 0x3ba0	; <UNPREDICTABLE>
    7990:	bl	ad9a4 <g_benchSeparately@@Base+0x7e970>
    7994:	movwcc	r1, #25555	; 0x63d3
    7998:			; <UNDEFINED> instruction: 0xf4ff4298
    799c:			; <UNDEFINED> instruction: 0xf896af33
    79a0:			; <UNDEFINED> instruction: 0xf1bce000
    79a4:	svclt	0x009e0f0e
    79a8:			; <UNDEFINED> instruction: 0xf88644f4
    79ac:	ldrmi	ip, [r6], -r0
    79b0:	adcshi	pc, pc, r0, lsl #4
    79b4:	ldrmi	r9, [r9, #2816]	; 0xb00
    79b8:	ldrthi	pc, [r7], r0, lsl #1	; <UNPREDICTABLE>
    79bc:			; <UNDEFINED> instruction: 0xf647464a
    79c0:			; <UNDEFINED> instruction: 0xf85211b1
    79c4:			; <UNDEFINED> instruction: 0xf6c93d02
    79c8:	bl	fea5feac <g_benchSeparately@@Base+0xfea30e78>
    79cc:	bl	fe887a00 <g_benchSeparately@@Base+0xfe8589cc>
    79d0:	blx	48206 <g_benchSeparately@@Base+0x191d2>
    79d4:	ldceq	3, cr15, [fp, #-12]
    79d8:	eorcs	pc, r3, sl, asr #16
    79dc:	ldrdcc	pc, [r0], -r9
    79e0:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    79e4:	vldreq.16	s18, [fp, #-10]	; <UNPREDICTABLE>
    79e8:	eorcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    79ec:	stmle	r0, {r0, r4, r7, r9, lr}
    79f0:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    79f4:	streq	lr, [r2], #-2827	; 0xfffff4f5
    79f8:	blls	4c1810 <g_benchSeparately@@Base+0x4927dc>
    79fc:	blls	18e680 <g_benchSeparately@@Base+0x15f64c>
    7a00:	addsmi	r4, pc, #1325400064	; 0x4f000000
    7a04:	ldrmi	fp, [pc], -r8, lsr #30
    7a08:	stmdaeq	r3, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    7a0c:	vrshl.s8	q10, q8, q8
    7a10:	stmdavs	r0!, {r1, r5, r7, sl, pc}^
    7a14:	ldrdcc	pc, [r4], -r9
    7a18:			; <UNDEFINED> instruction: 0xf0404283
    7a1c:			; <UNDEFINED> instruction: 0xf10981c8
    7a20:			; <UNDEFINED> instruction: 0xf1040e08
    7a24:	ldrbmi	r0, [r0, #8]!
    7a28:			; <UNDEFINED> instruction: 0x81a1f240
    7a2c:			; <UNDEFINED> instruction: 0xf8de6804
    7a30:	adcmi	r3, r3, #0
    7a34:	orrshi	pc, r5, r0
    7a38:	blx	fe4d7bcc <g_benchSeparately@@Base+0xfe4a8b98>
    7a3c:	blx	fed048d0 <g_benchSeparately@@Base+0xfecd589c>
    7a40:	bl	3c4854 <g_benchSeparately@@Base+0x395820>
    7a44:	bl	feb8b598 <g_benchSeparately@@Base+0xfeb5c564>
    7a48:			; <UNDEFINED> instruction: 0xf10c0c0c
    7a4c:	ldrmi	r0, [r9], #772	; 0x304
    7a50:	orrsle	r4, r8, pc, asr #10
    7a54:	addsmi	r9, pc, #7168	; 0x1c00
    7a58:	strhi	pc, [r8, -r0, lsl #1]!
    7a5c:	ldmdavs	r8!, {r3, sl, fp, ip, pc}
    7a60:	addsmi	r6, r8, #2293760	; 0x230000
    7a64:	ldrbhi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    7a68:	fldmdbxne	r8!, {d9-d11}	;@ Deprecated
    7a6c:	addmi	r3, r3, #4, 8	; 0x4000000
    7a70:	ldrhi	pc, [lr], #576	; 0x240
    7a74:	ldrd	pc, [r0], -r4
    7a78:	ldrbmi	r6, [r3, #-2051]!	; 0xfffff7fd
    7a7c:	ldrhi	pc, [r2], #0
    7a80:	movweq	lr, #60035	; 0xea83
    7a84:			; <UNDEFINED> instruction: 0xf3a3fa93
    7a88:			; <UNDEFINED> instruction: 0xf383fab3
    7a8c:	bicseq	lr, r3, #0, 22
    7a90:	ldrmi	r1, [ip], #3035	; 0xbdb
    7a94:			; <UNDEFINED> instruction: 0xe7764499
    7a98:			; <UNDEFINED> instruction: 0xf10e9b07
    7a9c:	andcc	r0, r4, r4, lsl #28
    7aa0:			; <UNDEFINED> instruction: 0xf63f4573
    7aa4:	blls	3b3824 <g_benchSeparately@@Base+0x3847f0>
    7aa8:	andle	r4, r7, #662700032	; 0x27800000
    7aac:			; <UNDEFINED> instruction: 0x4000f8be
    7ab0:	addsmi	r8, ip, #196608	; 0x30000
    7ab4:			; <UNDEFINED> instruction: 0xf10ebf04
    7ab8:	andcc	r0, r2, r2, lsl #28
    7abc:	ldrmi	r9, [lr, #2822]	; 0xb06
    7ac0:			; <UNDEFINED> instruction: 0xf89ed206
    7ac4:	stmdavc	r0, {ip, sp}
    7ac8:	svclt	0x00084298
    7acc:	mvfeqs	f7, #0.5
    7ad0:			; <UNDEFINED> instruction: 0x0c0cebae
    7ad4:	b	fe10182c <g_benchSeparately@@Base+0xfe0d27f8>
    7ad8:	blx	fe70aae0 <g_benchSeparately@@Base+0xfe6dbaac>
    7adc:	blx	fef46d94 <g_benchSeparately@@Base+0xfef17d60>
    7ae0:	b	1406d18 <g_benchSeparately@@Base+0x13d7ce4>
    7ae4:			; <UNDEFINED> instruction: 0xe74b0cdc
    7ae8:			; <UNDEFINED> instruction: 0x012a990b
    7aec:	ldrb	r7, [r8], #-10
    7af0:	stfeqd	f7, [pc], {172}	; 0xac
    7af4:	mvfeqe	f7, #0.5
    7af8:	svcvc	0x007ff5bc
    7afc:	and	pc, r0, r0, lsl #17
    7b00:	rscvc	r7, lr, lr, lsr #1
    7b04:	cmnvc	lr, lr, lsr #2
    7b08:			; <UNDEFINED> instruction: 0xf5acd309
    7b0c:			; <UNDEFINED> instruction: 0xf8027c7f
    7b10:			; <UNDEFINED> instruction: 0xf5bc6f04
    7b14:	subsvc	r7, r6, pc, ror pc
    7b18:	smullsvc	r7, r6, r6, r0
    7b1c:	blls	37c6f8 <g_benchSeparately@@Base+0x34d6c4>
    7b20:	movwne	pc, #52131	; 0xcba3	; <UNPREDICTABLE>
    7b24:	ldmne	r0, {r0, r1, r3, r4, r6, r7, r8, fp}^
    7b28:	mulcc	r1, ip, r4
    7b2c:	andgt	pc, r3, r2, lsl #16
    7b30:			; <UNDEFINED> instruction: 0xf1ace5d5
    7b34:			; <UNDEFINED> instruction: 0xf10e0c0f
    7b38:			; <UNDEFINED> instruction: 0xf5bc0e0f
    7b3c:			; <UNDEFINED> instruction: 0xf8867f7f
    7b40:	addvc	lr, sp, r0
    7b44:	smlabtvc	sp, sp, r0, r7
    7b48:	movwle	r7, #37197	; 0x914d
    7b4c:	cfldr64vc	mvdx15, [pc], #-688	; 78a4 <__assert_fail@plt+0x68e0>
    7b50:	svcpl	0x0004f802
    7b54:	svcvc	0x007ff5bc
    7b58:	addsvc	r7, r5, r5, asr r0
    7b5c:	rscsle	r7, r5, #213	; 0xd5
    7b60:	blx	fe8ee7a6 <g_benchSeparately@@Base+0xfe8bf772>
    7b64:	ldmibeq	fp, {r2, r3, r8, r9, ip}^
    7b68:	ldrmi	r1, [ip], #2262	; 0x8d6
    7b6c:			; <UNDEFINED> instruction: 0xf8023601
    7b70:	ldr	ip, [pc, -r3]
    7b74:			; <UNDEFINED> instruction: 0x0122990e
    7b78:			; <UNDEFINED> instruction: 0xf7ff700a
    7b7c:	blls	762d0 <g_benchSeparately@@Base+0x4729c>
    7b80:	bcc	4022bc <g_benchSeparately@@Base+0x3d3288>
    7b84:	bllt	fe8c5b88 <g_benchSeparately@@Base+0xfe896b54>
    7b88:	movwge	lr, #39389	; 0x99dd
    7b8c:	svclt	0x003842b3
    7b90:			; <UNDEFINED> instruction: 0xf08045e2
    7b94:			; <UNDEFINED> instruction: 0x4633863d
    7b98:	ldrmi	r4, [lr], -r2, ror #12
    7b9c:	stceq	8, cr15, [r1, #-112]	; 0xffffff90
    7ba0:	stcne	8, cr15, [r1, #-76]	; 0xffffffb4
    7ba4:			; <UNDEFINED> instruction: 0xf0004288
    7ba8:	stcls	6, cr8, [r5], {44}	; 0x2c
    7bac:	andeq	lr, sl, r2, lsr #23
    7bb0:			; <UNDEFINED> instruction: 0xf1009b04
    7bb4:	blx	fe907fde <g_benchSeparately@@Base+0xfe8d8faa>
    7bb8:	movwcc	r5, #5120	; 0x1400
    7bbc:	bicsne	lr, r4, r1, lsl #22
    7bc0:	ldrmi	r9, [r9], #-3075	; 0xfffff3fd
    7bc4:			; <UNDEFINED> instruction: 0xf4fe428c
    7bc8:	stmdacs	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
    7bcc:	ldrthi	pc, [r0], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    7bd0:	tsteq	r1, r4, lsl #24
    7bd4:	ldrmi	r7, [r8], #-33	; 0xffffffdf
    7bd8:	ldrdmi	pc, [r0], -sl
    7bdc:			; <UNDEFINED> instruction: 0xf8da3308
    7be0:			; <UNDEFINED> instruction: 0xf10a1004
    7be4:			; <UNDEFINED> instruction: 0xf8430a08
    7be8:			; <UNDEFINED> instruction: 0xf8434c08
    7bec:	addsmi	r1, r8, #4, 24	; 0x400
    7bf0:	blls	bdfc0 <g_benchSeparately@@Base+0x8ef8c>
    7bf4:	ldmvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7bf8:			; <UNDEFINED> instruction: 0xf04f9f04
    7bfc:			; <UNDEFINED> instruction: 0xf1a30a00
    7c00:	sub	r0, sl, r8, lsl #24
    7c04:	blx	fe4d7dd8 <g_benchSeparately@@Base+0xfe4a8da4>
    7c08:	blx	fed04a9c <g_benchSeparately@@Base+0xfecd5a68>
    7c0c:	bl	184a20 <g_benchSeparately@@Base+0x1559ec>
    7c10:	bl	fe949364 <g_benchSeparately@@Base+0xfe91a330>
    7c14:			; <UNDEFINED> instruction: 0xf10b0b0b
    7c18:			; <UNDEFINED> instruction: 0xf10b0404
    7c1c:	strtmi	r0, [r2], #-1008	; 0xfffffc10
    7c20:	blx	fe92ec3e <g_benchSeparately@@Base+0xfe8ffc0a>
    7c24:	stcls	3, cr4, [r3], {3}
    7c28:	bicsne	lr, r3, #1024	; 0x400
    7c2c:	addsmi	r3, ip, #402653184	; 0x18000000
    7c30:	svcge	0x00c6f4fe
    7c34:	svceq	0x000ef1bb
    7c38:	vtst.8	d7, d0, d27
    7c3c:	ldrmi	r8, [fp], #193	; 0xc1
    7c40:	andlt	pc, r0, r7, lsl #17
    7c44:	blls	19488 <__assert_fail@plt+0x184c4>
    7c48:			; <UNDEFINED> instruction: 0xf080429a
    7c4c:	ldrmi	r8, [r0], -r4, ror #11
    7c50:	ldrtne	pc, [r1], #1607	; 0x647	; <UNPREDICTABLE>
    7c54:	stccc	8, cr15, [r2, #-320]	; 0xfffffec0
    7c58:	ldrtvs	pc, [r7], #-1737	; 0xfffff937	; <UNPREDICTABLE>
    7c5c:	smlatbeq	lr, r2, fp, lr
    7c60:	andeq	lr, lr, r0, lsr #23
    7c64:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    7c68:			; <UNDEFINED> instruction: 0xf8490d1b
    7c6c:	ldmdavs	r3, {r0, r1, r5}
    7c70:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    7c74:			; <UNDEFINED> instruction: 0xf8590d1b
    7c78:			; <UNDEFINED> instruction: 0xf8496023
    7c7c:	bl	18bd10 <g_benchSeparately@@Base+0x15ccdc>
    7c80:	ldrbtmi	r0, [r6], #-776	; 0xfffffcf8
    7c84:	vqsub.s8	d4, d16, d9
    7c88:	ldmdavs	r1, {r0, r2, r5, r6, r7, r8, r9, pc}
    7c8c:	addsmi	r6, r9, #3342336	; 0x330000
    7c90:	mvnhi	pc, #64	; 0x40
    7c94:			; <UNDEFINED> instruction: 0xf8004638
    7c98:			; <UNDEFINED> instruction: 0xf102ab01
    7c9c:	strmi	r0, [r1], -r4, lsl #22
    7ca0:	bl	fe899434 <g_benchSeparately@@Base+0xfe86a400>
    7ca4:			; <UNDEFINED> instruction: 0xf8210306
    7ca8:			; <UNDEFINED> instruction: 0xf0803b02
    7cac:	ldmdavs	r4!, {r0, r2, r3, r9, pc}^
    7cb0:	adcmi	r6, r3, #5439488	; 0x530000
    7cb4:			; <UNDEFINED> instruction: 0xf102d121
    7cb8:			; <UNDEFINED> instruction: 0xf1060508
    7cbc:	strbmi	r0, [r5, #-1032]!	; 0xfffffbf8
    7cc0:	stmdavs	r6!, {r0, r1, r2, r9, ip, lr, pc}
    7cc4:	adcsmi	r6, r3, #2818048	; 0x2b0000
    7cc8:	strcc	sp, [r4, #-412]	; 0xfffffe64
    7ccc:	strbmi	r3, [r5, #-1028]!	; 0xfffffbfc
    7cd0:	blls	2fccb4 <g_benchSeparately@@Base+0x2cdc80>
    7cd4:	andle	r4, r5, #-805306359	; 0xd0000009
    7cd8:	stmdahi	r3!, {r1, r2, r3, r5, fp, pc}
    7cdc:	svclt	0x0004429e
    7ce0:	strcc	r3, [r2], #-1282	; 0xfffffafe
    7ce4:	addsmi	r9, sp, #6144	; 0x1800
    7ce8:	stmdavc	fp!, {r2, r9, ip, lr, pc}
    7cec:	addsmi	r7, ip, #36, 16	; 0x240000
    7cf0:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    7cf4:	bleq	302b90 <g_benchSeparately@@Base+0x2d3b5c>
    7cf8:	b	fe101b34 <g_benchSeparately@@Base+0xfe0d2b00>
    7cfc:	andcc	r0, r8, r4, lsl #22
    7d00:	blx	feb06776 <g_benchSeparately@@Base+0xfead7742>
    7d04:	blx	fe3067fa <g_benchSeparately@@Base+0xfe2d77c6>
    7d08:	bleq	ff70264c <g_benchSeparately@@Base+0xff6d3618>
    7d0c:	movweq	pc, #16651	; 0x410b	; <UNPREDICTABLE>
    7d10:	blls	d8d80 <g_benchSeparately@@Base+0xa9d4c>
    7d14:			; <UNDEFINED> instruction: 0xf4fe4283
    7d18:	ldmdavc	fp!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}
    7d1c:	stmdbls	r4, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    7d20:	andvc	r0, sl, sl, lsr #2
    7d24:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d28:	mvfeqs	f7, #0.5
    7d2c:	ldrbmi	r3, [r0, #260]!	; 0x104
    7d30:	ldcge	6, cr15, [r1, #-252]!	; 0xffffff04
    7d34:	ldrmi	r1, [lr, #3707]	; 0xe7b
    7d38:			; <UNDEFINED> instruction: 0xf8bed207
    7d3c:	stmdahi	fp, {lr}
    7d40:	svclt	0x0004429c
    7d44:	mvfeqs	f7, #0.5
    7d48:	ldrbmi	r3, [r7, #-258]!	; 0xfffffefe
    7d4c:			; <UNDEFINED> instruction: 0xf89ed906
    7d50:	stmdavc	r9, {ip, sp}
    7d54:	svclt	0x00084299
    7d58:	mvfeqs	f7, #0.5
    7d5c:			; <UNDEFINED> instruction: 0x0c0cebae
    7d60:			; <UNDEFINED> instruction: 0xf10ee528
    7d64:	andcc	r0, r4, r4, lsl #28
    7d68:			; <UNDEFINED> instruction: 0xf63f45f0
    7d6c:	mrcne	14, 3, sl, cr11, cr15, {2}
    7d70:	andle	r4, r7, #662700032	; 0x27800000
    7d74:			; <UNDEFINED> instruction: 0x4000f8be
    7d78:	addsmi	r8, ip, #196608	; 0x30000
    7d7c:			; <UNDEFINED> instruction: 0xf10ebf04
    7d80:	andcc	r0, r2, r2, lsl #28
    7d84:	stmdble	r6, {r0, r1, r2, r4, r5, r6, r8, sl, lr}
    7d88:	mulcc	r0, lr, r8
    7d8c:	addsmi	r7, r8, #0, 16
    7d90:			; <UNDEFINED> instruction: 0xf10ebf08
    7d94:	bl	feb8b5a0 <g_benchSeparately@@Base+0xfeb5c56c>
    7d98:	ldrb	r0, [r6], -ip, lsl #24
    7d9c:			; <UNDEFINED> instruction: 0x0c01ea83
    7da0:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    7da4:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    7da8:	vldmiaeq	ip, {s29-s107}
    7dac:	b	fe1011bc <g_benchSeparately@@Base+0xfe0d2188>
    7db0:	blx	fe70adb8 <g_benchSeparately@@Base+0xfe6dbd84>
    7db4:	blx	fef4706c <g_benchSeparately@@Base+0xfef18038>
    7db8:	b	1406ff0 <g_benchSeparately@@Base+0x13d7fbc>
    7dbc:			; <UNDEFINED> instruction: 0xe6440cdc
    7dc0:	bleq	404474 <g_benchSeparately@@Base+0x3d5440>
    7dc4:			; <UNDEFINED> instruction: 0xf5bb330f
    7dc8:	eorsvc	r7, fp, pc, ror pc
    7dcc:	mvnscc	pc, #79	; 0x4f
    7dd0:	sbcvc	r7, r3, r3, lsl #1
    7dd4:	cmpvc	r3, r3, lsl #2
    7dd8:			; <UNDEFINED> instruction: 0xf5abd30b
    7ddc:			; <UNDEFINED> instruction: 0xf04f7b7f
    7de0:			; <UNDEFINED> instruction: 0xf5bb33ff
    7de4:			; <UNDEFINED> instruction: 0xf8017f7f
    7de8:	subvc	r3, fp, r4, lsl #30
    7dec:	sbcvc	r7, fp, fp, lsl #1
    7df0:	blls	17c9c4 <g_benchSeparately@@Base+0x14d990>
    7df4:	movweq	pc, #48035	; 0xbba3	; <UNPREDICTABLE>
    7df8:	stmiane	pc, {r0, r1, r3, r4, r6, r7, r8, fp}^	; <UNPREDICTABLE>
    7dfc:			; <UNDEFINED> instruction: 0x3701449b
    7e00:	andlt	pc, r3, r1, lsl #16
    7e04:	blls	381a88 <g_benchSeparately@@Base+0x352a54>
    7e08:			; <UNDEFINED> instruction: 0x9c051a41
    7e0c:	strbmi	r4, [r3, #-1607]	; 0xfffff9b9
    7e10:	movwcs	fp, #3884	; 0xf2c
    7e14:	strbmi	r2, [ip, #-769]	; 0xfffffcff
    7e18:	movwcs	fp, #3992	; 0xf98
    7e1c:			; <UNDEFINED> instruction: 0xf0002b00
    7e20:	strtmi	r8, [r3], -r2, asr #10
    7e24:			; <UNDEFINED> instruction: 0x461c46b8
    7e28:	stceq	8, cr15, [r1, #-92]	; 0xffffffa4
    7e2c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    7e30:			; <UNDEFINED> instruction: 0xf0004290
    7e34:	blls	369300 <g_benchSeparately@@Base+0x33a2cc>
    7e38:	bl	fea2de78 <g_benchSeparately@@Base+0xfe9fee44>
    7e3c:	blls	2c9250 <g_benchSeparately@@Base+0x29a21c>
    7e40:	andeq	pc, r8, #1073741825	; 0x40000001
    7e44:	andvs	pc, r5, r0, lsr #23
    7e48:	bl	94a54 <g_benchSeparately@@Base+0x65a20>
    7e4c:	stmdals	r3, {r4, r6, r7, r9, ip}
    7e50:	addsmi	r4, r0, #436207616	; 0x1a000000
    7e54:	cfldrdge	mvd15, [r6], {255}	; 0xff
    7e58:	vadd.f32	d2, d0, d14
    7e5c:	stmdals	fp, {r1, r6, sl, pc}
    7e60:	andvc	r0, r2, sl, lsr #2
    7e64:	ldrmi	r9, [sp], #-2573	; 0xfffff5f3
    7e68:	movwcc	r6, #34838	; 0x8816
    7e6c:	andcc	r6, r8, #80, 16	; 0x500000
    7e70:	stcvs	8, cr15, [r8], {67}	; 0x43
    7e74:	stceq	8, cr15, [r4], {67}	; 0x43
    7e78:	ldmle	r5!, {r0, r2, r3, r4, r7, r9, lr}^
    7e7c:			; <UNDEFINED> instruction: 0xf04f9b02
    7e80:	stmdals	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    7e84:	stfeqd	f7, [r8], {163}	; 0xa3
    7e88:			; <UNDEFINED> instruction: 0xf8cd3b06
    7e8c:	movwls	ip, #53268	; 0xd014
    7e90:	mcrls	0, 0, lr, cr5, cr1, {3}
    7e94:	vqsub.s8	d20, d16, d30
    7e98:	stmdavs	r1!, {r2, r3, r4, r6, r9, pc}^
    7e9c:	ldrdcc	pc, [r4], -r8
    7ea0:			; <UNDEFINED> instruction: 0xf040428b
    7ea4:			; <UNDEFINED> instruction: 0xf10880e0
    7ea8:			; <UNDEFINED> instruction: 0xf1040c08
    7eac:	strbmi	r0, [r6, #-264]!	; 0xfffffef8
    7eb0:	sbchi	pc, r1, r0, asr #4
    7eb4:			; <UNDEFINED> instruction: 0xf8dc680c
    7eb8:	adcmi	r3, r3, #0
    7ebc:	adcshi	pc, r4, r0
    7ec0:	blx	fe4d8054 <g_benchSeparately@@Base+0xfe4a9020>
    7ec4:	blx	fed04d58 <g_benchSeparately@@Base+0xfecd5d24>
    7ec8:	bl	344cdc <g_benchSeparately@@Base+0x315ca8>
    7ecc:	bl	feb0b220 <g_benchSeparately@@Base+0xfeadc1ec>
    7ed0:	ldcne	7, cr0, [fp, #-28]!	; 0xffffffe4
    7ed4:	stmdbls	lr, {r3, r4, r7, sl, lr}
    7ed8:	mvnseq	pc, #-1073741823	; 0xc0000001
    7edc:	movwne	pc, #15265	; 0x3ba1	; <UNPREDICTABLE>
    7ee0:	bl	ae2f4 <g_benchSeparately@@Base+0x7f2c0>
    7ee4:	movwcc	r1, #25555	; 0x63d3
    7ee8:			; <UNDEFINED> instruction: 0xf4ff4299
    7eec:	stmdavc	r3, {r0, r1, r3, r7, sl, fp, sp, pc}
    7ef0:	svclt	0x009e2f0e
    7ef4:	strdvc	r1, [r7], -pc	; <UNPREDICTABLE>
    7ef8:	vmin.s8	d4, d0, d0
    7efc:	blls	28208 <_IO_stdin_used@@Base+0xc61c>
    7f00:			; <UNDEFINED> instruction: 0xf0804598
    7f04:			; <UNDEFINED> instruction: 0x464184de
    7f08:	ldrtne	pc, [r1], #1607	; 0x647	; <UNPREDICTABLE>
    7f0c:	stccc	8, cr15, [r2, #-324]	; 0xfffffebc
    7f10:	ldrtvs	pc, [r7], #-1737	; 0xfffff937	; <UNPREDICTABLE>
    7f14:	andeq	lr, fp, #168, 22	; 0x2a000
    7f18:	smlatbeq	fp, r1, fp, lr
    7f1c:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    7f20:			; <UNDEFINED> instruction: 0xf84a0d1b
    7f24:			; <UNDEFINED> instruction: 0xf8d81023
    7f28:	blx	113f32 <g_benchSeparately@@Base+0xe4efe>
    7f2c:	stcls	3, cr15, [sl], {3}
    7f30:			; <UNDEFINED> instruction: 0xf85a0d1b
    7f34:			; <UNDEFINED> instruction: 0xf84a1023
    7f38:	adcmi	r2, r1, #35	; 0x23
    7f3c:	ldrbmi	pc, [pc, #-1281]!	; 7a43 <__assert_fail@plt+0x6a7f>	; <UNPREDICTABLE>
    7f40:	ldrbeq	pc, [pc, #261]!	; 804d <__assert_fail@plt+0x7089>	; <UNPREDICTABLE>
    7f44:	bl	2f7c00 <g_benchSeparately@@Base+0x2c8bcc>
    7f48:	cfstrsls	mvf0, [r9], {1}
    7f4c:			; <UNDEFINED> instruction: 0x901cf8dd
    7f50:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    7f54:	stmdane	r4!, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
    7f58:	vhsub.s8	d4, d16, d26
    7f5c:			; <UNDEFINED> instruction: 0xf8d883fb
    7f60:	stmdavs	r3!, {ip, lr}
    7f64:			; <UNDEFINED> instruction: 0xf040429d
    7f68:	bne	1468f44 <g_benchSeparately@@Base+0x1439f10>
    7f6c:			; <UNDEFINED> instruction: 0xf04f4605
    7f70:			; <UNDEFINED> instruction: 0xf8050300
    7f74:	blls	1d6b80 <g_benchSeparately@@Base+0x1a7b4c>
    7f78:			; <UNDEFINED> instruction: 0xf822462a
    7f7c:			; <UNDEFINED> instruction: 0xf1081b02
    7f80:	ldrmi	r0, [r9, #1796]	; 0x704
    7f84:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    7f88:	blls	33c59c <g_benchSeparately@@Base+0x30d568>
    7f8c:	blls	18ec0c <g_benchSeparately@@Base+0x15fbd8>
    7f90:	addsmi	r4, lr, #1174405120	; 0x46000000
    7f94:	ldrmi	fp, [lr], -r8, lsr #30
    7f98:	stmdbeq	r3, {r1, r2, r5, r7, r8, ip, sp, lr, pc}
    7f9c:	vqrshl.s8	d20, d25, d16
    7fa0:	stmdavs	r1!, {r0, r2, r3, sl, pc}^
    7fa4:	ldrdcc	pc, [r4], -r8
    7fa8:			; <UNDEFINED> instruction: 0xf040428b
    7fac:			; <UNDEFINED> instruction: 0xf10880b2
    7fb0:			; <UNDEFINED> instruction: 0xf1040c08
    7fb4:	strbmi	r0, [r1, #264]!	; 0x108
    7fb8:	addshi	pc, r4, r0, asr #4
    7fbc:			; <UNDEFINED> instruction: 0xf8dc680c
    7fc0:	adcmi	r3, r3, #0
    7fc4:	addhi	pc, r8, r0
    7fc8:	blx	fe4d815c <g_benchSeparately@@Base+0xfe4a9128>
    7fcc:	blx	fed04e60 <g_benchSeparately@@Base+0xfecd5e2c>
    7fd0:	bl	344de4 <g_benchSeparately@@Base+0x315db0>
    7fd4:	bl	feb0b328 <g_benchSeparately@@Base+0xfeadc2f4>
    7fd8:	ldcne	7, cr0, [fp, #-28]!	; 0xffffffe4
    7fdc:	strbmi	r4, [r6, #-1176]	; 0xfffffb68
    7fe0:	svcge	0x0079f47f
    7fe4:	addsmi	r9, lr, #5120	; 0x1400
    7fe8:	ldrhi	pc, [pc], #128	; 7ff0 <__assert_fail@plt+0x702c>
    7fec:	ldmdavs	r1!, {r3, sl, fp, ip, pc}
    7ff0:	addsmi	r6, r9, #2293760	; 0x230000
    7ff4:	mvnshi	pc, #64	; 0x40
    7ff8:			; <UNDEFINED> instruction: 0x1d339905
    7ffc:	addsmi	r3, r9, #4, 8	; 0x4000000
    8000:	mvnhi	pc, #64, 4
    8004:	ldrdgt	pc, [r0], -r4
    8008:	strbmi	r6, [r1, #-2073]!	; 0xfffff7e7
    800c:	bicshi	pc, r8, #0
    8010:	smlabbeq	ip, r1, sl, lr
    8014:			; <UNDEFINED> instruction: 0xf1a1fa91
    8018:			; <UNDEFINED> instruction: 0xf181fab1
    801c:	bicseq	lr, r1, #3072	; 0xc00
    8020:	ldrmi	r1, [pc], #-2971	; 8028 <__assert_fail@plt+0x7064>
    8024:			; <UNDEFINED> instruction: 0xe7564498
    8028:			; <UNDEFINED> instruction: 0xf10c9b05
    802c:	tstcc	r4, r4, lsl #24
    8030:			; <UNDEFINED> instruction: 0xf63f4563
    8034:	blls	373d38 <g_benchSeparately@@Base+0x344d04>
    8038:	andle	r4, r7, #156, 10	; 0x27000000
    803c:			; <UNDEFINED> instruction: 0x4000f8bc
    8040:	addsmi	r8, ip, #720896	; 0xb0000
    8044:			; <UNDEFINED> instruction: 0xf10cbf04
    8048:	tstcc	r2, r2, lsl #24
    804c:	ldrmi	r9, [ip, #2822]	; 0xb06
    8050:			; <UNDEFINED> instruction: 0xf89cd206
    8054:	stmdavc	r9, {ip, sp}
    8058:	svclt	0x00084299
    805c:	stfeqd	f7, [r1], {12}
    8060:	streq	lr, [r7, -ip, lsr #23]
    8064:	b	fe101d40 <g_benchSeparately@@Base+0xfe0d2d0c>
    8068:	blx	fe5c9c74 <g_benchSeparately@@Base+0xfe59ac40>
    806c:	blx	fee05f10 <g_benchSeparately@@Base+0xfedd6edc>
    8070:	ldmeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8074:	strbtmi	lr, [r6], sp, lsr #14
    8078:	bllt	ff44607c <g_benchSeparately@@Base+0xff417048>
    807c:	ldr	r4, [r2, #-1766]	; 0xfffff91a
    8080:	movwcc	r3, #65295	; 0xff0f
    8084:	svcvc	0x007ff5b7
    8088:			; <UNDEFINED> instruction: 0xf8857003
    808c:			; <UNDEFINED> instruction: 0xf885e002
    8090:			; <UNDEFINED> instruction: 0xf885e003
    8094:			; <UNDEFINED> instruction: 0xf885e004
    8098:	movwle	lr, #49157	; 0xc005
    809c:	ldrbvc	pc, [pc, -r7, lsr #11]!	; <UNPREDICTABLE>
    80a0:	svc	0x0004f802
    80a4:	svcvc	0x007ff5b7
    80a8:	and	pc, r1, r2, lsl #17
    80ac:	and	pc, r2, r2, lsl #17
    80b0:	and	pc, r3, r2, lsl #17
    80b4:	blls	3bcc84 <g_benchSeparately@@Base+0x38dc50>
    80b8:	movwne	pc, #31651	; 0x7ba3	; <UNPREDICTABLE>
    80bc:	ldmne	r0, {r0, r1, r3, r4, r6, r7, r8, fp}^
    80c0:	andcc	r4, r1, pc, lsl r4
    80c4:			; <UNDEFINED> instruction: 0xe71a54d7
    80c8:			; <UNDEFINED> instruction: 0x465d1d34
    80cc:	stmdbls	pc, {r0, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    80d0:	andvc	r0, sl, sl, lsr #2
    80d4:	ldmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80d8:	stfeqd	f7, [r4], {12}
    80dc:	strbmi	r3, [r1, #260]!	; 0x104
    80e0:	svcge	0x006cf63f
    80e4:	ldrmi	r1, [ip, #3699]	; 0xe73
    80e8:			; <UNDEFINED> instruction: 0xf8bcd207
    80ec:	stmdahi	fp, {lr}
    80f0:	svclt	0x0004429c
    80f4:	stfeqd	f7, [r2], {12}
    80f8:	strbmi	r3, [r6, #-258]!	; 0xfffffefe
    80fc:			; <UNDEFINED> instruction: 0xf89cd906
    8100:	stmdavc	r9, {ip, sp}
    8104:	svclt	0x00084299
    8108:	stfeqd	f7, [r1], {12}
    810c:	streq	lr, [r7, -ip, lsr #23]
    8110:	b	fe101ea4 <g_benchSeparately@@Base+0xfe0d2e70>
    8114:	blx	fe5c9d20 <g_benchSeparately@@Base+0xfe59acec>
    8118:	blx	fee05fbc <g_benchSeparately@@Base+0xfedd6f88>
    811c:	ldmeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8120:	mcrls	7, 0, lr, cr14, cr11, {2}
    8124:	andeq	pc, pc, #1073741865	; 0x40000029
    8128:			; <UNDEFINED> instruction: 0xf04f2afe
    812c:	ldrshtvc	r0, [r0], -r0
    8130:	rscscs	sp, pc, r5, lsl #26
    8134:			; <UNDEFINED> instruction: 0xf8033aff
    8138:	bcs	fff8ad44 <g_benchSeparately@@Base+0xfff5bd10>
    813c:			; <UNDEFINED> instruction: 0xf803dcfa
    8140:			; <UNDEFINED> instruction: 0xf7ff2b01
    8144:			; <UNDEFINED> instruction: 0x9e0dba7b
    8148:	andeq	pc, pc, #1073741864	; 0x40000028
    814c:			; <UNDEFINED> instruction: 0xf04f2afe
    8150:	ldrshtvc	r0, [r5], -r0
    8154:	ldrbcs	sp, [pc, #3333]!	; 8e61 <__assert_fail@plt+0x7e9d>
    8158:			; <UNDEFINED> instruction: 0xf8033aff
    815c:	bcs	fff9ed68 <g_benchSeparately@@Base+0xfff6fd34>
    8160:			; <UNDEFINED> instruction: 0xf803dcfa
    8164:			; <UNDEFINED> instruction: 0xf7ff2b01
    8168:	ldmib	sp, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, pc}^
    816c:	strbmi	sl, [r3, #-778]!	; 0xfffffcf6
    8170:	strmi	fp, [r2, #3896]	; 0xf38
    8174:	strmi	sp, [r3], -sl, lsl #4
    8178:	ldrmi	r4, [r8], -r2, ror #12
    817c:			; <UNDEFINED> instruction: 0xf8134694
    8180:			; <UNDEFINED> instruction: 0xf8124d01
    8184:	addmi	r1, ip, #1, 26	; 0x40
    8188:	bicshi	pc, r4, #0
    818c:	bl	fe82f1b0 <g_benchSeparately@@Base+0xfe80017c>
    8190:	blls	1085c0 <g_benchSeparately@@Base+0xd958c>
    8194:	andeq	pc, r8, #1073741824	; 0x40000000
    8198:	strpl	pc, [r1], #-2980	; 0xfffff45c
    819c:	bl	94da8 <g_benchSeparately@@Base+0x65d74>
    81a0:	sfmls	f1, 4, [r3], {212}	; 0xd4
    81a4:	addsmi	r4, r4, #436207616	; 0x1a000000
    81a8:	cfstrsge	mvf15, [sl, #-1016]	; 0xfffffc08
    81ac:	vmla.i8	d2, d0, d14
    81b0:	stcls	3, cr8, [r4], {95}	; 0x5f
    81b4:	eorvc	r0, r2, sl, lsl #2
    81b8:			; <UNDEFINED> instruction: 0xf8da4419
    81bc:	movwcc	r4, #32768	; 0x8000
    81c0:	ldrdcs	pc, [r4], -sl
    81c4:	beq	2445f4 <g_benchSeparately@@Base+0x2155c0>
    81c8:	stcmi	8, cr15, [r8], {67}	; 0x43
    81cc:	stccs	8, cr15, [r4], {67}	; 0x43
    81d0:	ldmle	r2!, {r0, r3, r4, r7, r9, lr}^
    81d4:			; <UNDEFINED> instruction: 0xf04f9b02
    81d8:	ldmib	sp, {fp}^
    81dc:			; <UNDEFINED> instruction: 0xf1a3a603
    81e0:			; <UNDEFINED> instruction: 0xf1a30906
    81e4:			; <UNDEFINED> instruction: 0xf8cd0708
    81e8:	subs	r9, r1, r0, lsl r0
    81ec:	movweq	lr, #51843	; 0xca83
    81f0:			; <UNDEFINED> instruction: 0xf3a3fa93
    81f4:			; <UNDEFINED> instruction: 0xf383fab3
    81f8:	ldrbeq	lr, [r3, #2821]	; 0xb05
    81fc:	stmdbeq	r9, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    8200:	streq	pc, [r4], #-265	; 0xfffffef7
    8204:	mvnseq	pc, #1073741826	; 0x40000002
    8208:	cfstrsls	mvf4, [r7], {32}
    820c:	movwmi	pc, #15268	; 0x3ba4	; <UNPREDICTABLE>
    8210:	bicsne	lr, r3, #2048	; 0x800
    8214:	ldrmi	r3, [sl, #774]	; 0x306
    8218:	cfldrdge	mvd15, [r2], {254}	; 0xfe
    821c:	svceq	0x000ef1b9
    8220:	vtst.8	d7, d0, d19
    8224:	ldrmi	r8, [r9], #156	; 0x9c
    8228:	andls	pc, r0, r6, lsl #17
    822c:	blls	19a8c <__assert_fail@plt+0x18ac8>
    8230:			; <UNDEFINED> instruction: 0xf0804298
    8234:			; <UNDEFINED> instruction: 0x46018374
    8238:	ldrtne	pc, [r1], #1607	; 0x647	; <UNPREDICTABLE>
    823c:	stccc	8, cr15, [r2, #-324]	; 0xfffffebc
    8240:	ldrtvs	pc, [r7], #-1737	; 0xfffff937	; <UNPREDICTABLE>
    8244:	andeq	lr, lr, #160, 22	; 0x28000
    8248:	smlatbeq	lr, r1, fp, lr
    824c:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    8250:			; <UNDEFINED> instruction: 0xf84b0d1b
    8254:	stmdavs	r1, {r0, r1, r5, ip}
    8258:			; <UNDEFINED> instruction: 0xf101fb04
    825c:			; <UNDEFINED> instruction: 0xf85b0d09
    8260:			; <UNDEFINED> instruction: 0xf84b3021
    8264:	stmdbls	r5, {r0, r5, sp}
    8268:			; <UNDEFINED> instruction: 0x0c03eb0e
    826c:	vqsub.s8	d4, d16, d9
    8270:			; <UNDEFINED> instruction: 0xf50382f1
    8274:	mvnscc	r4, #-67108863	; 0xfc000001
    8278:	vqsub.s8	d4, d16, d10
    827c:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, r9, pc}
    8280:	ldrdcc	pc, [r0], -ip
    8284:			; <UNDEFINED> instruction: 0xf040429a
    8288:	ldrtmi	r8, [r1], -r5, ror #5
    828c:	blhi	86298 <g_benchSeparately@@Base+0x57264>
    8290:	stmdbeq	r4, {r8, ip, sp, lr, pc}
    8294:	ldrmi	r4, [r9, #1546]!	; 0x60a
    8298:	movweq	lr, #52128	; 0xcba0
    829c:	blcc	c632c <g_benchSeparately@@Base+0x972f8>
    82a0:	rschi	pc, r7, r0, lsl #1
    82a4:	ldrdmi	pc, [r4], -ip
    82a8:	adcmi	r6, r3, #4390912	; 0x430000
    82ac:			; <UNDEFINED> instruction: 0xf100d123
    82b0:			; <UNDEFINED> instruction: 0xf10c0508
    82b4:	adcsmi	r0, sp, #8, 8	; 0x8000000
    82b8:			; <UNDEFINED> instruction: 0xf8d4d208
    82bc:	stmdavs	fp!, {lr, pc}
    82c0:	orrsle	r4, r3, r3, ror #10
    82c4:	strcc	r3, [r4], #-1284	; 0xfffffafc
    82c8:	mvnsle	r4, #-805306357	; 0xd000000b
    82cc:	addsmi	r9, sp, #4, 22	; 0x1000
    82d0:			; <UNDEFINED> instruction: 0xf8b5d206
    82d4:	stmdahi	r3!, {lr, pc}
    82d8:	svclt	0x0004459c
    82dc:	strcc	r3, [r2], #-1282	; 0xfffffafe
    82e0:	addsmi	r9, sp, #6144	; 0x1800
    82e4:	stmdavc	fp!, {r2, r9, ip, lr, pc}
    82e8:	addsmi	r7, ip, #36, 16	; 0x240000
    82ec:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    82f0:	stmdbeq	r9, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    82f4:	b	fe10210c <g_benchSeparately@@Base+0xfe0d30d8>
    82f8:	tstcc	r8, r4, lsl #18
    82fc:			; <UNDEFINED> instruction: 0xf9a9fa99
    8300:	blx	fee59930 <g_benchSeparately@@Base+0xfee2a8fc>
    8304:	b	1406930 <g_benchSeparately@@Base+0x13d78fc>
    8308:			; <UNDEFINED> instruction: 0xf10909d9
    830c:	ldrmi	r0, [r8], #-772	; 0xfffffcfc
    8310:	cfldrdge	mvd15, [r6], {254}	; 0xfe
    8314:			; <UNDEFINED> instruction: 0xe7867833
    8318:	ldrdcc	pc, [r1], -r9
    831c:	streq	pc, [r1, -r9, lsl #2]
    8320:	andls	r9, lr, r9, lsl #20
    8324:	eorsls	pc, r0, sp, asr #17
    8328:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    832c:			; <UNDEFINED> instruction: 0xf7fe0d1b
    8330:			; <UNDEFINED> instruction: 0xf8d9bd8e
    8334:			; <UNDEFINED> instruction: 0xf6473001
    8338:			; <UNDEFINED> instruction: 0xf6c912b1
    833c:			; <UNDEFINED> instruction: 0xf1096237
    8340:	strls	r0, [sp], -r1, lsl #24
    8344:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    8348:	eorsls	pc, r8, sp, asr #17
    834c:			; <UNDEFINED> instruction: 0xf7fe0d1b
    8350:	ssatmi	fp, #29, lr, asr #25
    8354:	strbtmi	lr, [r6], pc, ror #12
    8358:	strbtmi	lr, [r6], r9, lsl #10
    835c:			; <UNDEFINED> instruction: 0xf1a9e4ea
    8360:	movwcc	r0, #63759	; 0xf90f
    8364:	svcvc	0x007ff5b9
    8368:			; <UNDEFINED> instruction: 0xf04f7033
    836c:	strdvc	r3, [fp], pc	; <UNPREDICTABLE>
    8370:	smlabtvc	fp, fp, r0, r7
    8374:	movwle	r7, #45387	; 0xb14b
    8378:	ldmdbvc	pc!, {r0, r3, r5, r7, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    837c:	mvnscc	pc, #79	; 0x4f
    8380:	svcvc	0x007ff5b9
    8384:	svccc	0x0004f802
    8388:	addsvc	r7, r3, r3, asr r0
    838c:	rscsle	r7, r3, #211	; 0xd3
    8390:	blx	fe8eefb6 <g_benchSeparately@@Base+0xfe8bff82>
    8394:	ldmibeq	fp, {r0, r3, r8, r9, ip}^
    8398:	ldrmi	r1, [r9], #2262	; 0x8d6
    839c:			; <UNDEFINED> instruction: 0xf8023601
    83a0:	strb	r9, [r4, -r3]
    83a4:	andcc	r9, r4, r7, lsl #22
    83a8:	addmi	r3, r3, #4, 8	; 0x4000000
    83ac:	blge	18c5cb0 <g_benchSeparately@@Base+0x1896c7c>
    83b0:	addsmi	r9, r8, #14336	; 0x3800
    83b4:			; <UNDEFINED> instruction: 0xf8b0d206
    83b8:	stmdahi	r3!, {sp, lr, pc}
    83bc:	svclt	0x0004459e
    83c0:	strcc	r3, [r2], #-2
    83c4:	addsmi	r9, r8, #6144	; 0x1800
    83c8:	stmdavc	r3, {r2, r9, ip, lr, pc}
    83cc:	addsmi	r7, ip, #36, 16	; 0x240000
    83d0:	andcc	fp, r1, r8, lsl #30
    83d4:			; <UNDEFINED> instruction: 0xf7ff1bc3
    83d8:	blls	177150 <g_benchSeparately@@Base+0x14811c>
    83dc:	strcc	r3, [r4], #-260	; 0xfffffefc
    83e0:			; <UNDEFINED> instruction: 0xf63f428b
    83e4:	blls	332be0 <g_benchSeparately@@Base+0x303bac>
    83e8:	andle	r4, r6, #-1879048183	; 0x90000009
    83ec:			; <UNDEFINED> instruction: 0xe000f8b1
    83f0:	ldrmi	r8, [lr, #2083]	; 0x823
    83f4:	tstcc	r2, r4, lsl #30
    83f8:	blls	195408 <g_benchSeparately@@Base+0x1663d4>
    83fc:	andle	r4, r4, #-1879048183	; 0x90000009
    8400:	stmdavc	r4!, {r0, r1, r3, fp, ip, sp, lr}
    8404:	svclt	0x0008429c
    8408:	blne	ff2d4814 <g_benchSeparately@@Base+0xff2a57e0>
    840c:	ldmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8410:	blx	fe4d8544 <g_benchSeparately@@Base+0xfe4a9510>
    8414:	blx	fed052a8 <g_benchSeparately@@Base+0xfecd6274>
    8418:	ldmeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    841c:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8420:	blx	fe4d8534 <g_benchSeparately@@Base+0xfe4a9500>
    8424:	blx	fed052b8 <g_benchSeparately@@Base+0xfecd6284>
    8428:	ldmeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    842c:	bllt	c86430 <g_benchSeparately@@Base+0xc573fc>
    8430:			; <UNDEFINED> instruction: 0xf1a09d04
    8434:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
    8438:	ldrbteq	pc, [r0], #79	; 0x4f	; <UNPREDICTABLE>
    843c:	stcle	0, cr7, [r5, #-176]	; 0xffffff50
    8440:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, sp}^	; <UNPREDICTABLE>
    8444:	blmi	86458 <g_benchSeparately@@Base+0x57424>
    8448:			; <UNDEFINED> instruction: 0xdcfa29fe
    844c:	blne	86460 <g_benchSeparately@@Base+0x5742c>
    8450:	bllt	ff086454 <g_benchSeparately@@Base+0xff057420>
    8454:	ldrdcc	pc, [r1], -r2
    8458:	stfeqd	f7, [r1], {2}
    845c:			; <UNDEFINED> instruction: 0xf6474692
    8460:			; <UNDEFINED> instruction: 0xf6c912b1
    8464:	smladxls	r4, r7, r2, r6
    8468:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    846c:			; <UNDEFINED> instruction: 0xf7fe0d1b
    8470:			; <UNDEFINED> instruction: 0xf10cbff8
    8474:	strbmi	r0, [sp], -r4, lsl #8
    8478:	blls	242120 <g_benchSeparately@@Base+0x2130ec>
    847c:	vmlals.f32	s2, s11, s21
    8480:	ldmdbls	r0, {r4, r6, r7, r9, sl, lr}
    8484:	svclt	0x0094429e
    8488:	movwcs	r2, #4864	; 0x1300
    848c:	svclt	0x00284551
    8490:	cmplt	r3, r0, lsl #6
    8494:			; <UNDEFINED> instruction: 0x46314653
    8498:	ldrmi	r4, [r8], lr, lsl #12
    849c:	stceq	8, cr15, [r1, #-68]	; 0xffffffbc
    84a0:	stcmi	8, cr15, [r1, #-76]	; 0xffffffb4
    84a4:			; <UNDEFINED> instruction: 0xf0004284
    84a8:	blls	428e14 <g_benchSeparately@@Base+0x3f9de0>
    84ac:	bl	fea2f4f8 <g_benchSeparately@@Base+0xfea004c4>
    84b0:	blls	3c84c4 <g_benchSeparately@@Base+0x399490>
    84b4:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    84b8:	strpl	pc, [r0], #-2980	; 0xfffff45c
    84bc:	bl	550c8 <g_benchSeparately@@Base+0x26094>
    84c0:	stflss	f1, [r3], {212}	; 0xd4
    84c4:	addmi	r4, ip, #419430400	; 0x19000000
    84c8:	cfldrsge	mvf15, [r5, #-1016]!	; 0xfffffc08
    84cc:	vadd.i8	d2, d0, d14
    84d0:	sfmls	f0, 1, [pc], {21}
    84d4:	eorvc	r0, r1, r1, lsl #2
    84d8:	ldrmi	r9, [r8], #-2320	; 0xfffff6f0
    84dc:	movwcc	r6, #34829	; 0x880d
    84e0:	tstcc	r8, ip, asr #16
    84e4:	stcpl	8, cr15, [r8], {67}	; 0x43
    84e8:	stcmi	8, cr15, [r4], {67}	; 0x43
    84ec:	ldmle	r5!, {r3, r4, r7, r9, lr}^
    84f0:			; <UNDEFINED> instruction: 0xf04f9b02
    84f4:			; <UNDEFINED> instruction: 0x9c0f39ff
    84f8:	stceq	0, cr15, [r0], {79}	; 0x4f
    84fc:	beq	244b90 <g_benchSeparately@@Base+0x215b5c>
    8500:			; <UNDEFINED> instruction: 0xf8cd3b06
    8504:	movwls	sl, #57364	; 0xe014
    8508:	rsb	r9, pc, r8, lsl #22
    850c:	adcmi	r9, fp, #5120	; 0x1400
    8510:	mvnhi	pc, r0, asr #4
    8514:			; <UNDEFINED> instruction: 0xf8d86872
    8518:	addsmi	r3, r3, #4
    851c:	sbcshi	pc, r9, r0, asr #32
    8520:			; <UNDEFINED> instruction: 0xf1089b05
    8524:			; <UNDEFINED> instruction: 0xf1060708
    8528:	adcsmi	r0, fp, #8, 4	; 0x80000000
    852c:	adcshi	pc, lr, r0, asr #4
    8530:	ldmdavs	fp!, {r1, r2, r4, fp, sp, lr}
    8534:			; <UNDEFINED> instruction: 0xf00042b3
    8538:	ldrhtmi	r8, [r3], #-3
    853c:			; <UNDEFINED> instruction: 0xf3a3fa93
    8540:			; <UNDEFINED> instruction: 0xf383fab3
    8544:	ldrbeq	lr, [r3, r7, lsl #22]
    8548:	fstmdbxne	fp!, {d1-d62}	;@ Deprecated
    854c:	bls	4597b4 <g_benchSeparately@@Base+0x42a780>
    8550:	mvnseq	pc, #1073741825	; 0x40000001
    8554:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    8558:	bl	6ed6c <g_benchSeparately@@Base+0x3fd38>
    855c:	movwcc	r1, #25555	; 0x63d3
    8560:			; <UNDEFINED> instruction: 0xf4fe429a
    8564:	stmdavc	r3!, {r3, r5, r6, r7, sl, fp, sp, pc}
    8568:	svclt	0x009e2d0e
    856c:	eorvc	r1, r5, sp, ror #17
    8570:	vmax.s8	d4, d0, d12
    8574:	blls	28978 <_IO_stdin_used@@Base+0xcd8c>
    8578:			; <UNDEFINED> instruction: 0xf0804598
    857c:	strbmi	r8, [r1], -r4, ror #3
    8580:	ldrne	pc, [r1, #1607]!	; 0x647
    8584:	stccc	8, cr15, [r2, #-324]	; 0xfffffebc
    8588:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
    858c:	andeq	lr, fp, #168, 22	; 0x2a000
    8590:	smlatbeq	fp, r1, fp, lr
    8594:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    8598:			; <UNDEFINED> instruction: 0xf84e0d1b
    859c:			; <UNDEFINED> instruction: 0xf8d81023
    85a0:	blls	3485a8 <g_benchSeparately@@Base+0x319574>
    85a4:			; <UNDEFINED> instruction: 0xf000fb05
    85a8:			; <UNDEFINED> instruction: 0xf85e0d00
    85ac:			; <UNDEFINED> instruction: 0xf84e1020
    85b0:	addsmi	r2, r9, #32
    85b4:	svclt	0x002b980b
    85b8:	streq	lr, [r1], -fp, lsl #22
    85bc:	blls	2af1e8 <g_benchSeparately@@Base+0x2801b4>
    85c0:	svclt	0x0038185e
    85c4:	addmi	r9, r8, #7168	; 0x1c00
    85c8:	orrhi	pc, r8, r0, lsl #4
    85cc:	rsbsmi	pc, pc, r1, lsl #10
    85d0:	addmi	r3, r2, #255	; 0xff
    85d4:	orrhi	pc, r2, r0, lsl #4
    85d8:	ldrdpl	pc, [r0], -r8
    85dc:	addmi	r6, r5, #48, 16	; 0x300000
    85e0:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
    85e4:			; <UNDEFINED> instruction: 0x46201a52
    85e8:	blgt	865f0 <g_benchSeparately@@Base+0x575bc>
    85ec:	strmi	r9, [r1], -r7, lsl #30
    85f0:	blcs	c667c <g_benchSeparately@@Base+0x97648>
    85f4:	streq	pc, [r4, #-264]	; 0xfffffef8
    85f8:			; <UNDEFINED> instruction: 0xf10642bb
    85fc:	orrle	r0, r5, r4, lsl #4
    8600:	svcls	0x00069b0c
    8604:	strbmi	r1, [r3], #-2971	; 0xfffff465
    8608:	svclt	0x0028429f
    860c:	mrcne	6, 7, r4, cr11, cr15, {0}
    8610:	ldrtmi	r4, [sl], fp, lsr #5
    8614:	vcgt.s8	d25, d0, d8
    8618:	ldmdavs	r2!, {r0, r1, r3, r7, r8, pc}^
    861c:	ldrdcc	pc, [r4], -r8
    8620:			; <UNDEFINED> instruction: 0xf0404293
    8624:	blls	228b44 <g_benchSeparately@@Base+0x1f9b10>
    8628:	streq	pc, [r8, -r8, lsl #2]
    862c:	andeq	pc, r8, #-2147483647	; 0x80000001
    8630:	vqsub.s8	d20, d16, d27
    8634:	ldmdavs	r6, {r2, r3, r4, r5, r6, r7, pc}
    8638:	adcsmi	r6, r3, #3866624	; 0x3b0000
    863c:	rscshi	pc, r1, r0
    8640:	blx	fe4d8814 <g_benchSeparately@@Base+0xfe4a97e0>
    8644:	blx	fed054d8 <g_benchSeparately@@Base+0xfecd64a4>
    8648:	bl	20545c <g_benchSeparately@@Base+0x1d6428>
    864c:	blne	1f4a5a0 <g_benchSeparately@@Base+0x1f1b56c>
    8650:	ldrmi	r1, [r8], #3371	; 0xd2b
    8654:			; <UNDEFINED> instruction: 0xf47f45c2
    8658:	blls	174448 <g_benchSeparately@@Base+0x145414>
    865c:			; <UNDEFINED> instruction: 0xf080459a
    8660:	mcrls	1, 0, r8, cr10, cr1, {4}
    8664:	ldrdcs	pc, [r0], -sl
    8668:	addsmi	r6, sl, #3342336	; 0x330000
    866c:	orrhi	pc, r3, r0, asr #32
    8670:	andeq	pc, r4, #-2147483646	; 0x80000002
    8674:	blls	155e8c <g_benchSeparately@@Base+0x126e58>
    8678:	vqsub.s8	d20, d16, d3
    867c:	ldmdavs	r7!, {r0, r2, r7, r8, pc}
    8680:	adcsmi	r6, fp, #1245184	; 0x130000
    8684:	cmnhi	r4, r0	; <UNPREDICTABLE>
    8688:	blx	fe4d887c <g_benchSeparately@@Base+0xfe4a9848>
    868c:	blx	fed05520 <g_benchSeparately@@Base+0xfecd64ec>
    8690:	bl	c54a4 <g_benchSeparately@@Base+0x96470>
    8694:	bl	fe8c95e8 <g_benchSeparately@@Base+0xfe89a5b4>
    8698:	ldrmi	r0, [r5], #-522	; 0xfffffdf6
    869c:			; <UNDEFINED> instruction: 0xe7564490
    86a0:	strcc	r9, [r4, -r5, lsl #22]
    86a4:	adcsmi	r3, fp, #4, 4	; 0x40000000
    86a8:	svcge	0x0042f63f
    86ac:	addsmi	r9, pc, #14336	; 0x3800
    86b0:	ldmdahi	lr!, {r0, r2, r9, ip, lr, pc}
    86b4:	addsmi	r8, lr, #1245184	; 0x130000
    86b8:	strcc	fp, [r2, -r4, lsl #30]
    86bc:	blls	194ecc <g_benchSeparately@@Base+0x165e98>
    86c0:	andle	r4, r4, #-268435447	; 0xf0000009
    86c4:	ldmdavc	r2, {r0, r1, r3, r4, r5, fp, ip, sp, lr}
    86c8:	svclt	0x0008429a
    86cc:	blne	1f562d8 <g_benchSeparately@@Base+0x1f272a4>
    86d0:	b	fe1023c4 <g_benchSeparately@@Base+0xfe0d3390>
    86d4:	blx	fe549ae4 <g_benchSeparately@@Base+0xfe51aab0>
    86d8:	blx	fed85d74 <g_benchSeparately@@Base+0xfed56d40>
    86dc:	stmiaeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    86e0:	mcrls	7, 0, lr, cr11, cr3, {1}
    86e4:	andeq	pc, pc, #1073741865	; 0x40000029
    86e8:			; <UNDEFINED> instruction: 0xf04f2afe
    86ec:	ldrshtvc	r0, [r0], -r0
    86f0:	rscscs	sp, pc, r5, lsl #26
    86f4:			; <UNDEFINED> instruction: 0xf8033aff
    86f8:	bcs	fff8b304 <g_benchSeparately@@Base+0xfff5c2d0>
    86fc:			; <UNDEFINED> instruction: 0xf803dcfa
    8700:			; <UNDEFINED> instruction: 0xf7ff2b01
    8704:	ldrbmi	fp, [r3], pc, lsr #23
    8708:			; <UNDEFINED> instruction: 0xf8dd900e
    870c:			; <UNDEFINED> instruction: 0xf8cda020
    8710:			; <UNDEFINED> instruction: 0xf7fe9030
    8714:	bls	3b76a0 <g_benchSeparately@@Base+0x38866c>
    8718:	svclt	0x00384562
    871c:			; <UNDEFINED> instruction: 0xf4ff4598
    8720:	ldrmi	sl, [ip], -pc, lsr #17
    8724:			; <UNDEFINED> instruction: 0xf7ff46e1
    8728:	blls	b6a0c <g_benchSeparately@@Base+0x879d8>
    872c:			; <UNDEFINED> instruction: 0x960d46d3
    8730:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    8734:	streq	lr, [r9, #-2979]	; 0xfffff45d
    8738:	eorsls	pc, r8, sp, asr #17
    873c:	mcrlt	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    8740:	adcsmi	r9, sl, #12, 20	; 0xc000
    8744:	ldrmi	fp, [r8, #3896]	; 0xf38
    8748:	svcge	0x0056f4fe
    874c:	ssatmi	r4, #26, ip, lsl #12
    8750:	svclt	0x005df7fe
    8754:	ldrdcc	pc, [r1], -r8
    8758:	adcsne	pc, r1, #74448896	; 0x4700000
    875c:	eorsvs	pc, r7, #210763776	; 0xc900000
    8760:	streq	pc, [r1, -r8, lsl #2]
    8764:	blx	ac79a <g_benchSeparately@@Base+0x7d766>
    8768:			; <UNDEFINED> instruction: 0xf8cdf303
    876c:	ldceq	0, cr8, [fp, #-208]	; 0xffffff30
    8770:	mrclt	7, 6, APSR_nzcv, cr12, cr14, {7}
    8774:	movwcc	r3, #64783	; 0xfd0f
    8778:	svcvc	0x007ff5b5
    877c:			; <UNDEFINED> instruction: 0xf8807023
    8780:			; <UNDEFINED> instruction: 0xf8809002
    8784:			; <UNDEFINED> instruction: 0xf8809003
    8788:			; <UNDEFINED> instruction: 0xf8809004
    878c:	movwle	r9, #49157	; 0xc005
    8790:	ldrbvc	pc, [pc, #-1445]!	; 81f3 <__assert_fail@plt+0x722f>	; <UNPREDICTABLE>
    8794:	svcls	0x0004f801
    8798:	svcvc	0x007ff5b5
    879c:	andls	pc, r1, r1, lsl #17
    87a0:	andls	pc, r2, r1, lsl #17
    87a4:	andls	pc, r3, r1, lsl #17
    87a8:	blls	47d378 <g_benchSeparately@@Base+0x44e344>
    87ac:	movwcs	pc, #23459	; 0x5ba3	; <UNPREDICTABLE>
    87b0:	stmiane	ip, {r0, r1, r3, r4, r6, r7, r8, fp}^
    87b4:	strcc	r4, [r1], #-1053	; 0xfffffbe3
    87b8:	ldrb	r5, [ip], sp, asr #9
    87bc:	ldr	r4, [r1], #1724	; 0x6bc
    87c0:	movwcc	r9, #18693	; 0x4905
    87c4:	addsmi	r3, r9, #4, 8	; 0x4000000
    87c8:	ldcge	6, cr15, [ip], {63}	; 0x3f
    87cc:	addmi	r9, fp, #212992	; 0x34000
    87d0:			; <UNDEFINED> instruction: 0xf8b3d206
    87d4:	stmdahi	r1!, {lr, pc}
    87d8:	svclt	0x0004458c
    87dc:	strcc	r3, [r2], #-770	; 0xfffffcfe
    87e0:	addmi	r9, fp, #98304	; 0x18000
    87e4:	ldmdavc	r9, {r2, r9, ip, lr, pc}
    87e8:	addmi	r7, ip, #36, 16	; 0x240000
    87ec:	movwcc	fp, #7944	; 0x1f08
    87f0:	ldr	r1, [r6], #-2971	; 0xfffff465
    87f4:	blx	fe4d8928 <g_benchSeparately@@Base+0xfe4a98f4>
    87f8:	blx	fed0568c <g_benchSeparately@@Base+0xfecd6658>
    87fc:	ldmeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8800:	strbmi	lr, [r2, #1039]!	; 0x40f
    8804:	bls	2bd018 <g_benchSeparately@@Base+0x28dfe4>
    8808:			; <UNDEFINED> instruction: 0xf4ff429a
    880c:	ldrmi	sl, [lr], -r5, asr #19
    8810:			; <UNDEFINED> instruction: 0xf7ff4662
    8814:	blls	b6f44 <g_benchSeparately@@Base+0x87f10>
    8818:			; <UNDEFINED> instruction: 0x97044692
    881c:			; <UNDEFINED> instruction: 0xf7fe1a9d
    8820:	blls	2379e8 <g_benchSeparately@@Base+0x2089b4>
    8824:	andcc	r3, r4, #4, 14	; 0x100000
    8828:			; <UNDEFINED> instruction: 0xf63f42bb
    882c:			; <UNDEFINED> instruction: 0xf10aaf04
    8830:	addsmi	r3, pc, #-67108861	; 0xfc000003
    8834:	ldmdahi	lr!, {r0, r2, r9, ip, lr, pc}
    8838:	addsmi	r8, lr, #1245184	; 0x130000
    883c:	strcc	fp, [r2, -r4, lsl #30]
    8840:	ldrmi	r3, [sl, #514]!	; 0x202
    8844:	ldmdavc	fp!, {r2, r8, fp, ip, lr, pc}
    8848:	addsmi	r7, sl, #1179648	; 0x120000
    884c:	strcc	fp, [r1, -r8, lsl #30]
    8850:			; <UNDEFINED> instruction: 0xe6fd1b7d
    8854:	ldrdcc	pc, [r1], -r0
    8858:	adcsne	pc, r1, #74448896	; 0x4700000
    885c:	eorsvs	pc, r7, #210763776	; 0xc900000
    8860:	strls	r4, [r4], -r2, lsl #13
    8864:	blx	94872 <g_benchSeparately@@Base+0x6583e>
    8868:	ldceq	3, cr15, [fp, #-12]
    886c:	bllt	fedc686c <g_benchSeparately@@Base+0xfed97838>
    8870:			; <UNDEFINED> instruction: 0xf1a19d04
    8874:	bcs	fff890b8 <g_benchSeparately@@Base+0xfff5a084>
    8878:	ldrbteq	pc, [r0], #79	; 0x4f	; <UNPREDICTABLE>
    887c:	stcle	0, cr7, [r5, #-176]	; 0xffffff50
    8880:	bcc	fffd1c84 <g_benchSeparately@@Base+0xfffa2c50>
    8884:	blmi	86898 <g_benchSeparately@@Base+0x57864>
    8888:	vldmiale	sl!, {s5-s258}
    888c:	blcs	868a0 <g_benchSeparately@@Base+0x5786c>
    8890:	cfstrsls	mvf14, [r8], {146}	; 0x92
    8894:	str	r4, [r6, #1593]!	; 0x639
    8898:	adcsmi	r9, sl, #53248	; 0xd000
    889c:	ldrmi	sp, [r9, #514]	; 0x202
    88a0:	bge	ff045ca4 <g_benchSeparately@@Base+0xff016c70>
    88a4:	ssatmi	r4, #25, ip, lsl #12
    88a8:	blt	ff1868ac <g_benchSeparately@@Base+0xff157878>
    88ac:	ldrtmi	r9, [r8], -r8, lsl #24
    88b0:	b	fe101eb0 <g_benchSeparately@@Base+0xfe0d2e7c>
    88b4:	blx	fe549cc4 <g_benchSeparately@@Base+0xfe51ac90>
    88b8:	blx	fed85f54 <g_benchSeparately@@Base+0xfed56f20>
    88bc:	stmiaeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    88c0:	blls	c23e0 <g_benchSeparately@@Base+0x933ac>
    88c4:	ldrdls	r4, [fp], -r3
    88c8:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    88cc:	streq	lr, [r8, #-2979]	; 0xfffff45d
    88d0:	eorshi	pc, r4, sp, asr #17
    88d4:	stcllt	7, cr15, [r1, #-1016]	; 0xfffffc08
    88d8:	strbt	r4, [r7], pc, lsr #12
    88dc:	ldrdcc	pc, [r1], -r8
    88e0:	adcsne	pc, r1, #74448896	; 0x4700000
    88e4:	eorsvs	pc, r7, #210763776	; 0xc900000
    88e8:	subhi	pc, r0, sp, asr #17
    88ec:			; <UNDEFINED> instruction: 0xf108940f
    88f0:	blx	8a8fe <g_benchSeparately@@Base+0x5b8ca>
    88f4:	ldceq	3, cr15, [fp, #-12]
    88f8:	ldclt	7, cr15, [r9], {254}	; 0xfe
    88fc:			; <UNDEFINED> instruction: 0xf1a09d0f
    8900:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
    8904:	ldrbteq	pc, [r0], #79	; 0x4f	; <UNPREDICTABLE>
    8908:	stcle	0, cr7, [r5, #-176]	; 0xffffff50
    890c:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, sp}^	; <UNPREDICTABLE>
    8910:	blmi	86924 <g_benchSeparately@@Base+0x578f0>
    8914:			; <UNDEFINED> instruction: 0xdcfa29fe
    8918:	blne	8692c <g_benchSeparately@@Base+0x578f8>
    891c:	blls	c2094 <g_benchSeparately@@Base+0x93060>
    8920:	strls	r4, [r4], -r2, lsl #13
    8924:			; <UNDEFINED> instruction: 0xf7fe1a1d
    8928:			; <UNDEFINED> instruction: 0x9c08bb99
    892c:	smlaldx	r4, sp, r3, r6
    8930:	ldrb	r4, [ip, -pc, lsr #12]!
    8934:	andle	r4, r3, #645922816	; 0x26800000
    8938:	addsmi	r9, r1, #180224	; 0x2c000
    893c:	cfldrsge	mvf15, [sp], {255}	; 0xff
    8940:			; <UNDEFINED> instruction: 0x46184694
    8944:	blls	c19d4 <g_benchSeparately@@Base+0x929a0>
    8948:			; <UNDEFINED> instruction: 0xf8dd46f3
    894c:	bl	fe8f09f4 <g_benchSeparately@@Base+0xfe8c19c0>
    8950:	strls	r0, [pc], #-1288	; 8958 <__assert_fail@plt+0x7994>
    8954:	subhi	pc, r0, sp, asr #17
    8958:	ldclt	7, cr15, [r8], #1016	; 0x3f8
    895c:	addsmi	r9, r8, #16, 16	; 0x100000
    8960:	stmdals	r8, {r0, r1, r9, ip, lr, pc}
    8964:			; <UNDEFINED> instruction: 0xf4ff4288
    8968:			; <UNDEFINED> instruction: 0x460ead97
    896c:	ldr	r4, [ip, #1688]	; 0x698
    8970:	strcc	r3, [r4], -r4, lsl #4
    8974:	subsmi	lr, sl, pc, ror r6
    8978:			; <UNDEFINED> instruction: 0xf2a2fa92
    897c:			; <UNDEFINED> instruction: 0xf282fab2
    8980:	pkhtb	r0, sl, r2, asr #17
    8984:	ldrbmi	r9, [r2], -sl, lsl #28
    8988:	addsmi	r9, sl, #14336	; 0x3800
    898c:	ldmdahi	r7, {r0, r2, r9, ip, lr, pc}
    8990:	addsmi	r8, pc, #3342336	; 0x330000
    8994:	andcc	fp, r2, #4, 30
    8998:	blls	1961a8 <g_benchSeparately@@Base+0x167174>
    899c:	andle	r4, r4, #-1610612727	; 0xa0000009
    89a0:	ldmdavc	r6!, {r0, r1, r4, fp, ip, sp, lr}
    89a4:	svclt	0x0008429e
    89a8:	bl	fe8951b4 <g_benchSeparately@@Base+0xfe866180>
    89ac:	ldrbt	r0, [r4], -sl, lsl #4
    89b0:	svcmi	0x00f0e92d
    89b4:	pkhbtmi	fp, sl, r3, lsl #1
    89b8:			; <UNDEFINED> instruction: 0x461c4619
    89bc:	ldrmi	r4, [r1], r3, lsl #13
    89c0:			; <UNDEFINED> instruction: 0xf7fa9207
    89c4:	vadd.i8	<illegal reg q15.5>, q2, <illegal reg q2.5>
    89c8:			; <UNDEFINED> instruction: 0xf50b0110
    89cc:	strls	r4, [r8], #-640	; 0xfffffd80
    89d0:	bl	29eae4 <g_benchSeparately@@Base+0x26fab0>
    89d4:			; <UNDEFINED> instruction: 0xf1a00004
    89d8:	andls	r0, ip, fp, lsl #10
    89dc:	svccc	0x0080f5b3
    89e0:	andeq	pc, r5, r0, lsr #3
    89e4:	andls	r9, r9, r2, lsl #10
    89e8:	adchi	pc, ip, r0, lsl #1
    89ec:	andeq	pc, r8, r4, asr #4
    89f0:			; <UNDEFINED> instruction: 0xf85b6816
    89f4:	adcsmi	r0, r3, #0
    89f8:	stmdaeq	r6, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    89fc:	streq	lr, [r3, #-2816]	; 0xfffff500
    8a00:	andls	r9, r3, fp, lsl #10
    8a04:	andeq	lr, r6, r3, lsr #23
    8a08:	strls	r9, [r1], -r3, lsl #26
    8a0c:	andls	r4, r5, r8, lsr #8
    8a10:	adchi	pc, r7, r0, lsl #1
    8a14:	svcmi	0x00fcf1b4
    8a18:	teqhi	sp, r0, lsl #4	; <UNPREDICTABLE>
    8a1c:			; <UNDEFINED> instruction: 0xf2442c0c
    8a20:	bl	c8a40 <g_benchSeparately@@Base+0x99a0c>
    8a24:			; <UNDEFINED> instruction: 0xf84b0504
    8a28:	bl	19ca34 <g_benchSeparately@@Base+0x16da00>
    8a2c:	andsvs	r0, r1, r4, lsl #2
    8a30:	andeq	pc, r2, #79	; 0x4f
    8a34:	andcs	pc, r0, fp, lsr #16
    8a38:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
    8a3c:			; <UNDEFINED> instruction: 0xf6474650
    8a40:			; <UNDEFINED> instruction: 0xf85012b1
    8a44:			; <UNDEFINED> instruction: 0xf6c91b01
    8a48:	bne	ffce132c <g_benchSeparately@@Base+0xffcb22f8>
    8a4c:	vcgt.s8	d25, d8, d10
    8a50:	vsubw.s8	q8, q12, d1
    8a54:	tstls	r1, #128, 6
    8a58:	blx	9a392 <g_benchSeparately@@Base+0x6b35e>
    8a5c:	stclne	3, cr15, [r5], #-4
    8a60:	ldrls	r9, [r0, #-4]
    8a64:	stmdbge	lr, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8a68:	eorsge	pc, r4, sp, asr #17
    8a6c:			; <UNDEFINED> instruction: 0xf84b0d1b
    8a70:			; <UNDEFINED> instruction: 0xf8da6023
    8a74:	blx	94a82 <g_benchSeparately@@Base+0x65a4e>
    8a78:	ldrbmi	pc, [sl], -r3, lsl #6	; <UNPREDICTABLE>
    8a7c:	ldrmi	r4, [r0], r3, asr #13
    8a80:	bls	10bef4 <g_benchSeparately@@Base+0xdcec0>
    8a84:	vstmiaeq	r3, {d14-d17}
    8a88:	bl	fe88fbd4 <g_benchSeparately@@Base+0xfe860ba0>
    8a8c:			; <UNDEFINED> instruction: 0xf858000b
    8a90:	blls	90b24 <g_benchSeparately@@Base+0x61af0>
    8a94:	ldmdale	sl!, {r0, r3, r4, r7, r9, lr}
    8a98:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    8a9c:			; <UNDEFINED> instruction: 0xf64f2541
    8aa0:	blls	672a4 <g_benchSeparately@@Base+0x38270>
    8aa4:	streq	lr, [r2], #-2827	; 0xfffff4f5
    8aa8:	streq	lr, [lr], -r1, lsl #22
    8aac:	vfmsne.f32	s28, s10, s30
    8ab0:	blls	359504 <g_benchSeparately@@Base+0x32a4d0>
    8ab4:	bl	b06e4 <g_benchSeparately@@Base+0x816b0>
    8ab8:	movwls	r0, #27145	; 0x6a09
    8abc:	blls	1788c8 <g_benchSeparately@@Base+0x149894>
    8ac0:	blls	ced38 <g_benchSeparately@@Base+0x9fd04>
    8ac4:	addsmi	r9, r7, #402653184	; 0x18000000
    8ac8:			; <UNDEFINED> instruction: 0xf8cc680b
    8acc:			; <UNDEFINED> instruction: 0xf1050000
    8ad0:			; <UNDEFINED> instruction: 0xf6470c01
    8ad4:			; <UNDEFINED> instruction: 0xf6c915b1
    8ad8:	blx	161fbe <g_benchSeparately@@Base+0x132f8a>
    8adc:	strbtmi	pc, [r5], -r3, lsl #6	; <UNPREDICTABLE>
    8ae0:	tstpl	r3, #323584	; 0x4f000
    8ae4:	vstmiaeq	r3, {d14-d17}
    8ae8:	strmi	sp, [r2, #2056]	; 0x808
    8aec:	svcls	0x0004d306
    8af0:	ldrdge	pc, [r0], -r4
    8af4:	ldrbmi	r6, [r7, #-2111]	; 0xfffff7c1
    8af8:	adcshi	pc, r8, #0
    8afc:	eorcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8b00:	andeq	lr, fp, r1, lsr #23
    8b04:	tstls	r4, r2, lsl #22
    8b08:	addsmi	r4, lr, #51380224	; 0x3100000
    8b0c:	ldmib	sp, {r0, r3, r6, r7, r8, fp, ip, lr, pc}^
    8b10:	strbmi	r3, [r3], ip, lsl #20
    8b14:	bne	fe72f354 <g_benchSeparately@@Base+0xfe700320>
    8b18:			; <UNDEFINED> instruction: 0x2c0e9b10
    8b1c:	sbcshi	pc, r9, r0, asr #4
    8b20:			; <UNDEFINED> instruction: 0xf1a4980f
    8b24:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
    8b28:	rscseq	pc, r0, #79	; 0x4f
    8b2c:	stmdble	r5, {r1, ip, sp, lr}
    8b30:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}^	; <UNPREDICTABLE>
    8b34:	blcs	86b48 <g_benchSeparately@@Base+0x57b14>
    8b38:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}^
    8b3c:	blne	86b50 <g_benchSeparately@@Base+0x57b1c>
    8b40:	adc	r9, r0, lr, lsl #18
    8b44:	tsteq	r8, r4, asr #4	; <UNPREDICTABLE>
    8b48:	andeq	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    8b4c:	stmiane	r5, {r0, r4, fp, sp, lr}^
    8b50:	andls	r9, r3, fp, lsl #10
    8b54:	bl	fea9a390 <g_benchSeparately@@Base+0xfea6b35c>
    8b58:	tstls	r1, r5, lsl #16
    8b5c:	stmdane	r1, {r0, r3, r4, r6, r9, fp, ip}^
    8b60:			; <UNDEFINED> instruction: 0xf1b49105
    8b64:	vrecps.f32	q2, q8, q14
    8b68:	vqadd.s8	d24, d20, d6
    8b6c:	strtmi	r0, [r3], #-16
    8b70:			; <UNDEFINED> instruction: 0xf84b2c0c
    8b74:	stmdals	r1, {ip, sp}
    8b78:	tsteq	r6, r4, asr #4	; <UNPREDICTABLE>
    8b7c:	movweq	lr, #19200	; 0x4b00
    8b80:			; <UNDEFINED> instruction: 0xf04f6013
    8b84:			; <UNDEFINED> instruction: 0xf82b0302
    8b88:	vhadd.u8	d19, d0, d1
    8b8c:			; <UNDEFINED> instruction: 0x46d48091
    8b90:			; <UNDEFINED> instruction: 0x13b1f647
    8b94:	blcs	86d0c <g_benchSeparately@@Base+0x57cd8>
    8b98:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    8b9c:	vmla.i8	d25, d8, d7
    8ba0:			; <UNDEFINED> instruction: 0xf8cd0481
    8ba4:	vaddl.s8	q13, d8, d24
    8ba8:	blx	c9db2 <g_benchSeparately@@Base+0x9ad7e>
    8bac:			; <UNDEFINED> instruction: 0xf8cdf202
    8bb0:	mcrrne	0, 1, sl, sp, cr0
    8bb4:	strls	r9, [lr, #-1039]	; 0xfffffbf1
    8bb8:	ldfeqd	f1, [r2, #-52]	; 0xffffffcc
    8bbc:	eoreq	pc, r2, fp, asr #16
    8bc0:	ldrdcs	pc, [r1], -sl
    8bc4:	ldrbmi	r4, [r8], r2, asr #13
    8bc8:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    8bcc:			; <UNDEFINED> instruction: 0xf8580d1b
    8bd0:	bl	218c64 <g_benchSeparately@@Base+0x1e9c30>
    8bd4:	blls	8c5e8 <g_benchSeparately@@Base+0x5d5b4>
    8bd8:	andeq	pc, r1, ip, lsl #2
    8bdc:	andeq	lr, sl, #172, 22	; 0x2b000
    8be0:	ldmdale	r6!, {r3, r4, r7, r9, lr}
    8be4:	strbcs	r2, [r1, #-769]	; 0xfffffcff
    8be8:	blls	5a65c <g_benchSeparately@@Base+0x2b628>
    8bec:	tsteq	r4, sl, lsl #22
    8bf0:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    8bf4:	streq	lr, [fp], -r0, lsl #22
    8bf8:	blls	119670 <g_benchSeparately@@Base+0xea63c>
    8bfc:	blne	fe983540 <g_benchSeparately@@Base+0xfe95450c>
    8c00:	ldrne	pc, [r1, #1607]!	; 0x647
    8c04:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
    8c08:	svclt	0x003f9306
    8c0c:	ldmdbne	r9, {r0, r2, r8, r9, fp, ip, pc}
    8c10:	movwls	r9, #27395	; 0x6b03
    8c14:			; <UNDEFINED> instruction: 0xf8ce6803
    8c18:			; <UNDEFINED> instruction: 0xf5042000
    8c1c:			; <UNDEFINED> instruction: 0xf10e4e7f
    8c20:	blx	14c826 <g_benchSeparately@@Base+0x11d7f2>
    8c24:	ldrmi	pc, [r6, #771]	; 0x303
    8c28:	b	13da564 <g_benchSeparately@@Base+0x13ab530>
    8c2c:	bl	21d880 <g_benchSeparately@@Base+0x1ee84c>
    8c30:	movwle	r0, #24195	; 0x5e83
    8c34:	ldrdvc	pc, [r0], -ip
    8c38:	ldrdls	pc, [r0], -r1
    8c3c:	suble	r4, ip, pc, asr #10
    8c40:	eormi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8c44:	andeq	lr, sl, #160, 22	; 0x28000
    8c48:	strmi	r9, [r4], r2, lsl #22
    8c4c:	addsmi	r4, lr, #48, 12	; 0x3000000
    8c50:	blls	33f384 <g_benchSeparately@@Base+0x310350>
    8c54:	bls	29a768 <g_benchSeparately@@Base+0x26b734>
    8c58:			; <UNDEFINED> instruction: 0xa010f8dd
    8c5c:	blls	38f6d4 <g_benchSeparately@@Base+0x3606a0>
    8c60:	pushle	{r1, r2, r3, sl, fp, sp}
    8c64:			; <UNDEFINED> instruction: 0xf1a4980d
    8c68:	bcs	fff894ac <g_benchSeparately@@Base+0xfff5a478>
    8c6c:	mvnseq	pc, pc, asr #32
    8c70:	stmdble	r5, {r0, ip, sp, lr}
    8c74:	bcc	fffd1478 <g_benchSeparately@@Base+0xfffa2444>
    8c78:	blne	86c8c <g_benchSeparately@@Base+0x57c58>
    8c7c:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
    8c80:	blcs	86c94 <g_benchSeparately@@Base+0x57c60>
    8c84:	ldrmi	r9, [r8], -sl, lsl #18
    8c88:			; <UNDEFINED> instruction: 0xf7f84622
    8c8c:	blls	202e9c <g_benchSeparately@@Base+0x1d3e68>
    8c90:	bne	ff019d18 <g_benchSeparately@@Base+0xfefeace4>
    8c94:	andcs	lr, r0, r0
    8c98:	andeq	pc, r8, #68, 4	; 0x40000004
    8c9c:	tsteq	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    8ca0:	andge	pc, r2, fp, asr #16
    8ca4:			; <UNDEFINED> instruction: 0xf84b9a08
    8ca8:	andslt	r2, r3, r3
    8cac:	svchi	0x00f0e8bd
    8cb0:			; <UNDEFINED> instruction: 0x2c0e9a07
    8cb4:	eorge	pc, r8, sp, asr #17
    8cb8:	movweq	pc, #4354	; 0x1102	; <UNPREDICTABLE>
    8cbc:	ldmle	r1, {r0, r2, r3, r9, ip, pc}^
    8cc0:			; <UNDEFINED> instruction: 0x0122990d
    8cc4:	ldrb	r7, [sp, sl]
    8cc8:	mrrcne	10, 0, r9, r3, cr7
    8ccc:	andge	lr, lr, #3358720	; 0x334000
    8cd0:	stmdbls	pc, {r0, r1, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8cd4:	andvc	r0, sl, r2, lsr #2
    8cd8:	svcls	0x0006e732
    8cdc:	blls	28f92c <g_benchSeparately@@Base+0x2608f8>
    8ce0:	svclt	0x0088459c
    8ce4:	vqsub.s8	d20, d16, d25
    8ce8:	strmi	r8, [fp], -r1, ror #6
    8cec:	stcmi	8, cr15, [r1], {28}
    8cf0:			; <UNDEFINED> instruction: 0xf81346e1
    8cf4:	ldrmi	r0, [r9], -r1, lsl #24
    8cf8:	ldfccp	f7, [pc], #48	; 8d30 <__assert_fail@plt+0x7d6c>
    8cfc:	addmi	r3, r4, #1024	; 0x400
    8d00:	movthi	pc, #53248	; 0xd000	; <UNPREDICTABLE>
    8d04:	bl	fea6f934 <g_benchSeparately@@Base+0xfea40900>
    8d08:	blls	38a51c <g_benchSeparately@@Base+0x35b4e8>
    8d0c:	vceq.f32	d2, d0, d14
    8d10:	stflsd	f0, [sp], {156}	; 0x9c
    8d14:	eorvc	r0, r0, r0, lsr r1
    8d18:	ldrmi	r9, [lr], #-2058	; 0xfffff7f6
    8d1c:	movwcc	r6, #34821	; 0x8805
    8d20:	andcc	r6, r8, r4, asr #16
    8d24:	stcpl	8, cr15, [r8], {67}	; 0x43
    8d28:	stcmi	8, cr15, [r4], {67}	; 0x43
    8d2c:	ldmle	r5!, {r1, r2, r3, r4, r7, r9, lr}^
    8d30:			; <UNDEFINED> instruction: 0xf04f9b0c
    8d34:			; <UNDEFINED> instruction: 0xf8dd35ff
    8d38:			; <UNDEFINED> instruction: 0xf1a3b034
    8d3c:	blcc	188d64 <g_benchSeparately@@Base+0x159d30>
    8d40:	movwls	r9, #57350	; 0xe006
    8d44:	stcls	0, cr14, [r6], {104}	; 0x68
    8d48:	vqrshl.s8	q10, q10, q0
    8d4c:	stmdavs	sl, {r3, r4, r5, r8, pc}^
    8d50:	ldrdcc	pc, [r4], -r9
    8d54:			; <UNDEFINED> instruction: 0xf0404293
    8d58:			; <UNDEFINED> instruction: 0xf10980fd
    8d5c:			; <UNDEFINED> instruction: 0xf1010708
    8d60:	adcsmi	r0, ip, #8, 24	; 0x800
    8d64:	sbcshi	pc, pc, r0, asr #4
    8d68:	ldrdcs	pc, [r0], -ip
    8d6c:	addsmi	r6, r3, #3866624	; 0x3b0000
    8d70:	sbcshi	pc, r2, r0
    8d74:	blx	fe4d8ec8 <g_benchSeparately@@Base+0xfe4a9e94>
    8d78:	blx	fed05c0c <g_benchSeparately@@Base+0xfecd6bd8>
    8d7c:	bl	205b90 <g_benchSeparately@@Base+0x1d6b5c>
    8d80:	bl	fe9cacd4 <g_benchSeparately@@Base+0xfe99bca0>
    8d84:			; <UNDEFINED> instruction: 0xf10e0e0e
    8d88:			; <UNDEFINED> instruction: 0xf89b0304
    8d8c:	ldrmi	r2, [r9], #0
    8d90:	svceq	0x000ef1be
    8d94:	addshi	pc, lr, r0, lsl #4
    8d98:			; <UNDEFINED> instruction: 0xf88b4496
    8d9c:	strmi	lr, [r3], r0
    8da0:	ldrmi	r9, [r9, #2818]	; 0xb02
    8da4:	smlalbbhi	pc, r3, r0, r0	; <UNPREDICTABLE>
    8da8:			; <UNDEFINED> instruction: 0xf6474649
    8dac:			; <UNDEFINED> instruction: 0xf85110b1
    8db0:			; <UNDEFINED> instruction: 0xf6c92d02
    8db4:	bl	fea60e98 <g_benchSeparately@@Base+0xfea31e64>
    8db8:			; <UNDEFINED> instruction: 0xf10b030a
    8dbc:	bl	fe84a5c8 <g_benchSeparately@@Base+0xfe81b594>
    8dc0:	blx	91f2 <__assert_fail@plt+0x822e>
    8dc4:	ldrtmi	pc, [r4], r2, lsl #4	; <UNPREDICTABLE>
    8dc8:			; <UNDEFINED> instruction: 0xf8480d12
    8dcc:			; <UNDEFINED> instruction: 0xf8d91022
    8dd0:	stmdbls	r1, {lr}
    8dd4:			; <UNDEFINED> instruction: 0xf404fb00
    8dd8:			; <UNDEFINED> instruction: 0xf8580d24
    8ddc:			; <UNDEFINED> instruction: 0xf8482024
    8de0:	addmi	r3, sl, #36	; 0x24
    8de4:	rsbsmi	pc, pc, r2, lsl #10
    8de8:	rscseq	pc, pc, r0, lsl #2
    8dec:	bl	2b8aa8 <g_benchSeparately@@Base+0x289a74>
    8df0:	stmdbls	r5, {r1, r8}
    8df4:	svcls	0x00049f03
    8df8:	stmne	r9, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    8dfc:	vhsub.s8	d4, d16, d3
    8e00:			; <UNDEFINED> instruction: 0xf8d980e0
    8e04:	stmdavs	r8, {lr}
    8e08:			; <UNDEFINED> instruction: 0xf0404284
    8e0c:	bne	fe6a917c <g_benchSeparately@@Base+0xfe67a148>
    8e10:	andeq	pc, r0, pc, asr #32
    8e14:	andeq	pc, r0, fp, lsl #17
    8e18:	ldrtmi	r9, [r0], -r3, lsl #22
    8e1c:	mvfeqs	f7, #1.0
    8e20:	stfeqd	f7, [r4], {1}
    8e24:			; <UNDEFINED> instruction: 0xf820429f
    8e28:	orrle	r2, ip, r2, lsl #22
    8e2c:			; <UNDEFINED> instruction: 0xf89b9b0b
    8e30:	bne	1710e38 <g_benchSeparately@@Base+0x16e1e04>
    8e34:	strbmi	r9, [ip], #-2825	; 0xfffff4f7
    8e38:	svclt	0x0028429c
    8e3c:	mcrne	6, 7, r4, cr3, cr12, {0}
    8e40:	movwls	r4, #42355	; 0xa573
    8e44:	sbchi	pc, sp, r0, asr #4
    8e48:			; <UNDEFINED> instruction: 0xf8d9684f
    8e4c:	adcsmi	r3, fp, #4
    8e50:	adchi	pc, r6, r0, asr #32
    8e54:			; <UNDEFINED> instruction: 0xf1099b0a
    8e58:			; <UNDEFINED> instruction: 0xf1010708
    8e5c:	adcsmi	r0, fp, #8, 24	; 0x800
    8e60:	addhi	pc, r8, r0, asr #4
    8e64:	ldrdne	pc, [r0], -ip
    8e68:	addmi	r6, fp, #3866624	; 0x3b0000
    8e6c:	submi	sp, fp, fp, ror r0
    8e70:			; <UNDEFINED> instruction: 0xf3a3fa93
    8e74:			; <UNDEFINED> instruction: 0xf383fab3
    8e78:	ldrbeq	lr, [r3, r7, lsl #22]
    8e7c:	vmlaeq.f64	d14, d30, d23
    8e80:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    8e84:	strbmi	r4, [ip, #-1177]	; 0xfffffb67
    8e88:	svcls	0x0006d182
    8e8c:			; <UNDEFINED> instruction: 0xf08042bc
    8e90:	blls	1298a0 <g_benchSeparately@@Base+0xfa86c>
    8e94:	ldmdavs	fp, {r0, r5, fp, sp, lr}
    8e98:			; <UNDEFINED> instruction: 0xf0404299
    8e9c:	stcne	0, cr8, [r1, #-772]!	; 0xfffffcfc
    8ea0:	addmi	r9, pc, #4, 22	; 0x1000
    8ea4:	stfeqd	f7, [r4], {3}
    8ea8:	adchi	pc, r4, r0, asr #4
    8eac:	ldrdvc	pc, [r0], -ip
    8eb0:	adcsmi	r6, fp, #720896	; 0xb0000
    8eb4:	addshi	pc, r7, r0
    8eb8:	blx	fe4d90ac <g_benchSeparately@@Base+0xfe4aa078>
    8ebc:	blx	fed05d50 <g_benchSeparately@@Base+0xfecd6d1c>
    8ec0:	bl	85cd4 <g_benchSeparately@@Base+0x56ca0>
    8ec4:	blne	249618 <g_benchSeparately@@Base+0x21a5e4>
    8ec8:	strmi	r4, [r9], #1166	; 0x48e
    8ecc:	svceq	0x000ef1be
    8ed0:	svcge	0x0062f67f
    8ed4:	mvfeq<illegal precision>p	f7, #0.5
    8ed8:			; <UNDEFINED> instruction: 0xf5be320f
    8edc:			; <UNDEFINED> instruction: 0xf88b7f7f
    8ee0:	adcsvc	r2, r5, r0
    8ee4:	ldrshvc	r7, [r5, -r5]!
    8ee8:	movwle	r7, #37237	; 0x9175
    8eec:	cdpvc	5, 7, cr15, cr15, cr14, {5}
    8ef0:	svcpl	0x0004f800
    8ef4:	svcvc	0x007ff5be
    8ef8:	addvc	r7, r5, r5, asr #32
    8efc:	rscsle	r7, r5, #197	; 0xc5
    8f00:	blx	fe8efb46 <g_benchSeparately@@Base+0xfe8c0b12>
    8f04:	ldmibeq	fp, {r1, r2, r3, r8, r9, sp}^
    8f08:	bleq	103b10 <g_benchSeparately@@Base+0xd4adc>
    8f0c:			; <UNDEFINED> instruction: 0xf10b449e
    8f10:			; <UNDEFINED> instruction: 0xf8000b01
    8f14:	strb	lr, [r3, -r3]
    8f18:	strcc	r9, [r4, -r6, lsl #22]
    8f1c:	stfeqd	f7, [r4], {12}
    8f20:			; <UNDEFINED> instruction: 0xf63f42bb
    8f24:	blls	3b4bb0 <g_benchSeparately@@Base+0x385b7c>
    8f28:	andle	r4, r7, #-268435447	; 0xf0000009
    8f2c:			; <UNDEFINED> instruction: 0xf8bc883a
    8f30:	addsmi	r3, sl, #0
    8f34:	strcc	fp, [r2, -r4, lsl #30]
    8f38:	stfeqd	f7, [r2], {12}
    8f3c:	addsmi	r9, pc, #9216	; 0x2400
    8f40:	ldmdavc	fp!, {r0, r2, r9, ip, lr, pc}
    8f44:	mulcs	r0, ip, r8
    8f48:	svclt	0x0008429a
    8f4c:	bl	fe9d6b58 <g_benchSeparately@@Base+0xfe9a7b24>
    8f50:	ldr	r0, [r8, -lr, lsl #28]
    8f54:	vmlaeq.f32	s28, s5, s6
    8f58:	mcr2	10, 5, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
    8f5c:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    8f60:	vfnmaeq.f32	s29, s28, s30
    8f64:	blls	2c2ba8 <g_benchSeparately@@Base+0x293b74>
    8f68:			; <UNDEFINED> instruction: 0xf10c3704
    8f6c:	adcsmi	r0, fp, #4, 24	; 0x400
    8f70:	svcge	0x0078f63f
    8f74:	addsmi	r1, pc, #1584	; 0x630
    8f78:	ldmdahi	r9!, {r0, r1, r2, r9, ip, lr, pc}
    8f7c:			; <UNDEFINED> instruction: 0x3000f8bc
    8f80:	svclt	0x00044299
    8f84:			; <UNDEFINED> instruction: 0xf10c3702
    8f88:	adcsmi	r0, ip, #512	; 0x200
    8f8c:	ldmdavc	fp!, {r0, r2, r8, fp, ip, lr, pc}
    8f90:	mulne	r0, ip, r8
    8f94:	svclt	0x00084299
    8f98:	bl	fe9d6ba4 <g_benchSeparately@@Base+0xfe9a7b70>
    8f9c:	strb	r0, [pc, -lr, lsl #28]!
    8fa0:	vmlaeq.f32	s28, s15, s6
    8fa4:	mcr2	10, 5, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
    8fa8:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    8fac:	vfnmaeq.f32	s29, s28, s30
    8fb0:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    8fb4:	strbmi	r4, [ip, #-1177]	; 0xfffffb67
    8fb8:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    8fbc:	ldrbtmi	lr, [r7], -r5, ror #14
    8fc0:			; <UNDEFINED> instruction: 0xf8d9e7b1
    8fc4:			; <UNDEFINED> instruction: 0xf6473001
    8fc8:			; <UNDEFINED> instruction: 0xf6c912b1
    8fcc:	stmib	sp, {r0, r1, r2, r4, r5, r9, sp, lr}^
    8fd0:			; <UNDEFINED> instruction: 0xf8cdbc0d
    8fd4:			; <UNDEFINED> instruction: 0xf1099028
    8fd8:	blx	8bfe6 <g_benchSeparately@@Base+0x5cfb2>
    8fdc:	ldceq	3, cr15, [fp, #-12]
    8fe0:			; <UNDEFINED> instruction: 0x4677e5f5
    8fe4:	blls	1c2f04 <g_benchSeparately@@Base+0x193ed0>
    8fe8:			; <UNDEFINED> instruction: 0xf10c3104
    8fec:	addmi	r0, fp, #4, 24	; 0x400
    8ff0:	svcge	0x005cf63f
    8ff4:	addsmi	r9, r9, #14336	; 0x3800
    8ff8:	stmdahi	pc, {r0, r1, r2, r9, ip, lr, pc}	; <UNPREDICTABLE>
    8ffc:			; <UNDEFINED> instruction: 0x3000f8bc
    9000:	svclt	0x0004429f
    9004:			; <UNDEFINED> instruction: 0xf10c3102
    9008:	blls	24c018 <g_benchSeparately@@Base+0x21cfe4>
    900c:	andle	r4, r5, #-1879048183	; 0x90000009
    9010:			; <UNDEFINED> instruction: 0xf89c780b
    9014:	addsmi	r7, pc, #0
    9018:	tstcc	r1, r8, lsl #30
    901c:	ldrb	r1, [r3, -r9, lsl #22]
    9020:	blx	fe45918c <g_benchSeparately@@Base+0xfe42a158>
    9024:	blx	fec856b0 <g_benchSeparately@@Base+0xfec5667c>
    9028:	stmiaeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    902c:	blls	342d64 <g_benchSeparately@@Base+0x313d30>
    9030:			; <UNDEFINED> instruction: 0xf8cd465a
    9034:			; <UNDEFINED> instruction: 0x46c3b034
    9038:	streq	lr, [r9], #-2979	; 0xfffff45d
    903c:			; <UNDEFINED> instruction: 0xa010f8dd
    9040:			; <UNDEFINED> instruction: 0xf8cd4613
    9044:	movwcc	r9, #4136	; 0x1028
    9048:	stcls	6, cr14, [sp, #-40]	; 0xffffffd8
    904c:	andeq	pc, pc, r6, lsr #3
    9050:			; <UNDEFINED> instruction: 0xf04f28fe
    9054:	strdvc	r0, [ip], -r0	; <UNPREDICTABLE>
    9058:	ldrbtcs	sp, [pc], #3333	; 9060 <__assert_fail@plt+0x809c>
    905c:			; <UNDEFINED> instruction: 0xf80338ff
    9060:	ldmcs	lr!, {r0, r8, r9, fp, lr}^
    9064:			; <UNDEFINED> instruction: 0xf803dcfa
    9068:	ldrb	r0, [r5], -r1, lsl #22
    906c:	bne	fe030484 <g_benchSeparately@@Base+0xfe001450>
    9070:	svcls	0x0006990e
    9074:	strtmi	r4, [fp], -r9, lsr #5
    9078:	movwcs	fp, #3884	; 0xf2c
    907c:	adcsmi	r2, ip, #67108864	; 0x4000000
    9080:	movwcs	fp, #3992	; 0xf98
    9084:			; <UNDEFINED> instruction: 0xf0002b00
    9088:	strtmi	r8, [r3], -r4, ror #3
    908c:	stcne	8, cr15, [r1], {21}
    9090:			; <UNDEFINED> instruction: 0xf81346a9
    9094:	ldrmi	r2, [ip], -r1, lsl #24
    9098:	blcc	584a4 <g_benchSeparately@@Base+0x29470>
    909c:			; <UNDEFINED> instruction: 0xf0004291
    90a0:	blls	3a97e4 <g_benchSeparately@@Base+0x37a7b0>
    90a4:	streq	lr, [r3, #-2985]	; 0xfffff457
    90a8:	vstrcs	d9, [lr, #-64]	; 0xffffffc0
    90ac:			; <UNDEFINED> instruction: 0x81a7f200
    90b0:			; <UNDEFINED> instruction: 0x012a990f
    90b4:	bls	3a50e4 <g_benchSeparately@@Base+0x3760b0>
    90b8:	ldmdavs	r6, {r0, r2, r3, r4, sl, lr}
    90bc:	ldmdavs	r1, {r3, r8, r9, ip, sp}^
    90c0:			; <UNDEFINED> instruction: 0xf8433208
    90c4:			; <UNDEFINED> instruction: 0xf8436c08
    90c8:	addsmi	r1, sp, #4, 24	; 0x400
    90cc:	blls	33f4a8 <g_benchSeparately@@Base+0x310474>
    90d0:	mvnscc	pc, pc, asr #32
    90d4:			; <UNDEFINED> instruction: 0xf1a39e0f
    90d8:	blcc	18b900 <g_benchSeparately@@Base+0x15c8cc>
    90dc:	andsge	pc, r0, sp, asr #17
    90e0:	strmi	r9, [r3], -lr, lsl #6
    90e4:	svcls	0x0004e069
    90e8:	vqrshl.s8	q10, <illegal reg q11.5>, q0
    90ec:	stmdavs	r0!, {r6, r8, pc}^
    90f0:	ldrdcc	pc, [r4], -r9
    90f4:			; <UNDEFINED> instruction: 0xf0404283
    90f8:			; <UNDEFINED> instruction: 0xf10980e1
    90fc:			; <UNDEFINED> instruction: 0xf1040a08
    9100:	ldrbmi	r0, [r7, #-3080]	; 0xfffff3f8
    9104:	adcshi	pc, pc, r0, asr #4
    9108:	ldrdeq	pc, [r0], -ip
    910c:	ldrdcc	pc, [r0], -sl
    9110:			; <UNDEFINED> instruction: 0xf0004283
    9114:	strhmi	r8, [r3], #-0
    9118:			; <UNDEFINED> instruction: 0xf3a3fa93
    911c:			; <UNDEFINED> instruction: 0xf383fab3
    9120:	beq	ff503d50 <g_benchSeparately@@Base+0xff4d4d1c>
    9124:	vmlaeq.f64	d14, d30, d26
    9128:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    912c:	ldrmi	r7, [r9], #2096	; 0x830
    9130:	svceq	0x000ef1be
    9134:	sbchi	pc, fp, r0, lsl #4
    9138:			; <UNDEFINED> instruction: 0xf8864486
    913c:	ldrmi	lr, [r6], -r0
    9140:	ldrmi	r9, [r9, #2818]	; 0xb02
    9144:	msrhi	SPSR_fs, r0, lsl #1
    9148:			; <UNDEFINED> instruction: 0xf6474648
    914c:			; <UNDEFINED> instruction: 0xf85014b1
    9150:			; <UNDEFINED> instruction: 0xf6c93d02
    9154:	bl	fea62238 <g_benchSeparately@@Base+0xfea33204>
    9158:	lfmne	f0, 2, [r5], #-44	; 0xffffffd4
    915c:	andeq	lr, fp, r0, lsr #23
    9160:	vqrdmulh.s<illegal width 8>	d15, d3, d4
    9164:	ldceq	6, cr4, [fp, #-696]	; 0xfffffd48
    9168:	eoreq	pc, r3, r8, asr #16
    916c:	ldrdeq	pc, [r0], -r9
    9170:			; <UNDEFINED> instruction: 0xf000fb04
    9174:	stceq	12, cr9, [r0, #-4]
    9178:	eorcc	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    917c:	eorcs	pc, r0, r8, asr #16
    9180:	stmdals	sl, {r2, r3, r4, r7, r9, lr}
    9184:	bl	2f8fd8 <g_benchSeparately@@Base+0x2c9fa4>
    9188:	cfstrsls	mvf0, [r5], {3}
    918c:	svcls	0x000d9f03
    9190:	stmiane	r4!, {r3, r7, r8, r9, sl, fp, ip, sp, pc}^
    9194:	vqsub.s8	d4, d16, d8
    9198:			; <UNDEFINED> instruction: 0xf50380ec
    919c:	rscscc	r4, pc, pc, ror r0	; <UNPREDICTABLE>
    91a0:	vhsub.s8	d4, d16, d2
    91a4:			; <UNDEFINED> instruction: 0xf8d980e6
    91a8:	stmdavs	r0!, {lr, pc}
    91ac:			; <UNDEFINED> instruction: 0xf0404584
    91b0:	bne	ff4e9538 <g_benchSeparately@@Base+0xff4ba504>
    91b4:	andeq	pc, r0, pc, asr #32
    91b8:			; <UNDEFINED> instruction: 0x462a7030
    91bc:	mvfeqs	f7, #1.0
    91c0:	blcc	c7250 <g_benchSeparately@@Base+0x9821c>
    91c4:	stfeqd	f7, [r4], {4}
    91c8:	addsmi	r9, pc, #3072	; 0xc00
    91cc:	blls	2fd800 <g_benchSeparately@@Base+0x2ce7cc>
    91d0:	blne	7e7298 <g_benchSeparately@@Base+0x7b8264>
    91d4:	strbmi	r9, [pc], #-2825	; 91dc <__assert_fail@plt+0x8218>
    91d8:	svclt	0x0028429f
    91dc:	mrcne	6, 7, r4, cr11, cr15, {0}
    91e0:	movwls	r4, #25971	; 0x6573
    91e4:	rschi	pc, r4, r0, asr #4
    91e8:	ldrdgt	pc, [r4], -r4
    91ec:	ldrdcc	pc, [r4], -r9
    91f0:			; <UNDEFINED> instruction: 0xf0404563
    91f4:	blls	1a94b0 <g_benchSeparately@@Base+0x17a47c>
    91f8:	beq	245624 <g_benchSeparately@@Base+0x2165f0>
    91fc:	stfeqd	f7, [r8], {4}
    9200:	vqrshl.s8	q10, <illegal reg q1.5>, q0
    9204:			; <UNDEFINED> instruction: 0xf8dc808b
    9208:			; <UNDEFINED> instruction: 0xf8da4000
    920c:	adcmi	r3, r3, #0
    9210:	rsbmi	sp, r3, ip, ror r0
    9214:			; <UNDEFINED> instruction: 0xf3a3fa93
    9218:			; <UNDEFINED> instruction: 0xf383fab3
    921c:	beq	ff503e4c <g_benchSeparately@@Base+0xff4d4e18>
    9220:	vmlaeq.f64	d14, d30, d26
    9224:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    9228:	strbmi	r4, [pc, #-1177]	; 8d97 <__assert_fail@plt+0x7dd3>
    922c:	blls	13d834 <g_benchSeparately@@Base+0x10e800>
    9230:			; <UNDEFINED> instruction: 0xf080429f
    9234:	stflsd	f0, [sp], {1}
    9238:	ldmdavs	ip!, {r0, r1, r5, fp, sp, lr}
    923c:			; <UNDEFINED> instruction: 0xf040429c
    9240:	blls	3695a4 <g_benchSeparately@@Base+0x33a570>
    9244:			; <UNDEFINED> instruction: 0xf1031d3c
    9248:	blls	10c260 <g_benchSeparately@@Base+0xdd22c>
    924c:	vhsub.s8	d20, d16, d19
    9250:			; <UNDEFINED> instruction: 0xf8dc80b8
    9254:	stmdavs	r3!, {sp, pc}
    9258:			; <UNDEFINED> instruction: 0xf0004553
    925c:	b	fe0e9510 <g_benchSeparately@@Base+0xfe0ba4dc>
    9260:	blx	fe4c9e90 <g_benchSeparately@@Base+0xfe49ae5c>
    9264:	blx	fed060f8 <g_benchSeparately@@Base+0xfecd70c4>
    9268:	bl	14607c <g_benchSeparately@@Base+0x117048>
    926c:	blne	ff6ca1c0 <g_benchSeparately@@Base+0xff69b18c>
    9270:	ldrmi	r4, [r9], #1182	; 0x49e
    9274:	blls	142fec <g_benchSeparately@@Base+0x113fb8>
    9278:	beq	1456a8 <g_benchSeparately@@Base+0x116674>
    927c:	stfeqd	f7, [r4], {12}
    9280:			; <UNDEFINED> instruction: 0xf63f4553
    9284:	blls	3b4f90 <g_benchSeparately@@Base+0x385f5c>
    9288:	andle	r4, r9, #645922816	; 0x26800000
    928c:			; <UNDEFINED> instruction: 0x0000f8ba
    9290:			; <UNDEFINED> instruction: 0x3000f8bc
    9294:	svclt	0x00044298
    9298:	beq	c56c8 <g_benchSeparately@@Base+0x96694>
    929c:	stfeqd	f7, [r2], {12}
    92a0:	ldrmi	r9, [sl, #2825]	; 0xb09
    92a4:			; <UNDEFINED> instruction: 0xf89ad207
    92a8:			; <UNDEFINED> instruction: 0xf89c3000
    92ac:	addsmi	r0, r8, #0
    92b0:			; <UNDEFINED> instruction: 0xf10abf08
    92b4:	bl	fea8bac0 <g_benchSeparately@@Base+0xfea5ca8c>
    92b8:	ldr	r0, [r5, -lr, lsl #28]!
    92bc:	vmlaeq.f32	s28, s1, s6
    92c0:	mcr2	10, 5, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
    92c4:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    92c8:	vfnmaeq.f32	s29, s28, s30
    92cc:			; <UNDEFINED> instruction: 0xf1aee72c
    92d0:	andcc	r0, pc, pc, lsl #28
    92d4:	svcvc	0x007ff5be
    92d8:	adcvc	r7, r9, r0, lsr r0
    92dc:			; <UNDEFINED> instruction: 0x712970e9
    92e0:	movwle	r7, #37225	; 0x9169
    92e4:	cdpvc	5, 7, cr15, cr15, cr14, {5}
    92e8:	svcne	0x0004f802
    92ec:	svcvc	0x007ff5be
    92f0:	addsvc	r7, r1, r1, asr r0
    92f4:	rscsle	r7, r5, #209	; 0xd1
    92f8:	blx	fe8eff46 <g_benchSeparately@@Base+0xfe8c0f12>
    92fc:	ldmibeq	fp, {r1, r2, r3, r8, r9}^
    9300:	ldrmi	r1, [lr], #2262	; 0x8d6
    9304:			; <UNDEFINED> instruction: 0xf8023601
    9308:	ldr	lr, [r9, -r3]
    930c:			; <UNDEFINED> instruction: 0xf10a9b06
    9310:			; <UNDEFINED> instruction: 0xf10c0a04
    9314:	ldrbmi	r0, [r3, #-3076]	; 0xfffff3fc
    9318:	svcge	0x0075f63f
    931c:	ldrmi	r1, [sl, #3707]	; 0xe7b
    9320:			; <UNDEFINED> instruction: 0xf8bad209
    9324:			; <UNDEFINED> instruction: 0xf8bc4000
    9328:	addsmi	r3, ip, #0
    932c:			; <UNDEFINED> instruction: 0xf10abf04
    9330:			; <UNDEFINED> instruction: 0xf10c0a02
    9334:	ldrbmi	r0, [r7, #-3074]	; 0xfffff3fe
    9338:			; <UNDEFINED> instruction: 0xf89ad907
    933c:			; <UNDEFINED> instruction: 0xf89c3000
    9340:	addsmi	r4, ip, #0
    9344:			; <UNDEFINED> instruction: 0xf10abf08
    9348:	bl	fea8bb54 <g_benchSeparately@@Base+0xfea5cb20>
    934c:	strb	r0, [r9, -lr, lsl #28]!
    9350:	vmlaeq.f32	s28, s25, s6
    9354:	mcr2	10, 5, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
    9358:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    935c:	vfnmaeq.f32	s29, s28, s30
    9360:	movweq	pc, #16654	; 0x410e	; <UNPREDICTABLE>
    9364:	strbmi	r4, [pc, #-1177]	; 8ed3 <__assert_fail@plt+0x7f0f>
    9368:	mcrge	4, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    936c:	usatmi	lr, #18, pc, asr #14	; <UNPREDICTABLE>
    9370:			; <UNDEFINED> instruction: 0xf8d9e789
    9374:			; <UNDEFINED> instruction: 0xf1093001
    9378:	andls	r0, r4, #268435456	; 0x10000000
    937c:	adcsne	pc, r1, #74448896	; 0x4700000
    9380:	eorsvs	pc, r7, #210763776	; 0xc900000
    9384:	vmlsvs.f16	s28, s31, s26	; <UNPREDICTABLE>
    9388:	eorsls	pc, r8, sp, asr #17
    938c:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    9390:			; <UNDEFINED> instruction: 0xf7ff0d1b
    9394:			; <UNDEFINED> instruction: 0xf8ddbb76
    9398:			; <UNDEFINED> instruction: 0x4621c010
    939c:	stmdbls	sl, {r1, r3, r5, r9, sl, sp, lr, pc}
    93a0:	svclt	0x00384561
    93a4:			; <UNDEFINED> instruction: 0xf4ff429f
    93a8:	ldrmi	sl, [r9], -r1, lsr #25
    93ac:	strt	r4, [r9], #1761	; 0x6e1
    93b0:			; <UNDEFINED> instruction: 0xe7b346f2
    93b4:	strcc	r9, [r4], #-2820	; 0xfffff4fc
    93b8:	stfeqd	f7, [r4], {12}
    93bc:			; <UNDEFINED> instruction: 0xf63f42a3
    93c0:	blls	3b50e8 <g_benchSeparately@@Base+0x3860b4>
    93c4:	andle	r4, r8, #156, 4	; 0xc0000009
    93c8:			; <UNDEFINED> instruction: 0xa000f8b4
    93cc:			; <UNDEFINED> instruction: 0x3000f8bc
    93d0:	svclt	0x0004459a
    93d4:			; <UNDEFINED> instruction: 0xf10c3402
    93d8:	blls	24c3e8 <g_benchSeparately@@Base+0x21d3b4>
    93dc:	andle	r4, r5, #156, 4	; 0xc0000009
    93e0:			; <UNDEFINED> instruction: 0xf89c7823
    93e4:	ldrmi	ip, [ip]
    93e8:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    93ec:	ldr	r1, [pc, -r3, ror #23]!
    93f0:	blx	fe4d9584 <g_benchSeparately@@Base+0xfe4aa550>
    93f4:	blx	fed06288 <g_benchSeparately@@Base+0xfecd7254>
    93f8:	ldmeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    93fc:	mcrls	7, 0, lr, cr15, cr8, {1}
    9400:	andeq	pc, pc, #1073741865	; 0x40000029
    9404:			; <UNDEFINED> instruction: 0xf04f2afe
    9408:	ldrshtvc	r0, [r1], -r0
    940c:	mvnscs	sp, r5, lsl #26
    9410:			; <UNDEFINED> instruction: 0xf8033aff
    9414:	bcs	fff90020 <g_benchSeparately@@Base+0xfff60fec>
    9418:			; <UNDEFINED> instruction: 0xf803dcfa
    941c:	strb	r2, [sl], -r1, lsl #22
    9420:	bcc	343b9c <g_benchSeparately@@Base+0x314b68>
    9424:	strls	r4, [pc], -r3, asr #13
    9428:	streq	lr, [r9], #-2979	; 0xfffff45d
    942c:	eorsls	pc, r8, sp, asr #17
    9430:	movwcc	r4, #5683	; 0x1633
    9434:	bllt	1c87438 <g_benchSeparately@@Base+0x1c58404>
    9438:	ldrsbtgt	pc, [r4], -sp	; <UNPREDICTABLE>
    943c:			; <UNDEFINED> instruction: 0xe7c0463c
    9440:	adcmi	r9, sl, #57344	; 0xe000
    9444:	addsmi	fp, pc, #56, 30	; 0xe0
    9448:	mcrge	4, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    944c:	ssatmi	r4, #10, ip, lsl #12
    9450:			; <UNDEFINED> instruction: 0xf8dde627
    9454:			; <UNDEFINED> instruction: 0xe6249010
    9458:			; <UNDEFINED> instruction: 0xf5b2b570
    945c:	strmi	r3, [r5], -r0, lsl #31
    9460:	andseq	pc, r0, r4, asr #4
    9464:	svclt	0x008c5828
    9468:	strcc	pc, [r0], pc, asr #8
    946c:	vmin.s8	d20, d4, d6
    9470:	svclt	0x00880408
    9474:	adcsmi	r4, r0, #52428800	; 0x3200000
    9478:	stmdbpl	r9!, {r0, r1, r3, r9, sl, lr}
    947c:			; <UNDEFINED> instruction: 0x4606bf31
    9480:	stmdane	r9, {r7, r8, r9, fp, ip}
    9484:			; <UNDEFINED> instruction: 0x46184614
    9488:	svclt	0x00384632
    948c:			; <UNDEFINED> instruction: 0xf7f74634
    9490:	vfma.f32	q15, q2, q7
    9494:	vrhadd.s8	d16, d4, d8
    9498:			; <UNDEFINED> instruction: 0x46030210
    949c:	rsbpl	r4, fp, r0, lsr #12
    94a0:	ldcllt	0, cr5, [r0, #-696]!	; 0xfffffd48
    94a4:			; <UNDEFINED> instruction: 0xf0002800
    94a8:	push	{r0, r4, r6, r8, pc}
    94ac:	strdlt	r4, [fp], r0
    94b0:	vmlaeq.f64	d14, d3, d1
    94b4:			; <UNDEFINED> instruction: 0x0c02eb00
    94b8:			; <UNDEFINED> instruction: 0xf1ac460f
    94bc:	tstls	r2, r0, lsl r1
    94c0:	msreq	CPSR_, lr, lsr #3
    94c4:	blcs	2d8d8 <_IO_stdin_used@@Base+0x11cec>
    94c8:	sbchi	pc, lr, r0
    94cc:			; <UNDEFINED> instruction: 0xf0002a00
    94d0:	blmi	fe82980c <g_benchSeparately@@Base+0xfe7fa7d8>
    94d4:	bleq	345b94 <g_benchSeparately@@Base+0x316b60>
    94d8:	stmdaeq	pc, {r2, r3, r5, r7, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    94dc:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
    94e0:			; <UNDEFINED> instruction: 0xf1ae9308
    94e4:	movwls	r0, #25351	; 0x6307
    94e8:	movweq	pc, #20910	; 0x51ae	; <UNPREDICTABLE>
    94ec:			; <UNDEFINED> instruction: 0xf1ac9307
    94f0:	movwls	r0, #21252	; 0x5304
    94f4:	movweq	pc, #33196	; 0x81ac	; <UNPREDICTABLE>
    94f8:	ldrtmi	r9, [fp], -r4, lsl #6
    94fc:	ldrtmi	r9, [r1], -r1
    9500:	blmi	8754c <g_benchSeparately@@Base+0x58518>
    9504:	bcs	3cb994 <g_benchSeparately@@Base+0x39c960>
    9508:	strbmi	sp, [r1, #-298]	; 0xfffffed6
    950c:	addshi	pc, r7, r0, lsl #1
    9510:	andcs	r9, r0, #65536	; 0x10000
    9514:	blpl	87560 <g_benchSeparately@@Base+0x5852c>
    9518:	ldrbteq	pc, [pc], r5, lsr #3	; <UNPREDICTABLE>
    951c:	blx	fed9ab44 <g_benchSeparately@@Base+0xfed6bb10>
    9520:	strtmi	pc, [sl], #-1670	; 0xfffff97a
    9524:	ldrbne	lr, [r6], -pc, asr #20
    9528:			; <UNDEFINED> instruction: 0x2600bf98
    952c:	mvnsle	r2, r0, lsl #28
    9530:	andls	r3, r1, pc, lsl #4
    9534:			; <UNDEFINED> instruction: 0xf080189d
    9538:	stmne	lr, {r1, r2, r5, r6, r7, pc}
    953c:			; <UNDEFINED> instruction: 0x46b2d27f
    9540:			; <UNDEFINED> instruction: 0x4656455d
    9544:	strmi	sp, [lr, #2357]!	; 0x935
    9548:	ldrmi	fp, [r4, #3880]!	; 0xf28
    954c:			; <UNDEFINED> instruction: 0xf0409801
    9550:			; <UNDEFINED> instruction: 0x461880da
    9554:	bl	ffec7538 <g_benchSeparately@@Base+0xffe98504>
    9558:	andlt	r1, fp, r8, ror #23
    955c:	svchi	0x00f0e8bd
    9560:			; <UNDEFINED> instruction: 0x0602e9dd
    9564:	bl	4f7e0 <g_benchSeparately@@Base+0x207ac>
    9568:	addsmi	r0, lr, #8192	; 0x2000
    956c:	addmi	fp, r8, #40, 30	; 0xa0
    9570:			; <UNDEFINED> instruction: 0xf8d1d9e6
    9574:			; <UNDEFINED> instruction: 0xf0049000
    9578:	ldrbmi	r0, [r6], -pc, lsl #4
    957c:			; <UNDEFINED> instruction: 0xf8d1688c
    9580:	stmiavs	r9, {r2, sp, pc}^
    9584:			; <UNDEFINED> instruction: 0xf8c3609c
    9588:			; <UNDEFINED> instruction: 0xf8c39000
    958c:	sbcsvs	sl, r9, r4
    9590:	blge	c7670 <g_benchSeparately@@Base+0x9863c>
    9594:	svclt	0x00182a0f
    9598:	svceq	0x0007f1ba
    959c:	streq	lr, [sl], #-2981	; 0xfffff45b
    95a0:	adcmi	sp, r7, #475136	; 0x74000
    95a4:	stmdals	r1, {r1, r2, r3, r6, r8, fp, ip, lr, pc}
    95a8:	stmdacc	r1, {r7, r8, r9, fp, ip}
    95ac:	pop	{r0, r1, r3, ip, sp, pc}
    95b0:	stmdals	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    95b4:	stmiale	r6, {r1, r7, r8, sl, lr}^
    95b8:			; <UNDEFINED> instruction: 0xf8d19801
    95bc:	movwcc	r9, #32768	; 0x8000
    95c0:	tstcc	r8, sl, asr #16
    95c4:	stcls	8, cr15, [r8], {67}	; 0x43
    95c8:	stccs	8, cr15, [r4], {67}	; 0x43
    95cc:	mvnsle	r4, #-1342177270	; 0xb000000a
    95d0:	blge	c76b0 <g_benchSeparately@@Base+0x9867c>
    95d4:	andeq	pc, pc, #4
    95d8:	bl	fe96d5e4 <g_benchSeparately@@Base+0xfe93e5b0>
    95dc:	bcs	3ca60c <g_benchSeparately@@Base+0x39b5d8>
    95e0:	adcmi	sp, r7, #73	; 0x49
    95e4:	tsteq	r4, r2, lsl #2	; <UNPREDICTABLE>
    95e8:			; <UNDEFINED> instruction: 0xf1bad8dd
    95ec:	bl	14d210 <g_benchSeparately@@Base+0x11e1dc>
    95f0:	stmdble	r4!, {r0, r8, r9}^
    95f4:	ldrdls	pc, [r0], -r4
    95f8:	andeq	pc, r8, #4, 2
    95fc:			; <UNDEFINED> instruction: 0xf8c56864
    9600:	rsbvs	r9, ip, r0
    9604:			; <UNDEFINED> instruction: 0xf105455b
    9608:	stmdale	r4, {r3, sl}^
    960c:	ldrdge	pc, [r0], -r2
    9610:			; <UNDEFINED> instruction: 0xf8d22910
    9614:			; <UNDEFINED> instruction: 0xf8c59004
    9618:			; <UNDEFINED> instruction: 0xf8c4a008
    961c:			; <UNDEFINED> instruction: 0xf67f9004
    9620:	stmdals	r1, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    9624:	andcc	r3, r8, #16, 10	; 0x4000000
    9628:	strcc	r6, [r8, #-2068]	; 0xfffff7ec
    962c:	andcc	r6, r8, #5308416	; 0x510000
    9630:	stcmi	8, cr15, [r8], {69}	; 0x45
    9634:	stcne	8, cr15, [r4], {69}	; 0x45
    9638:	ldmle	r5!, {r0, r1, r3, r5, r7, r9, lr}^
    963c:	stmdals	r1, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9640:	ldr	r4, [r1, lr, lsl #12]!
    9644:	strtmi	r6, [r1], r1, lsr #16
    9648:	ldrdge	pc, [r4], -r4
    964c:	strtmi	r1, [fp], #-3347	; 0xfffff2ed
    9650:			; <UNDEFINED> instruction: 0xf8c56029
    9654:			; <UNDEFINED> instruction: 0xf859a004
    9658:			; <UNDEFINED> instruction: 0xf8d91f08
    965c:	adcvs	r2, r9, r4
    9660:	bhi	8a1a10 <g_benchSeparately@@Base+0x8729dc>
    9664:	strb	r8, [sl, -sl, lsr #4]
    9668:	suble	r2, lr, r1, lsl #20
    966c:	rscscc	pc, pc, pc, asr #32
    9670:	pop	{r0, r1, r3, ip, sp, pc}
    9674:	stmdals	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9678:	bls	151a80 <g_benchSeparately@@Base+0x122a4c>
    967c:	blcc	876dc <g_benchSeparately@@Base+0x586a8>
    9680:	ldrmi	r4, [r9], #-690	; 0xfffffd4e
    9684:	blcs	fffffccc <g_benchSeparately@@Base+0xfffd0c98>
    9688:			; <UNDEFINED> instruction: 0xf101d0f8
    968c:	andls	r0, r1, pc, lsl #4
    9690:			; <UNDEFINED> instruction: 0xd3a642d5
    9694:	stmdbls	r7, {r3, r7, r8, r9, sl, sp, lr, pc}
    9698:	stmle	r4, {r0, r1, r3, r7, r9, lr}
    969c:	addmi	r9, ip, #98304	; 0x18000
    96a0:	adcmi	sp, r3, #-469762048	; 0xe4000000
    96a4:	svcge	0x002bf67f
    96a8:	stmdals	r1, {r0, r2, r3, r4, r8, r9, fp, ip}
    96ac:	ldrmi	r3, [r5], #-3073	; 0xfffff3ff
    96b0:	blne	87700 <g_benchSeparately@@Base+0x586cc>
    96b4:			; <UNDEFINED> instruction: 0xf8044295
    96b8:	mvnsle	r1, r1, lsl #30
    96bc:	stmdals	r8, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    96c0:	andeq	pc, r0, #79	; 0x4f
    96c4:			; <UNDEFINED> instruction: 0xf04f702a
    96c8:	rsbvc	r0, sl, r0, lsl #4
    96cc:	stmibeq	sl, {r8, r9, fp, sp, lr, pc}
    96d0:	rscvc	r7, sl, sl, lsr #1
    96d4:			; <UNDEFINED> instruction: 0xf8507822
    96d8:			; <UNDEFINED> instruction: 0xf8d9a02a
    96dc:	eorvc	r0, sl, r0, lsr #32
    96e0:	andeq	lr, sl, #4, 22	; 0x1000
    96e4:	mulls	r1, r4, r8
    96e8:			; <UNDEFINED> instruction: 0xf8851a12
    96ec:			; <UNDEFINED> instruction: 0xf8949001
    96f0:			; <UNDEFINED> instruction: 0xf8859002
    96f4:			; <UNDEFINED> instruction: 0xf8949002
    96f8:			; <UNDEFINED> instruction: 0xf8859003
    96fc:			; <UNDEFINED> instruction: 0xf8549003
    9700:	rsbvs	r4, ip, sl
    9704:			; <UNDEFINED> instruction: 0x460ee77e
    9708:	stmdavc	r0, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    970c:	svclt	0x00183800
    9710:	submi	r2, r0, #1
    9714:	stmdals	r1, {r0, r5, r8, r9, sl, sp, lr, pc}
    9718:			; <UNDEFINED> instruction: 0xf8dd4615
    971c:			; <UNDEFINED> instruction: 0x4621a018
    9720:	eorgt	pc, r4, sp, asr #17
    9724:	ldrdls	pc, [r0], -r5
    9728:			; <UNDEFINED> instruction: 0xf8d53108
    972c:	strcc	ip, [r8, #-4]
    9730:	stcls	8, cr15, [r8], {65}	; 0x41
    9734:	stcgt	8, cr15, [r4], {65}	; 0x41
    9738:	ldmle	r3!, {r1, r3, r7, r8, sl, lr}^
    973c:	stmdals	r6, {r0, ip, pc}
    9740:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
    9744:	strmi	r1, [sl], #-2817	; 0xfffff4ff
    9748:	str	r4, [sl, r4, lsl #12]!
    974c:	rscscc	pc, pc, pc, asr #32
    9750:	svclt	0x00004770
    9754:	andeq	r2, r1, r6, lsl r7
    9758:	svcmi	0x00f0e92d
    975c:	ldcls	0, cr11, [r0], {135}	; 0x87
    9760:	svclt	0x00a8429c
    9764:	stmdacs	r0, {r2, r3, r4, r9, sl, lr}
    9768:	tsthi	r2, r0	; <UNPREDICTABLE>
    976c:	beq	144378 <g_benchSeparately@@Base+0x115344>
    9770:	strmi	r1, [r8], r3, lsl #17
    9774:			; <UNDEFINED> instruction: 0xf1a346a1
    9778:	tstls	r2, r0, lsl r1
    977c:	msreq	CPSR_, sl, lsr #3
    9780:	stfcsd	f1, [r0], {3}
    9784:	bcs	3d950 <g_benchSeparately@@Base+0xe91c>
    9788:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    978c:	bmi	fe55b0a4 <g_benchSeparately@@Base+0xfe52c070>
    9790:			; <UNDEFINED> instruction: 0x46cb4698
    9794:	strmi	r4, [r3], -r7, lsl #12
    9798:	ldrbtmi	r4, [sl], #-1697	; 0xfffff95f
    979c:			; <UNDEFINED> instruction: 0xf1aa9205
    97a0:	andls	r0, r1, #12, 4	; 0xc0000000
    97a4:			; <UNDEFINED> instruction: 0xf8114639
    97a8:	ldmdbeq	r2!, {r0, r8, r9, fp, sp, lr}
    97ac:	cmnle	r0, pc, lsl #20
    97b0:	streq	pc, [pc, -r8, lsr #3]
    97b4:			; <UNDEFINED> instruction: 0xf08042b9
    97b8:	andcs	r8, r0, #232	; 0xe8
    97bc:	bleq	87808 <g_benchSeparately@@Base+0x587d4>
    97c0:	ldrbeq	pc, [pc, #416]!	; 9968 <__assert_fail@plt+0x89a4>	; <UNPREDICTABLE>
    97c4:	blx	fed5a208 <g_benchSeparately@@Base+0xfed2b1d4>
    97c8:	strmi	pc, [r2], #-1413	; 0xfffffa7b
    97cc:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    97d0:	strcs	fp, [r0, #-3992]	; 0xfffff068
    97d4:	mvnsle	r2, r0, lsl #26
    97d8:	stmiane	r5!, {r0, r1, r2, r3, r9, ip, sp}
    97dc:	sbcshi	pc, r5, r0, lsl #1
    97e0:			; <UNDEFINED> instruction: 0xf080188f
    97e4:			; <UNDEFINED> instruction: 0x970080d2
    97e8:			; <UNDEFINED> instruction: 0xf1a89801
    97ec:	addmi	r0, r5, #8, 14	; 0x200000
    97f0:	stmdals	r0, {r0, r1, fp, ip, lr, pc}
    97f4:	vqsub.s8	d20, d16, d24
    97f8:	stmdals	r0, {r0, r2, r3, r7, pc}
    97fc:	svclt	0x00184580
    9800:	vqsub.s8	d4, d16, d24
    9804:	strmi	r8, [sl, #194]!	; 0xc2
    9808:			; <UNDEFINED> instruction: 0x4620d37a
    980c:			; <UNDEFINED> instruction: 0xf7f79304
    9810:	blls	44290 <g_benchSeparately@@Base+0x1525c>
    9814:	svclt	0x001845aa
    9818:	blls	11ae80 <g_benchSeparately@@Base+0xebe4c>
    981c:	sbcshi	pc, lr, r0
    9820:			; <UNDEFINED> instruction: 0xf0069f00
    9824:			; <UNDEFINED> instruction: 0xf837060f
    9828:	bl	fe984438 <g_benchSeparately@@Base+0xfe955404>
    982c:	adfcse	f0, f7, #0.5
    9830:	addshi	pc, sl, r0
    9834:			; <UNDEFINED> instruction: 0xf1064589
    9838:	ldmdale	fp!, {r2, r9}
    983c:	stmiane	ip!, {r0, fp, ip, pc}
    9840:	stmdble	r0, {r2, r7, r9, lr}^
    9844:	streq	lr, [r5], -sl, lsr #23
    9848:	svclt	0x002842b2
    984c:	stmne	r8, {r1, r4, r5, r9, sl, lr}
    9850:	bl	15a26c <g_benchSeparately@@Base+0x12b238>
    9854:	cmnle	sp, #33554432	; 0x2000000
    9858:	movwls	r4, #1576	; 0x628
    985c:	b	fe647840 <g_benchSeparately@@Base+0xfe61880c>
    9860:	strmi	r9, [r2, #2816]!	; 0xb00
    9864:	bl	feabdee4 <g_benchSeparately@@Base+0xfea8eeb0>
    9868:	strbmi	r0, [r8], -r9, lsl #18
    986c:	pop	{r0, r1, r2, ip, sp, pc}
    9870:	stmne	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9874:	ldmib	sp, {ip, pc}^
    9878:	stmiane	r5!, {r1, r8, r9, sl}
    987c:	svclt	0x002842a7
    9880:	ldmible	r1!, {r3, r7, r9, lr}
    9884:	ldrdgt	pc, [r0], -r1
    9888:	streq	pc, [pc], -r6
    988c:	stmvs	sl, {r3, r6, fp, sp, lr}
    9890:	stmiavs	r9, {r8, r9, sl, fp, ip, pc}^
    9894:	andgt	pc, r0, r4, asr #17
    9898:	rscvs	r6, r1, r0, rrx
    989c:			; <UNDEFINED> instruction: 0xf83760a2
    98a0:	vmlacs.f64	d14, d15, d2
    98a4:			; <UNDEFINED> instruction: 0xf1bebf18
    98a8:	bl	fe94d4cc <g_benchSeparately@@Base+0xfe91e498>
    98ac:	ldmible	lr!, {r1, r2, r3, r8}
    98b0:	ldmdble	ip!, {r0, r3, r7, r8, sl, lr}
    98b4:	bl	feadb328 <g_benchSeparately@@Base+0xfeaac2f4>
    98b8:			; <UNDEFINED> instruction: 0xf1070707
    98bc:			; <UNDEFINED> instruction: 0x464839ff
    98c0:	pop	{r0, r1, r2, ip, sp, pc}
    98c4:			; <UNDEFINED> instruction: 0xf1be8ff0
    98c8:	stmdble	r4!, {r0, r1, r2, r8, r9, sl, fp}^
    98cc:			; <UNDEFINED> instruction: 0xf101680e
    98d0:	stmdavs	r9, {r3}^
    98d4:	rsbvs	r6, r9, lr, lsr #32
    98d8:	bcs	4238f8 <g_benchSeparately@@Base+0x3f48c4>
    98dc:	adcvs	r6, lr, r1, asr #16
    98e0:			; <UNDEFINED> instruction: 0xf67f60e9
    98e4:	ldrcc	sl, [r0, #-3935]	; 0xfffff0a1
    98e8:	stmdavs	r1, {r3, ip, sp}
    98ec:	stmdavs	r2, {r3, r8, sl, ip, sp}^
    98f0:			; <UNDEFINED> instruction: 0xf8453008
    98f4:			; <UNDEFINED> instruction: 0xf8451c08
    98f8:	adcmi	r2, ip, #4, 24	; 0x400
    98fc:	smmlsr	r1, r5, r8, sp
    9900:	andeq	lr, r4, #174080	; 0x2a800
    9904:			; <UNDEFINED> instruction: 0xf7f74620
    9908:	ldrbmi	lr, [r9], r2, lsr #20
    990c:	andlt	r4, r7, r8, asr #12
    9910:	svchi	0x00f0e8bd
    9914:	stmdavs	r8, {r8, r9, sl, fp, ip, pc}
    9918:	stmdavs	sl, {r3, sl, ip, sp}^
    991c:			; <UNDEFINED> instruction: 0xf8443108
    9920:			; <UNDEFINED> instruction: 0xf8440c08
    9924:	adcmi	r2, ip, #4, 24	; 0x400
    9928:			; <UNDEFINED> instruction: 0x9700d3f5
    992c:			; <UNDEFINED> instruction: 0xf8d1e778
    9930:	strcc	lr, [r4], -r0
    9934:	ldrdgt	pc, [r4], -r1
    9938:	stmibne	ip!, {r3, r9, sl, lr}
    993c:	and	pc, r0, r5, asr #17
    9940:	andgt	pc, r4, r5, asr #17
    9944:	svcvs	0x0008f850
    9948:	adcvs	r6, lr, r2, asr #16
    994c:	bhi	2a1cfc <g_benchSeparately@@Base+0x272cc8>
    9950:	str	r8, [r7, -sl, lsr #4]!
    9954:	addle	r4, r4, #1342177290	; 0x5000000a
    9958:			; <UNDEFINED> instruction: 0xf8113d01
    995c:	addmi	r2, r1, #1024	; 0x400
    9960:	svccs	0x0001f805
    9964:			; <UNDEFINED> instruction: 0xe77cd1f9
    9968:	andeq	pc, r4, #168, 2	; 0x2a
    996c:	and	r2, r1, r0, lsl #12
    9970:	strdle	r2, [r5, -pc]
    9974:	bleq	879d8 <g_benchSeparately@@Base+0x589a4>
    9978:	strmi	r4, [r6], #-698	; 0xfffffd46
    997c:			; <UNDEFINED> instruction: 0xe799d8f8
    9980:	rscsmi	r3, r5, #15728640	; 0xf00000
    9984:	svcge	0x0056f4ff
    9988:			; <UNDEFINED> instruction: 0x469be794
    998c:	ldr	r4, [r2, pc, lsl #12]
    9990:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9994:	cdpls	7, 0, cr14, cr5, cr9, {3}
    9998:	andeq	pc, r0, pc, asr #32
    999c:			; <UNDEFINED> instruction: 0xf04f7028
    99a0:	rsbvc	r0, r8, r0
    99a4:	vstmiaeq	lr, {d14-d16}
    99a8:	rscvc	r7, r8, r8, lsr #1
    99ac:			; <UNDEFINED> instruction: 0xf8567808
    99b0:			; <UNDEFINED> instruction: 0xf8dc602e
    99b4:	eorvc	lr, r8, r0, lsr #32
    99b8:			; <UNDEFINED> instruction: 0xf8911988
    99bc:	bl	fe8399c8 <g_benchSeparately@@Base+0xfe80a994>
    99c0:			; <UNDEFINED> instruction: 0xf885000e
    99c4:			; <UNDEFINED> instruction: 0xf891c001
    99c8:			; <UNDEFINED> instruction: 0xf885c002
    99cc:			; <UNDEFINED> instruction: 0xf891c002
    99d0:			; <UNDEFINED> instruction: 0xf885c003
    99d4:	stmibpl	r9, {r0, r1, lr, pc}
    99d8:	ldrb	r6, [sp, -r9, rrx]!
    99dc:	stmdbeq	r9, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    99e0:	svclt	0x0000e743
    99e4:	andeq	r2, r1, sl, asr r4
    99e8:			; <UNDEFINED> instruction: 0xf0002800
    99ec:	bl	69e14 <g_benchSeparately@@Base+0x3ade0>
    99f0:	push	{r1, sl, fp}
    99f4:			; <UNDEFINED> instruction: 0xf1ac4ff0
    99f8:			; <UNDEFINED> instruction: 0xf890091a
    99fc:	addlt	sl, r7, r0
    9a00:	bcs	1b408 <__assert_fail@plt+0x1a444>
    9a04:	sbcshi	pc, ip, r0
    9a08:			; <UNDEFINED> instruction: 0xf1ba4b7e
    9a0c:	strmi	r0, [r4], -pc, lsl #31
    9a10:	bleq	3460c8 <g_benchSeparately@@Base+0x317094>
    9a14:			; <UNDEFINED> instruction: 0xf1ac447b
    9a18:	movwls	r0, #7688	; 0x1e08
    9a1c:	streq	pc, [r1], #-260	; 0xfffffefc
    9a20:	movweq	pc, #29100	; 0x71ac	; <UNPREDICTABLE>
    9a24:	ldrne	lr, [sl, #-2639]	; 0xfffff5b1
    9a28:			; <UNDEFINED> instruction: 0xf1ac9302
    9a2c:	movwls	r0, #13061	; 0x3305
    9a30:	strmi	sp, [r9, #2093]	; 0x82d
    9a34:	movweq	lr, #23297	; 0x5b01
    9a38:	stmdavs	r7!, {r2, r3, r5, r8, r9, ip, lr, pc}
    9a3c:	andeq	pc, pc, #10
    9a40:	strtmi	r6, [ip], #-2144	; 0xfffff7a0
    9a44:	streq	pc, [r8], -r3, lsl #2
    9a48:	subvs	r6, r8, pc
    9a4c:	blge	c7b24 <g_benchSeparately@@Base+0x98af0>
    9a50:	svclt	0x00182a0f
    9a54:	svceq	0x0007f1ba
    9a58:	streq	lr, [sl, #-2979]	; 0xfffff45d
    9a5c:	stmdavs	pc!, {r1, r2, r3, r4, r5, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9a60:			; <UNDEFINED> instruction: 0xf8d54628
    9a64:	andcc	sl, r4, #0
    9a68:			; <UNDEFINED> instruction: 0x605f1899
    9a6c:	andge	pc, r0, r3, asr #17
    9a70:	svcvc	0x0008f850
    9a74:	addsvs	r6, pc, r2, asr #16
    9a78:	bhi	aa1c48 <g_benchSeparately@@Base+0xa72c14>
    9a7c:			; <UNDEFINED> instruction: 0xf894821a
    9a80:	strcc	sl, [r1], #-0
    9a84:	svceq	0x008ff1ba
    9a88:	ldrne	lr, [sl, #-2639]	; 0xfffff5b1
    9a8c:	vstrcs.16	s26, [pc, #-418]	; 98f2 <__assert_fail@plt+0x892e>	; <UNPREDICTABLE>
    9a90:	stmdbne	fp, {r3, r6, ip, lr, pc}^
    9a94:	stmdble	sp, {r0, r1, r4, r5, r6, r8, sl, lr}
    9a98:			; <UNDEFINED> instruction: 0xf040459c
    9a9c:	strmi	r8, [r8], -fp, lsr #1
    9aa0:	strtmi	r4, [r1], -sl, lsr #12
    9aa4:			; <UNDEFINED> instruction: 0xf7f7442c
    9aa8:	bl	fe943ff8 <g_benchSeparately@@Base+0xfe914fc4>
    9aac:	andlt	r0, r7, r8
    9ab0:	svchi	0x00f0e8bd
    9ab4:	stmdavs	r6, {r5, r9, sl, lr}
    9ab8:	stmdavs	r2, {r3, r8, ip, sp}^
    9abc:			; <UNDEFINED> instruction: 0xf8413008
    9ac0:			; <UNDEFINED> instruction: 0xf8416c08
    9ac4:	addsmi	r2, r9, #4, 24	; 0x400
    9ac8:	strtmi	sp, [ip], #-1013	; 0xfffffc0b
    9acc:	andeq	pc, pc, #10
    9ad0:	streq	pc, [r8], -r3, lsl #2
    9ad4:	blge	c7bac <g_benchSeparately@@Base+0x98b78>
    9ad8:	streq	lr, [sl, #-2979]	; 0xfffff45d
    9adc:	eorle	r2, sl, pc, lsl #20
    9ae0:	svceq	0x0007f1ba
    9ae4:	andeq	pc, r4, #-2147483648	; 0x80000000
    9ae8:	tsteq	r2, r3, lsl #22
    9aec:	stmdavs	pc!, {r0, r4, r5, r8, fp, ip, lr, pc}	; <UNPREDICTABLE>
    9af0:	andeq	pc, r8, r5, lsl #2
    9af4:	ldrbmi	r6, [r9, #-2157]	; 0xfffff793
    9af8:	subsvs	r6, sp, pc, lsl r0
    9afc:	stmdavs	r7, {r0, r2, r3, r6, fp, ip, lr, pc}
    9b00:	stmdavs	r5, {r4, r9, fp, sp}^
    9b04:	rsbsvs	r6, r5, r7, lsr r0
    9b08:	tstcc	r0, #3031040	; 0x2e4000
    9b0c:	stmdavs	r5, {r3, ip, sp}
    9b10:	stmdavs	r2, {r3, r8, r9, ip, sp}^
    9b14:			; <UNDEFINED> instruction: 0xf8433008
    9b18:			; <UNDEFINED> instruction: 0xf8435c08
    9b1c:	addsmi	r2, r9, #4, 24	; 0x400
    9b20:			; <UNDEFINED> instruction: 0xe7acd8f5
    9b24:			; <UNDEFINED> instruction: 0xf8142000
    9b28:	blcs	fffd8734 <g_benchSeparately@@Base+0xfffa9700>
    9b2c:	rscsle	r4, sl, r8, lsl r4
    9b30:	streq	pc, [pc, #-256]	; 9a38 <__assert_fail@plt+0x8a74>
    9b34:	andcs	lr, r0, #45350912	; 0x2b40000
    9b38:	blne	87b90 <g_benchSeparately@@Base+0x58b5c>
    9b3c:	strmi	r2, [sl], #-2559	; 0xfffff601
    9b40:	andcc	sp, pc, #250	; 0xfa
    9b44:	svceq	0x0007f1ba
    9b48:	andeq	pc, r4, #-2147483648	; 0x80000000
    9b4c:	tsteq	r2, r3, lsl #22
    9b50:			; <UNDEFINED> instruction: 0xf04fd8cd
    9b54:	stmdals	r1, {r8, r9, sl}
    9b58:	ldrbmi	r7, [r9, #-31]	; 0xffffffe1
    9b5c:	bl	25ce0 <_IO_stdin_used@@Base+0xa0f4>
    9b60:	addsvc	r0, pc, sl, lsl #1
    9b64:	svcls	0x000170df
    9b68:	stmdavc	r8!, {r2, ip, pc}
    9b6c:	eorge	pc, sl, r7, asr r8	; <UNPREDICTABLE>
    9b70:	andsvc	r9, r8, r4, lsl #30
    9b74:	andeq	lr, sl, r5, lsl #22
    9b78:	smladxls	r5, pc, sl, r6	; <UNPREDICTABLE>
    9b7c:	strls	r7, [r4, -pc, ror #16]
    9b80:	bl	fe83179c <g_benchSeparately@@Base+0xfe802768>
    9b84:	svcls	0x00040007
    9b88:	stmiavc	pc!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}	; <UNPREDICTABLE>
    9b8c:	stmiavc	pc!, {r0, r1, r2, r3, r4, r7, ip, sp, lr}^	; <UNPREDICTABLE>
    9b90:			; <UNDEFINED> instruction: 0xf85570df
    9b94:	subsvs	r5, sp, sl
    9b98:	blls	100264 <g_benchSeparately@@Base+0xd1230>
    9b9c:	stmdale	r9!, {r0, r3, r4, r7, r9, lr}
    9ba0:	adcsmi	r9, r3, #2048	; 0x800
    9ba4:	adcsmi	sp, r1, #1245184	; 0x130000
    9ba8:	svcge	0x0069f67f
    9bac:	vmlacc.f64	d1, d17, d10
    9bb0:			; <UNDEFINED> instruction: 0xf8104402
    9bb4:	addmi	r3, r2, #1024	; 0x400
    9bb8:	svccc	0x0001f806
    9bbc:	smmlsr	lr, r9, r1, sp
    9bc0:	svceq	0x0000f1ba
    9bc4:			; <UNDEFINED> instruction: 0xf04fbf14
    9bc8:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    9bcc:			; <UNDEFINED> instruction: 0xf8dde76f
    9bd0:	strmi	sl, [r2], -r8
    9bd4:	ldmdavs	r7, {r0, r1, r4, r5, r9, sl, lr}
    9bd8:	ldmdavs	r5, {r3, r8, r9, ip, sp}^
    9bdc:			; <UNDEFINED> instruction: 0xf8433208
    9be0:			; <UNDEFINED> instruction: 0xf8437c08
    9be4:	ldrmi	r5, [sl, #3076]	; 0xc04
    9be8:	bls	bffc4 <g_benchSeparately@@Base+0x90f90>
    9bec:	ldrmi	r1, [r8], #-2963	; 0xfffff46d
    9bf0:	bfi	r4, r6, #12, #13
    9bf4:	stmdaeq	r4, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    9bf8:	rscscc	pc, pc, r8, lsl #2
    9bfc:			; <UNDEFINED> instruction: 0xf04fe757
    9c00:			; <UNDEFINED> instruction: 0x477030ff
    9c04:	andeq	r2, r1, r0, ror #3
    9c08:	svcmi	0x00f0e92d
    9c0c:	strmi	fp, [pc], -sp, lsl #1
    9c10:	orrcc	pc, r0, r1, lsr #11
    9c14:	stmdacs	r0, {r0, r2, r8, ip, pc}
    9c18:	sbcshi	pc, lr, r0
    9c1c:			; <UNDEFINED> instruction: 0x0c02eb00
    9c20:	vmlaeq.f64	d14, d3, d7
    9c24:	tsteq	r0, ip, lsr #3	; <UNPREDICTABLE>
    9c28:			; <UNDEFINED> instruction: 0xf1ae9103
    9c2c:	tstls	r4, r0, lsr #2
    9c30:			; <UNDEFINED> instruction: 0xf0002b00
    9c34:	bcs	29f78 <_IO_stdin_used@@Base+0xe38c>
    9c38:	sbchi	pc, lr, r0
    9c3c:			; <UNDEFINED> instruction: 0xf1ae4ba2
    9c40:			; <UNDEFINED> instruction: 0xf1ac0b0c
    9c44:	strmi	r0, [r5], -pc, lsl #16
    9c48:	movwls	r4, #42107	; 0xa47b
    9c4c:	movweq	pc, #29102	; 0x71ae	; <UNPREDICTABLE>
    9c50:			; <UNDEFINED> instruction: 0xf1ae9308
    9c54:	movwls	r0, #37637	; 0x9305
    9c58:	movweq	pc, #16812	; 0x41ac	; <UNPREDICTABLE>
    9c5c:			; <UNDEFINED> instruction: 0xf1ac9307
    9c60:	movwls	r0, #25352	; 0x6308
    9c64:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    9c68:	strtmi	r0, [r9], -r1, lsl #14
    9c6c:	blvs	87cb8 <g_benchSeparately@@Base+0x58c84>
    9c70:	bcs	3cc140 <g_benchSeparately@@Base+0x39d10c>
    9c74:	strbmi	sp, [r1, #-300]	; 0xfffffed4
    9c78:	adchi	pc, r6, r0, lsl #1
    9c7c:			; <UNDEFINED> instruction: 0x0701e9dd
    9c80:			; <UNDEFINED> instruction: 0xf8112200
    9c84:			; <UNDEFINED> instruction: 0xf1a44b01
    9c88:	strmi	r0, [r8, #1535]	; 0x5ff
    9c8c:			; <UNDEFINED> instruction: 0xf585fab5
    9c90:	b	13dad20 <g_benchSeparately@@Base+0x13abcec>
    9c94:	svclt	0x00981555
    9c98:	cfstr32cs	mvfx2, [r0, #-0]
    9c9c:	andcc	sp, pc, #1073741884	; 0x4000003c
    9ca0:	streq	lr, [r1, -sp, asr #19]
    9ca4:			; <UNDEFINED> instruction: 0xf080189c
    9ca8:	stmne	sp, {r4, r7, pc}
    9cac:	addhi	pc, ip, r0, lsl #1
    9cb0:	stmdble	r0, {r2, r3, r4, r6, r8, sl, lr}^
    9cb4:	svclt	0x002845a6
    9cb8:	ldmib	sp, {r2, r3, r5, r7, r8, sl, lr}^
    9cbc:			; <UNDEFINED> instruction: 0xf0400701
    9cc0:	ldrmi	r8, [r8], -r4, lsl #1
    9cc4:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9cc8:	andlt	r1, sp, r0, ror #23
    9ccc:	svchi	0x00f0e8bd
    9cd0:	ldrdvc	lr, [r3], -sp
    9cd4:	stmne	sp, {r2, r3, r4, r7, fp, ip}
    9cd8:	svclt	0x00284298
    9cdc:	stmible	r7!, {r0, r1, r2, r3, r7, r9, lr}^
    9ce0:	ldrdge	pc, [r4], -r1
    9ce4:	andeq	pc, pc, #6
    9ce8:	ldrdls	pc, [r0], -r1
    9cec:	stmiavs	r9, {r1, r2, r3, r7, fp, sp, lr}^
    9cf0:	andls	pc, r0, r3, asr #17
    9cf4:			; <UNDEFINED> instruction: 0xf8c3609e
    9cf8:	sbcsvs	sl, r9, r4
    9cfc:	blge	c7dd8 <g_benchSeparately@@Base+0x98da4>
    9d00:	svclt	0x00182a0f
    9d04:	svceq	0x0007f1ba
    9d08:	streq	lr, [sl], -r4, lsr #23
    9d0c:			; <UNDEFINED> instruction: 0xf8d6d92b
    9d10:	ldrtmi	r9, [r1], -r4
    9d14:	ldrdge	pc, [r0], -r6
    9d18:	stmiane	r3!, {r2, r9, ip, sp}
    9d1c:	andls	pc, r4, r4, asr #17
    9d20:	andge	pc, r0, r4, asr #17
    9d24:	svcls	0x0008f851
    9d28:			; <UNDEFINED> instruction: 0xf8c4684a
    9d2c:	rscvs	r9, r2, r8
    9d30:	eorhi	r8, r2, #204800	; 0x32000
    9d34:	stmdals	r6, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    9d38:	ldmle	fp!, {r0, r2, r7, r9, lr}
    9d3c:			; <UNDEFINED> instruction: 0x0701e9dd
    9d40:	ldrdls	pc, [r0], -r1
    9d44:	stmdavs	sl, {r3, r8, r9, ip, sp}^
    9d48:			; <UNDEFINED> instruction: 0xf8433108
    9d4c:			; <UNDEFINED> instruction: 0xf8439c08
    9d50:	addsmi	r2, ip, #4, 24	; 0x400
    9d54:			; <UNDEFINED> instruction: 0xf835d8f4
    9d58:			; <UNDEFINED> instruction: 0xf006ab02
    9d5c:	stmib	sp, {r0, r1, r2, r3, r9}^
    9d60:	bl	fe90b96c <g_benchSeparately@@Base+0xfe8dc938>
    9d64:	bcs	3cb594 <g_benchSeparately@@Base+0x39c560>
    9d68:	blls	17de5c <g_benchSeparately@@Base+0x14ee28>
    9d6c:	adcsmi	r3, r3, #4, 4	; 0x40000000
    9d70:			; <UNDEFINED> instruction: 0xf1bad84b
    9d74:	bl	10d998 <g_benchSeparately@@Base+0xde964>
    9d78:	stmdble	r9, {r1, r8, r9}^
    9d7c:	ldrdls	pc, [r0], -r6
    9d80:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    9d84:			; <UNDEFINED> instruction: 0xf8c46876
    9d88:	rsbvs	r9, r6, r0
    9d8c:			; <UNDEFINED> instruction: 0xf104455b
    9d90:	ldmdale	pc, {r3, r9, sl}^	; <UNPREDICTABLE>
    9d94:	ldrdge	pc, [r0], -r1
    9d98:			; <UNDEFINED> instruction: 0xf8d12a10
    9d9c:			; <UNDEFINED> instruction: 0xf8c49004
    9da0:			; <UNDEFINED> instruction: 0xf8c6a008
    9da4:			; <UNDEFINED> instruction: 0xf67f9004
    9da8:	ldmib	sp, {r5, r6, r8, r9, sl, fp, sp, pc}^
    9dac:	ldrcc	r0, [r0], #-1793	; 0xfffff8ff
    9db0:	stmdavs	lr, {r3, r8, ip, sp}
    9db4:	stmdavs	sl, {r3, sl, ip, sp}^
    9db8:			; <UNDEFINED> instruction: 0xf8443108
    9dbc:			; <UNDEFINED> instruction: 0xf8446c08
    9dc0:	adcmi	r2, r3, #4, 24	; 0x400
    9dc4:			; <UNDEFINED> instruction: 0xe74ed8f5
    9dc8:	bne	102fdd4 <g_benchSeparately@@Base+0x1000da0>
    9dcc:	andlt	r3, sp, r1, lsl #16
    9dd0:	svchi	0x00f0e8bd
    9dd4:	andsle	r2, r2, r1, lsl #20
    9dd8:	rscscc	pc, pc, pc, asr #32
    9ddc:	pop	{r0, r2, r3, ip, sp, pc}
    9de0:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    9de4:	andcs	r0, r0, #262144	; 0x40000
    9de8:	and	r9, r1, r7, lsl #18
    9dec:	strdle	r2, [r6, #-191]	; 0xffffff41
    9df0:	blcc	87e4c <g_benchSeparately@@Base+0x58e18>
    9df4:	ldrmi	r4, [sl], #-681	; 0xfffffd57
    9df8:			; <UNDEFINED> instruction: 0x4629d8f8
    9dfc:	stmdavc	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9e00:	svclt	0x00183800
    9e04:	submi	r2, r0, #1
    9e08:	stmdals	r1, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9e0c:	ldrb	r4, [ip, r9, lsr #12]
    9e10:			; <UNDEFINED> instruction: 0xf04f980a
    9e14:	eorvc	r0, r7, r0, lsl #14
    9e18:	bl	25fbc <_IO_stdin_used@@Base+0xa3d0>
    9e1c:	adcvc	r0, r7, sl, lsl #19
    9e20:	ldmdavc	r1!, {r0, r1, r2, r5, r6, r7, ip, sp, lr}
    9e24:	eorge	pc, sl, r0, asr r8	; <UNPREDICTABLE>
    9e28:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
    9e2c:	bl	1a5eb8 <g_benchSeparately@@Base+0x176e84>
    9e30:			; <UNDEFINED> instruction: 0xf896010a
    9e34:	bne	26de40 <g_benchSeparately@@Base+0x23ee0c>
    9e38:	andls	pc, r1, r4, lsl #17
    9e3c:	mulls	r2, r6, r8
    9e40:	andls	pc, r2, r4, lsl #17
    9e44:	mulls	r3, r6, r8
    9e48:	andls	pc, r3, r4, lsl #17
    9e4c:	andvs	pc, sl, r6, asr r8	; <UNPREDICTABLE>
    9e50:	ldr	r6, [fp, r6, rrx]
    9e54:	addsmi	r9, r3, #36864	; 0x9000
    9e58:	bls	2401bc <g_benchSeparately@@Base+0x211188>
    9e5c:	tstle	r6, #1610612745	; 0x60000009
    9e60:			; <UNDEFINED> instruction: 0xf67f42b3
    9e64:	blne	fe735a74 <g_benchSeparately@@Base+0xfe706a40>
    9e68:			; <UNDEFINED> instruction: 0x0701e9dd
    9e6c:	strmi	r3, [ip], #-3585	; 0xfffff1ff
    9e70:	blcs	87ebc <g_benchSeparately@@Base+0x58e88>
    9e74:			; <UNDEFINED> instruction: 0xf806428c
    9e78:	mvnsle	r2, r1, lsl #30
    9e7c:	andcc	lr, pc, #254803968	; 0xf300000
    9e80:	streq	lr, [r1, -sp, asr #19]
    9e84:			; <UNDEFINED> instruction: 0xf4ff42d4
    9e88:	qsub16mi	sl, r9, r0
    9e8c:	ldmib	sp, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    9e90:	strmi	r0, [ip], -r1, lsl #14
    9e94:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    9e98:			; <UNDEFINED> instruction: 0xf8cd4632
    9e9c:			; <UNDEFINED> instruction: 0xf8d4c02c
    9ea0:	andcc	r9, r8, #0
    9ea4:	ldrdgt	pc, [r4], -r4
    9ea8:			; <UNDEFINED> instruction: 0xf8423408
    9eac:			; <UNDEFINED> instruction: 0xf8429c08
    9eb0:	ldrmi	ip, [r2, #3076]	; 0xc04
    9eb4:	stmib	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr, pc}^
    9eb8:	stmdals	r8, {r0, r8, r9, sl}
    9ebc:	ldrdgt	pc, [ip], -sp	; <UNPREDICTABLE>
    9ec0:	ldrmi	r1, [r1], #-2946	; 0xfffff47e
    9ec4:	strb	r4, [fp, r6, lsl #12]
    9ec8:	andeq	r1, r1, ip, lsr #31
    9ecc:	stclt	7, cr15, [ip, #1020]	; 0x3fc
    9ed0:			; <UNDEFINED> instruction: 0xf0002800
    9ed4:	push	{r2, r4, r5, r6, r8, pc}
    9ed8:	strdlt	r4, [r7], r0
    9edc:	stmdbeq	r3, {r0, r8, r9, fp, sp, lr, pc}
    9ee0:	ldmdbls	r0, {r0, r1, r2, r3, r9, sl, lr}
    9ee4:	beq	c4aec <g_benchSeparately@@Base+0x95ab8>
    9ee8:	tstlt	r1, r0, lsl #13
    9eec:	strmi	r9, [r1], #-2065	; 0xfffff7ef
    9ef0:			; <UNDEFINED> instruction: 0xf1aa9110
    9ef4:			; <UNDEFINED> instruction: 0xf1a90110
    9ef8:	tstls	r1, r0, lsr #22
    9efc:			; <UNDEFINED> instruction: 0xf0002b00
    9f00:	bcs	2a294 <_IO_stdin_used@@Base+0xe6a8>
    9f04:	rschi	pc, r2, r0
    9f08:	movweq	pc, #29097	; 0x71a9	; <UNPREDICTABLE>
    9f0c:	blmi	feb6eb20 <g_benchSeparately@@Base+0xfeb3faec>
    9f10:	ldrtmi	r4, [sp], -r6, asr #12
    9f14:	movwls	r4, #9339	; 0x247b
    9f18:			; <UNDEFINED> instruction: 0xf8114631
    9f1c:	ldmdbeq	sl, {r0, r8, r9, fp, ip, sp}
    9f20:			; <UNDEFINED> instruction: 0xd12a2a0f
    9f24:	streq	pc, [pc], -sl, lsr #3
    9f28:			; <UNDEFINED> instruction: 0xf08042b1
    9f2c:	andcs	r8, r0, #198	; 0xc6
    9f30:	bleq	87f7c <g_benchSeparately@@Base+0x58f48>
    9f34:	ldrbteq	pc, [pc], #416	; 9f3c <__assert_fail@plt+0x8f78>	; <UNPREDICTABLE>
    9f38:	blx	fed1a978 <g_benchSeparately@@Base+0xfeceb944>
    9f3c:	strmi	pc, [r2], #-1156	; 0xfffffb7c
    9f40:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
    9f44:	strcs	fp, [r0], #-3992	; 0xfffff068
    9f48:	mvnsle	r2, r0, lsl #24
    9f4c:	stmiane	ip!, {r0, r1, r2, r3, r9, ip, sp}
    9f50:	adcshi	pc, r3, r0, lsl #1
    9f54:			; <UNDEFINED> instruction: 0xf080188e
    9f58:			; <UNDEFINED> instruction: 0xf1a980b0
    9f5c:	addmi	r0, r4, #12
    9f60:	strmi	sp, [r1, #2380]!	; 0x94c
    9f64:	ldrmi	fp, [r2, #3880]!	; 0xf28
    9f68:	adchi	pc, r7, r0, asr #32
    9f6c:			; <UNDEFINED> instruction: 0xf7f64628
    9f70:	blne	ff845b30 <g_benchSeparately@@Base+0xff816afc>
    9f74:	pop	{r0, r1, r2, ip, sp, pc}
    9f78:	stmdals	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9f7c:	stmne	lr, {r2, r3, r5, r7, fp, ip}
    9f80:	svclt	0x002845ab
    9f84:	stmible	r8!, {r3, r7, r9, lr}^
    9f88:			; <UNDEFINED> instruction: 0xf00368ca
    9f8c:	stmdavs	r8, {r0, r1, r2, r3, r8, r9}
    9f90:	ldrdgt	pc, [r4], -r1
    9f94:	ldrd	pc, [r8], -r1
    9f98:	eorvs	r6, r8, sl, ror #1
    9f9c:	andgt	pc, r4, r5, asr #17
    9fa0:	and	pc, r8, r5, asr #17
    9fa4:	blne	c8084 <g_benchSeparately@@Base+0x99050>
    9fa8:	svclt	0x00182b0f
    9fac:	bl	fe9143d0 <g_benchSeparately@@Base+0xfe8e539c>
    9fb0:	ldmdble	r6!, {r0, r9}
    9fb4:			; <UNDEFINED> instruction: 0xf1034297
    9fb8:	ldmdble	r0!, {r2, r8, r9}^
    9fbc:			; <UNDEFINED> instruction: 0xf5b19911
    9fc0:	cmnle	r7, #128, 30	; 0x200
    9fc4:			; <UNDEFINED> instruction: 0xf1a918e5
    9fc8:	addmi	r0, sp, #1073741825	; 0x40000001
    9fcc:	bne	feec01ac <g_benchSeparately@@Base+0xfee91178>
    9fd0:	addsmi	r9, sl, #16, 18	; 0x40000
    9fd4:	smlatbeq	r2, r1, fp, lr
    9fd8:			; <UNDEFINED> instruction: 0x4620d257
    9fdc:	stmib	sp, {r0, r1, r3, r4, r7, r9, fp, ip}^
    9fe0:			; <UNDEFINED> instruction: 0xf7f63204
    9fe4:	bls	185b44 <g_benchSeparately@@Base+0x156b10>
    9fe8:	stmiane	r0!, {r2, r8, r9, fp, ip, pc}
    9fec:	addsmi	r1, r3, #198656	; 0x30800
    9ff0:			; <UNDEFINED> instruction: 0x461ad87f
    9ff4:			; <UNDEFINED> instruction: 0xf7f64639
    9ff8:	str	lr, [sp, ip, asr #29]
    9ffc:	andeq	pc, r8, sl, lsr #3
    a000:	stmiale	lr!, {r1, r2, r7, r9, lr}
    a004:	strcc	r6, [r8, #-2056]	; 0xfffff7f8
    a008:	tstcc	r8, sl, asr #16
    a00c:	stceq	8, cr15, [r8], {69}	; 0x45
    a010:	stccs	8, cr15, [r4], {69}	; 0x45
    a014:	mvnsle	r4, #1342177290	; 0x5000000a
    a018:	blne	c80f8 <g_benchSeparately@@Base+0x990c4>
    a01c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    a020:	blcs	3d09b0 <g_benchSeparately@@Base+0x3a197c>
    a024:	ldmdals	r1, {r0, r1, r2, r4, r6, ip, lr, pc}
    a028:			; <UNDEFINED> instruction: 0xf5b03304
    a02c:	andle	r3, r2, #128, 30	; 0x200
    a030:	addmi	r1, r7, #16, 16	; 0x100000
    a034:	addsmi	sp, r7, #4325376	; 0x420000
    a038:	streq	lr, [r3, #-2820]	; 0xfffff4fc
    a03c:	stmdbcs	r7, {r0, r1, r6, r7, fp, ip, lr, pc}
    a040:	ldmdavs	r0, {r0, r1, r3, r5, r6, r8, fp, ip, lr, pc}
    a044:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
    a048:	eorvs	r6, r0, r2, asr r8
    a04c:			; <UNDEFINED> instruction: 0xf1a96062
    a050:	cps	#12
    a054:	addmi	r0, r5, #8, 4	; 0x80000000
    a058:	addhi	pc, r7, r0, lsl #4
    a05c:	ldrdgt	pc, [r0], -r1
    a060:	stmdavs	r8, {r4, r8, r9, fp, sp}^
    a064:	andgt	pc, r8, r4, asr #17
    a068:			; <UNDEFINED> instruction: 0xf67f6050
    a06c:	ldrcc	sl, [r0], #-3925	; 0xfffff0ab
    a070:	movweq	pc, #33025	; 0x8101	; <UNPREDICTABLE>
    a074:	strcc	r6, [r8], #-2073	; 0xfffff7e7
    a078:	movwcc	r6, #34906	; 0x885a
    a07c:	stcne	8, cr15, [r8], {68}	; 0x44
    a080:	stccs	8, cr15, [r4], {68}	; 0x44
    a084:	ldmle	r5!, {r0, r2, r5, r7, r9, lr}^
    a088:	ldrmi	lr, [sl], -r6, asr #14
    a08c:			; <UNDEFINED> instruction: 0xf7f64620
    a090:	smlsld	lr, r1, lr, lr
    a094:	ldmdane	r1, {r0, r4, r8, fp, ip, pc}^
    a098:	ldmible	r3, {r0, r1, r2, r3, r7, r9, lr}
    a09c:	ldmdavs	r1, {r1, r2, r3, sp, lr, pc}^
    a0a0:	ldmdavs	r0, {r0, r2, r5, r6, r7, fp, ip}
    a0a4:	rsbvs	r4, r1, r3, lsl r6
    a0a8:			; <UNDEFINED> instruction: 0xf8536020
    a0ac:	ldmdavs	fp, {r3, r8, r9, sl, fp, ip}^
    a0b0:	rscvs	r6, r3, r1, lsr #1
    a0b4:	eorhi	r8, r3, #77824	; 0x13000
    a0b8:	strmi	lr, [lr], -lr, lsr #14
    a0bc:	andeq	lr, r6, r8, lsr #23
    a0c0:	andlt	r3, r7, r1, lsl #16
    a0c4:	svchi	0x00f0e8bd
    a0c8:	andsle	r2, pc, r1, lsl #20
    a0cc:	rscscc	pc, pc, pc, asr #32
    a0d0:	pop	{r0, r1, r2, ip, sp, pc}
    a0d4:			; <UNDEFINED> instruction: 0xf1aa8ff0
    a0d8:	movwcs	r0, #1284	; 0x504
    a0dc:	bleq	8813c <g_benchSeparately@@Base+0x59108>
    a0e0:	strmi	r4, [r3], #-693	; 0xfffffd4b
    a0e4:	ldmcs	pc!, {r1, r3, r5, r6, r7, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a0e8:	movwcc	sp, #61688	; 0xf0f8
    a0ec:	orrsle	r4, sl, #220, 4	; 0xc000000d
    a0f0:	adcmi	lr, r8, #228, 14	; 0x3900000
    a0f4:	bne	afea80 <g_benchSeparately@@Base+0xacfa4c>
    a0f8:	ldmne	r8!, {r1, r6, r9, sl, fp, ip}^
    a0fc:			; <UNDEFINED> instruction: 0xf813463b
    a100:	addsmi	r1, r8, #1024	; 0x400
    a104:	svcne	0x0001f802
    a108:			; <UNDEFINED> instruction: 0xe705d1f9
    a10c:	muleq	r0, r8, r8
    a110:	svclt	0x00183800
    a114:	submi	r2, r0, #1
    a118:	stmdals	r2, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    a11c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    a120:	and	pc, r0, r4, lsl #17
    a124:	and	pc, r1, r4, lsl #17
    a128:	vstmiaeq	r1, {d14-d13}
    a12c:	and	pc, r2, r4, lsl #17
    a130:	and	pc, r3, r4, lsl #17
    a134:	mul	r0, r2, r8
    a138:	eoreq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    a13c:	ldrdne	pc, [r0], -ip	; <UNPREDICTABLE>
    a140:	and	pc, r0, r4, lsl #17
    a144:	vmlaeq.f64	d14, d0, d2
    a148:	mulgt	r1, r2, r8
    a14c:	smlatbeq	r1, lr, fp, lr
    a150:	andgt	pc, r1, r4, lsl #17
    a154:	mulgt	r2, r2, r8
    a158:	andgt	pc, r2, r4, lsl #17
    a15c:	mulgt	r3, r2, r8
    a160:	andgt	pc, r3, r4, lsl #17
    a164:	rsbvs	r5, r2, r2, lsl r8
    a168:			; <UNDEFINED> instruction: 0xf1a9e771
    a16c:	addsmi	r0, sp, #335544320	; 0x14000000
    a170:	blls	100408 <g_benchSeparately@@Base+0xd13d4>
    a174:	movwle	r4, #49818	; 0xc29a
    a178:			; <UNDEFINED> instruction: 0xf67f4295
    a17c:	bne	fea35cb8 <g_benchSeparately@@Base+0xfea06c84>
    a180:	strmi	r3, [r8], #-2561	; 0xfffff5ff
    a184:	blcc	881d0 <g_benchSeparately@@Base+0x5919c>
    a188:			; <UNDEFINED> instruction: 0xf8024288
    a18c:	mvnsle	r3, r1, lsl #30
    a190:			; <UNDEFINED> instruction: 0xf8dde6c2
    a194:	strmi	lr, [r8], -ip
    a198:			; <UNDEFINED> instruction: 0xf8d04613
    a19c:	movwcc	ip, #32768	; 0x8000
    a1a0:	andcc	r6, r8, r4, asr #16
    a1a4:	stcgt	8, cr15, [r8], {67}	; 0x43
    a1a8:	stcmi	8, cr15, [r4], {67}	; 0x43
    a1ac:	ldmle	r4!, {r1, r2, r3, r4, r7, r8, sl, lr}^
    a1b0:	bne	fe0f01c4 <g_benchSeparately@@Base+0xfe0c1190>
    a1b4:			; <UNDEFINED> instruction: 0x46024419
    a1b8:			; <UNDEFINED> instruction: 0x4605e7de
    a1bc:			; <UNDEFINED> instruction: 0xf04fe6ac
    a1c0:			; <UNDEFINED> instruction: 0x477030ff
    a1c4:	andeq	r1, r1, r0, ror #25
    a1c8:	andcs	r2, r1, r0, lsr #2
    a1cc:	ldclt	7, cr15, [lr, #984]	; 0x3d8
    a1d0:	strlt	fp, [r8, #-288]	; 0xfffffee0
    a1d4:	stcl	7, cr15, [r2, #984]	; 0x3d8
    a1d8:	stclt	0, cr2, [r8, #-0]
    a1dc:	ldrbmi	r2, [r0, -r0]!
    a1e0:	sbcvs	r4, r2, r3, lsl #12
    a1e4:	andcs	r4, r0, #285212672	; 0x11000000
    a1e8:	andcs	r6, r1, r1, lsl #1
    a1ec:	andcs	lr, r0, #3194880	; 0x30c000
    a1f0:	svclt	0x00004770
    a1f4:	svcmi	0x00fcf1b0
    a1f8:	andcs	sp, r0, r1, lsl #18
    a1fc:	ldmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    a200:			; <UNDEFINED> instruction: 0x2010bfb8
    a204:	addcc	pc, r0, r0, lsl #10
    a208:	ldrbmi	r3, [r0, -lr]!
    a20c:	svcmi	0x00f0e92d
    a210:	stmiavs	r4, {r0, r2, r9, sl, lr}^
    a214:	strmi	fp, [pc], -sp, lsl #1
    a218:	stccs	6, cr4, [r0], {22}
    a21c:	stmvs	r1, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
    a220:	mulsle	r2, r1, r2
    a224:	ldrmi	r1, [sl], -r9, lsl #22
    a228:	strne	lr, [r0], #-2496	; 0xfffff640
    a22c:	tstls	r0, r8, lsr r6
    a230:	blls	59bafc <g_benchSeparately@@Base+0x56cac8>
    a234:			; <UNDEFINED> instruction: 0xf7ff9401
    a238:	stmdacs	r0, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    a23c:	strmi	sp, [r6], #-3330	; 0xfffff2fe
    a240:	andvs	lr, r2, r5, asr #19
    a244:	pop	{r0, r2, r3, ip, sp, pc}
    a248:			; <UNDEFINED> instruction: 0xf64f8ff0
    a24c:	addsmi	r7, r4, #-536870897	; 0xe000000f
    a250:	mrshi	pc, R11_usr	; <UNPREDICTABLE>
    a254:	ldrdlt	pc, [r4], -r0
    a258:	svceq	0x0000f1bb
    a25c:	blne	cbe400 <g_benchSeparately@@Base+0xc8f3cc>
    a260:	stmdavs	r2, {r0, r1, r9, ip, pc}
    a264:	svccs	0x00009205
    a268:	cmphi	pc, r0	; <UNPREDICTABLE>
    a26c:	strdls	r1, [r4, -r9]
    a270:	bl	1b06d0 <g_benchSeparately@@Base+0x18169c>
    a274:	tstlt	sl, r1, lsl #20
    a278:	andls	r4, r5, #1509949440	; 0x5a000000
    a27c:	bcc	41066c <g_benchSeparately@@Base+0x3e1638>
    a280:			; <UNDEFINED> instruction: 0xf1aa9206
    a284:	andls	r0, r7, #32, 4
    a288:	bcs	30ae8 <g_benchSeparately@@Base+0x1ab4>
    a28c:	cmphi	r0, r0	; <UNPREDICTABLE>
    a290:			; <UNDEFINED> instruction: 0xf0002b00
    a294:			; <UNDEFINED> instruction: 0xf1aa814a
    a298:	movwls	r0, #33543	; 0x8307
    a29c:	ldrtmi	r4, [r9], r7, asr #23
    a2a0:			; <UNDEFINED> instruction: 0x960246b0
    a2a4:	movwls	r4, #38011	; 0x947b
    a2a8:			; <UNDEFINED> instruction: 0xf8114649
    a2ac:	ldmdbeq	sl, {r0, r8, r9, fp, ip, sp}
    a2b0:	cmple	sp, pc, lsl #20
    a2b4:			; <UNDEFINED> instruction: 0xf1a29a04
    a2b8:	strbmi	r0, [r1, #-3087]!	; 0xfffff3f1
    a2bc:	smlawbhi	r1, r0, r0, pc	; <UNPREDICTABLE>
    a2c0:	andcs	r9, r0, #2, 28
    a2c4:	bleq	88310 <g_benchSeparately@@Base+0x592dc>
    a2c8:	ldrbteq	pc, [pc], #416	; a2d0 <__assert_fail@plt+0x930c>	; <UNPREDICTABLE>
    a2cc:	blx	fed1b904 <g_benchSeparately@@Base+0xfecec8d0>
    a2d0:	strmi	pc, [r2], #-1156	; 0xfffffb7c
    a2d4:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
    a2d8:	strcs	fp, [r0], #-3992	; 0xfffff068
    a2dc:	mvnsle	r2, r0, lsl #24
    a2e0:	strls	r3, [r2], -pc, lsl #4
    a2e4:	streq	lr, [r2], #-2840	; 0xfffff4e8
    a2e8:	smlabbhi	fp, r0, r0, pc	; <UNPREDICTABLE>
    a2ec:	stmdbeq	r2, {r0, r4, r8, r9, fp, sp, lr, pc}
    a2f0:	smlabbhi	r7, r0, r0, pc	; <UNPREDICTABLE>
    a2f4:	andeq	pc, ip, sl, lsr #3
    a2f8:	addmi	r9, r4, #2, 28
    a2fc:	stmdals	r4, {r0, r1, fp, ip, lr, pc}
    a300:	strmi	r3, [r1, #2056]	; 0x808
    a304:	blls	14089c <g_benchSeparately@@Base+0x111868>
    a308:	svclt	0x002845a2
    a30c:			; <UNDEFINED> instruction: 0xf040454b
    a310:			; <UNDEFINED> instruction: 0x464080f8
    a314:	ldc	7, cr15, [sl, #-984]	; 0xfffffc28
    a318:	and	r1, lr, r0, lsr #23
    a31c:			; <UNDEFINED> instruction: 0x4608461a
    a320:			; <UNDEFINED> instruction: 0x46319b16
    a324:			; <UNDEFINED> instruction: 0xf8bef7ff
    a328:	stcle	8, cr2, [r8], {0}
    a32c:	ldrmi	lr, [sl], -sl, lsl #15
    a330:	blls	59bc18 <g_benchSeparately@@Base+0x56cbe4>
    a334:			; <UNDEFINED> instruction: 0xf7f89400
    a338:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    a33c:	ldmib	r5, {r1, r7, r8, sl, fp, ip, lr, pc}^
    a340:	strmi	r3, [r2], #-514	; 0xfffffdfe
    a344:	rscvs	r4, sl, r3, lsl #8
    a348:	andlt	r6, sp, fp, lsr #1
    a34c:	svchi	0x00f0e8bd
    a350:			; <UNDEFINED> instruction: 0x0606e9dd
    a354:	streq	lr, [r2], #-2824	; 0xfffff4f8
    a358:	stmdbeq	r2, {r0, r8, r9, fp, sp, lr, pc}
    a35c:	svclt	0x00284546
    a360:	stmible	r7, {r3, r7, r9, lr}^
    a364:			; <UNDEFINED> instruction: 0xf003680a
    a368:	stmdavs	r8, {r0, r1, r2, r3, r8, r9}^
    a36c:	ldrdgt	pc, [r8], -r1
    a370:			; <UNDEFINED> instruction: 0xf8c868c9
    a374:			; <UNDEFINED> instruction: 0xf8c82000
    a378:			; <UNDEFINED> instruction: 0xf8c80004
    a37c:			; <UNDEFINED> instruction: 0xf8c8c008
    a380:			; <UNDEFINED> instruction: 0xf839100c
    a384:	blcs	3ccf94 <g_benchSeparately@@Base+0x39df60>
    a388:	stmdacs	r7, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a38c:	andeq	lr, r0, #164, 22	; 0x29000
    a390:	stmdbls	r3, {r0, r1, r2, r3, r5, r8, fp, ip, lr, pc}
    a394:	addsmi	r3, r1, #4, 6	; 0x10000000
    a398:			; <UNDEFINED> instruction: 0xf5bbd96e
    a39c:	andle	r3, r4, #128, 30	; 0x200
    a3a0:	bl	b03b4 <g_benchSeparately@@Base+0x81380>
    a3a4:	addmi	r0, r8, #-1073741822	; 0xc0000002
    a3a8:	bl	140538 <g_benchSeparately@@Base+0x111504>
    a3ac:			; <UNDEFINED> instruction: 0xf1aa0803
    a3b0:	strmi	r0, [r8, #261]	; 0x105
    a3b4:	stmdbls	r3, {r2, r3, r4, r6, fp, ip, lr, pc}
    a3b8:	stmdbls	r5, {r1, r3, r7, r9, fp, ip}
    a3bc:	bl	fe85ae10 <g_benchSeparately@@Base+0xfe82bddc>
    a3c0:	vrhadd.s8	d0, d0, d2
    a3c4:	ldrmi	r8, [sl], -r0, lsr #1
    a3c8:			; <UNDEFINED> instruction: 0xf7f64620
    a3cc:	strb	lr, [fp, -r0, asr #25]!
    a3d0:			; <UNDEFINED> instruction: 0xf1086808
    a3d4:	stmdavs	sl, {r3, fp}^
    a3d8:			; <UNDEFINED> instruction: 0xf8483108
    a3dc:			; <UNDEFINED> instruction: 0xf8480c08
    a3e0:	strmi	r2, [r0, #3076]!	; 0xc04
    a3e4:			; <UNDEFINED> instruction: 0xf839d3f4
    a3e8:			; <UNDEFINED> instruction: 0xf0030b02
    a3ec:	strls	r0, [r2], -pc, lsl #6
    a3f0:	blcs	3d0c80 <g_benchSeparately@@Base+0x3a1c4c>
    a3f4:			; <UNDEFINED> instruction: 0xf5bbd04f
    a3f8:			; <UNDEFINED> instruction: 0xf1033f80
    a3fc:	teqle	r2, #4, 6	; 0x10000000
    a400:	bl	130814 <g_benchSeparately@@Base+0x1017e0>
    a404:	addsmi	r0, r1, #196608	; 0x30000
    a408:	stmdacs	r7, {r0, r4, r6, r7, fp, ip, lr, pc}
    a40c:	ldmdavs	r0, {r2, r4, r6, r8, fp, ip, lr, pc}
    a410:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
    a414:	eorvs	r6, r0, r2, asr r8
    a418:			; <UNDEFINED> instruction: 0xf1aa6062
    a41c:			; <UNDEFINED> instruction: 0xf104020c
    a420:	ldrmi	r0, [r0, #8]
    a424:	addshi	pc, fp, r0, lsl #4
    a428:	ldrdgt	pc, [r0], -r1
    a42c:	stmdavs	sl, {r4, r8, r9, fp, sp}^
    a430:	andgt	pc, r8, r4, asr #17
    a434:			; <UNDEFINED> instruction: 0xf67f6042
    a438:	mcrls	15, 0, sl, cr2, cr7, {1}
    a43c:			; <UNDEFINED> instruction: 0xf1013410
    a440:	ldmdavs	r9, {r3, r8, r9}
    a444:	ldmdavs	sl, {r3, sl, ip, sp}^
    a448:			; <UNDEFINED> instruction: 0xf8443308
    a44c:			; <UNDEFINED> instruction: 0xf8441c08
    a450:	strmi	r2, [r0, #3076]!	; 0xc04
    a454:			; <UNDEFINED> instruction: 0x9602d8f5
    a458:	ldrmi	lr, [sl], -r6, lsr #14
    a45c:	blls	59bd44 <g_benchSeparately@@Base+0x56cd10>
    a460:	blx	ff4c8466 <g_benchSeparately@@Base+0xff499432>
    a464:	cdpls	7, 0, cr14, cr3, cr9, {3}
    a468:	tsteq	fp, r2, lsl #22
    a46c:	stmible	r7, {r1, r2, r3, r7, r9, lr}^
    a470:	andeq	lr, r9, r7, lsr #23
    a474:	strb	r3, [r0, -r1, lsl #16]!
    a478:	bl	1245c4 <g_benchSeparately@@Base+0xf5590>
    a47c:	ldmdavs	r0, {r0, r1, fp}
    a480:	rsbvs	r4, r1, r3, lsl r6
    a484:			; <UNDEFINED> instruction: 0xf8536020
    a488:	ldmdavs	fp, {r3, r8, r9, sl, fp, ip}^
    a48c:	rscvs	r6, r3, r1, lsr #1
    a490:	eorhi	r8, r3, #77824	; 0x13000
    a494:	blls	1440bc <g_benchSeparately@@Base+0x115088>
    a498:			; <UNDEFINED> instruction: 0xf1a39e02
    a49c:	movwcs	r0, #3076	; 0xc04
    a4a0:	blne	8850c <g_benchSeparately@@Base+0x594d8>
    a4a4:	strmi	r4, [fp], #-1484	; 0xfffffa34
    a4a8:	ldmibcs	pc!, {r1, r5, r6, r7, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a4ac:	movwcc	sp, #61688	; 0xf0f8
    a4b0:	sbcsmi	r9, ip, #2097152	; 0x200000
    a4b4:	bfc	sp, #7, #21
    a4b8:			; <UNDEFINED> instruction: 0xf04f9e09
    a4bc:			; <UNDEFINED> instruction: 0xf8840e00
    a4c0:			; <UNDEFINED> instruction: 0xf884e000
    a4c4:	bl	1c24d0 <g_benchSeparately@@Base+0x19349c>
    a4c8:			; <UNDEFINED> instruction: 0xf8840c80
    a4cc:			; <UNDEFINED> instruction: 0xf884e002
    a4d0:	ldmdavc	r1, {r0, r1, sp, lr, pc}
    a4d4:	ldrd	pc, [r0], -ip	; <UNPREDICTABLE>
    a4d8:	eoreq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    a4dc:			; <UNDEFINED> instruction: 0xf8927021
    a4e0:	ldmdane	r1, {r0, lr, pc}
    a4e4:	smlatbeq	lr, r1, fp, lr
    a4e8:	andgt	pc, r1, r4, lsl #17
    a4ec:	mulgt	r2, r2, r8
    a4f0:	andgt	pc, r2, r4, lsl #17
    a4f4:	mulgt	r3, r2, r8
    a4f8:	andgt	pc, r3, r4, lsl #17
    a4fc:	rsbvs	r5, r2, r2, lsl r8
    a500:	strmi	lr, [r9], fp, lsl #15
    a504:			; <UNDEFINED> instruction: 0x4620e7b4
    a508:	stmib	sp, {r0, r1, r3, r4, r7, r9, fp, ip}^
    a50c:			; <UNDEFINED> instruction: 0xf7f6320a
    a510:	bls	305618 <g_benchSeparately@@Base+0x2d65e4>
    a514:	blls	2b0928 <g_benchSeparately@@Base+0x2818f4>
    a518:	bne	10907a0 <g_benchSeparately@@Base+0x106176c>
    a51c:	stmdale	pc, {r0, r1, r4, r7, r9, lr}	; <UNPREDICTABLE>
    a520:	ldrmi	r9, [sl], -r3, lsl #18
    a524:	ldc	7, cr15, [r4], #-984	; 0xfffffc28
    a528:			; <UNDEFINED> instruction: 0xf04fe6be
    a52c:			; <UNDEFINED> instruction: 0xe68930ff
    a530:	mvnsle	r2, r1, lsl #22
    a534:	stmdacc	r0, {r3, r4, r5, fp, ip, sp, lr}
    a538:	andcs	fp, r1, r8, lsl pc
    a53c:	str	r4, [r1], r0, asr #4
    a540:	eorsle	r4, r8, #64, 10	; 0x10000000
    a544:	bl	fea31d54 <g_benchSeparately@@Base+0xfea02d20>
    a548:	cdpne	2, 4, cr0, cr3, cr0, {0}
    a54c:	strmi	r1, [sl], -r8, lsl #17
    a550:	blne	885a0 <g_benchSeparately@@Base+0x5956c>
    a554:			; <UNDEFINED> instruction: 0xf8034290
    a558:	mvnsle	r1, r1, lsl #30
    a55c:			; <UNDEFINED> instruction: 0xf1aae77b
    a560:	ldrmi	r0, [r8, #773]	; 0x305
    a564:	blls	24077c <g_benchSeparately@@Base+0x211748>
    a568:	movwle	r4, #58008	; 0xe298
    a56c:			; <UNDEFINED> instruction: 0xf67f4580
    a570:	bl	fea35fe4 <g_benchSeparately@@Base+0xfea06fb0>
    a574:	cdpls	2, 0, cr0, cr2, cr0, {0}
    a578:	strmi	r3, [sl], #-2049	; 0xfffff7ff
    a57c:	blcc	885c8 <g_benchSeparately@@Base+0x59594>
    a580:			; <UNDEFINED> instruction: 0xf800428a
    a584:	mvnsle	r3, r1, lsl #30
    a588:	cdpls	7, 0, cr14, cr2, cr5, {3}
    a58c:			; <UNDEFINED> instruction: 0xf8dd460a
    a590:	strmi	lr, [r3], -r0, lsr #32
    a594:	ldrdgt	pc, [r0], -r2
    a598:	ldmdavs	r4, {r3, r8, r9, ip, sp}^
    a59c:			; <UNDEFINED> instruction: 0xf8433208
    a5a0:			; <UNDEFINED> instruction: 0xf843cc08
    a5a4:	ldrmi	r4, [lr, #3076]	; 0xc04
    a5a8:	bls	240980 <g_benchSeparately@@Base+0x21194c>
    a5ac:	bne	4efdbc <g_benchSeparately@@Base+0x4c0d88>
    a5b0:			; <UNDEFINED> instruction: 0x46104419
    a5b4:	pkhtbmi	lr, r0, sl, asr #15
    a5b8:	svclt	0x0000e676
    a5bc:	andeq	r1, r1, r0, asr r9
    a5c0:	svcmi	0x00f0e92d
    a5c4:	stmiavs	r6, {r0, r2, r9, sl, lr}^
    a5c8:	strmi	fp, [r9], r9, lsl #1
    a5cc:			; <UNDEFINED> instruction: 0x461f4614
    a5d0:			; <UNDEFINED> instruction: 0xf0002e00
    a5d4:	stmvs	r3, {r2, r3, r7, pc}
    a5d8:	mulsle	r0, r3, r2
    a5dc:			; <UNDEFINED> instruction: 0x463a1b9b
    a5e0:	strcc	lr, [r0], -r0, asr #19
    a5e4:	strls	r4, [r0], -r8, lsl #12
    a5e8:			; <UNDEFINED> instruction: 0xf7f84621
    a5ec:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    a5f0:	ldrtmi	sp, [ip], #-3330	; 0xfffff2fe
    a5f4:	strmi	lr, [r2, -r5, asr #19]
    a5f8:	pop	{r0, r3, ip, sp, pc}
    a5fc:			; <UNDEFINED> instruction: 0xf64f8ff0
    a600:	addsmi	r7, lr, #-134217725	; 0xf8000003
    a604:	stmdavs	r2, {r1, r5, r6, fp, ip, lr, pc}^
    a608:	subsle	r2, pc, r0, lsl #20
    a60c:	blne	fe8e4618 <g_benchSeparately@@Base+0xfe8b55e4>
    a610:			; <UNDEFINED> instruction: 0xf1b99102
    a614:			; <UNDEFINED> instruction: 0xf0000f00
    a618:	bl	12aad8 <g_benchSeparately@@Base+0xfbaa4>
    a61c:	tstlt	r9, r7, lsl #22
    a620:	tstls	r2, r1, lsl r4
    a624:	andseq	pc, sl, #-1073741782	; 0xc000002a
    a628:	mulne	r0, r9, r8
    a62c:	svccs	0x00009203
    a630:	rscshi	pc, r1, r0
    a634:			; <UNDEFINED> instruction: 0x46c84a9c
    a638:	ldrbtmi	r4, [sl], #-1690	; 0xfffff966
    a63c:			; <UNDEFINED> instruction: 0xf1ab9205
    a640:	andls	r0, r4, #1879048192	; 0x70000000
    a644:			; <UNDEFINED> instruction: 0xf108298f
    a648:	b	13cc654 <g_benchSeparately@@Base+0x139d620>
    a64c:	ldmdale	r7, {r0, r4, r9, ip}^
    a650:	stmiane	r6!, {r0, r1, r8, r9, fp, ip, pc}
    a654:	cmple	r6, #805306378	; 0x3000000a
    a658:	ldrdeq	pc, [r0], -r8
    a65c:	stceq	0, cr15, [pc], {1}
    a660:	ldrdcc	pc, [r4], -r8
    a664:	mlavs	r0, r0, r4, r4
    a668:			; <UNDEFINED> instruction: 0xf8386063
    a66c:			; <UNDEFINED> instruction: 0xf1bceb02
    a670:	svclt	0x00180f0f
    a674:	svceq	0x0007f1be
    a678:	andeq	lr, lr, #169984	; 0x29800
    a67c:	ldrmi	sp, [r2, #2406]	; 0x966
    a680:	stfeqd	f7, [r4], {12}
    a684:	streq	lr, [ip], #-2822	; 0xfffff4fa
    a688:	addshi	pc, r8, r0, asr #4
    a68c:	movweq	pc, #20907	; 0x51ab	; <UNPREDICTABLE>
    a690:	vqsub.s8	d4, d16, d12
    a694:	bl	feaaa988 <g_benchSeparately@@Base+0xfea7b954>
    a698:	blls	8aea8 <g_benchSeparately@@Base+0x5be74>
    a69c:	bl	fe8dbc2c <g_benchSeparately@@Base+0xfe8acbf8>
    a6a0:	rsbsle	r0, sp, #-2147483648	; 0x80000000
    a6a4:	bl	feb1bf6c <g_benchSeparately@@Base+0xfeaecf38>
    a6a8:	stmib	sp, {r1, r8, r9}^
    a6ac:			; <UNDEFINED> instruction: 0xf7f63206
    a6b0:	bls	205478 <g_benchSeparately@@Base+0x1d6444>
    a6b4:	ldmne	r0!, {r1, r2, r8, r9, fp, ip, pc}
    a6b8:	andeq	lr, sl, #160, 22	; 0x28000
    a6bc:	vqsub.s8	d4, d16, d3
    a6c0:			; <UNDEFINED> instruction: 0x461a8097
    a6c4:			; <UNDEFINED> instruction: 0xf7f64651
    a6c8:	subs	lr, lr, r4, ror #22
    a6cc:	strbmi	r4, [r8], -r1, lsr #12
    a6d0:			; <UNDEFINED> instruction: 0xf7ff463a
    a6d4:	stmdacs	r0, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
    a6d8:	ldmib	r5, {r1, r2, r3, r7, r8, sl, fp, ip, lr, pc}^
    a6dc:	bl	11beec <g_benchSeparately@@Base+0xeceb8>
    a6e0:	ldrtmi	r0, [r7], #-2823	; 0xfffff4f9
    a6e4:	strlt	lr, [r2, -r5, asr #19]
    a6e8:	pop	{r0, r3, ip, sp, pc}
    a6ec:			; <UNDEFINED> instruction: 0x46088ff0
    a6f0:			; <UNDEFINED> instruction: 0x4621461a
    a6f4:			; <UNDEFINED> instruction: 0xf978f7ff
    a6f8:			; <UNDEFINED> instruction: 0xf73f2800
    a6fc:			; <UNDEFINED> instruction: 0xe77baf7a
    a700:	suble	r2, r5, pc, lsl #20
    a704:			; <UNDEFINED> instruction: 0xf1ab18a6
    a708:	addsmi	r0, lr, #8, 6	; 0x20000000
    a70c:	ldrmi	sp, [r3, #2315]!	; 0x90b
    a710:			; <UNDEFINED> instruction: 0xd17b4692
    a714:	strbmi	r4, [r1], -r0, lsr #12
    a718:	bl	6486f8 <g_benchSeparately@@Base+0x6196c4>
    a71c:	andeq	lr, sl, r8, lsl #22
    a720:	andeq	lr, r9, r0, lsr #23
    a724:			; <UNDEFINED> instruction: 0x4643e7d7
    a728:	ldrdgt	pc, [r0], -r3
    a72c:	ldmdavs	r8, {r3, sl, ip, sp}^
    a730:			; <UNDEFINED> instruction: 0xf8443308
    a734:			; <UNDEFINED> instruction: 0xf844cc08
    a738:	adcsmi	r0, r4, #4, 24	; 0x400
    a73c:	ldrmi	sp, [r0], #1012	; 0x3f4
    a740:	stceq	0, cr15, [pc], {1}
    a744:	bl	c882c <g_benchSeparately@@Base+0x997f8>
    a748:	andeq	lr, lr, #169984	; 0x29800
    a74c:	svceq	0x000ff1bc
    a750:	ldrmi	sp, [r2, #43]	; 0x2b
    a754:	stfeqd	f7, [r4], {12}
    a758:	streq	lr, [ip], #-2822	; 0xfffff4fa
    a75c:			; <UNDEFINED> instruction: 0xf1bed896
    a760:	ldmdble	fp, {r0, r1, r2, r8, r9, sl, fp}^
    a764:			; <UNDEFINED> instruction: 0xf1026811
    a768:	ldmdavs	r2, {r3, r8, r9}^
    a76c:	rsbsvs	r6, r2, r1, lsr r0
    a770:	smlatbeq	ip, fp, r1, pc	; <UNPREDICTABLE>
    a774:	andeq	pc, r8, #-2147483647	; 0x80000001
    a778:	stmdale	r9!, {r2, r3, r7, r9, lr}^
    a77c:			; <UNDEFINED> instruction: 0xf1bc6818
    a780:	ldmdavs	r9, {r4, r8, r9, sl, fp}^
    a784:	ldrhvs	r6, [r1], #-0
    a788:			; <UNDEFINED> instruction: 0xf898d825
    a78c:	ldrb	r1, [r9, -r0]
    a790:			; <UNDEFINED> instruction: 0xf8182200
    a794:	blcs	fffd93a0 <g_benchSeparately@@Base+0xfffaa36c>
    a798:	rscsle	r4, sl, sl, lsl r4
    a79c:	ldr	r3, [r1, pc, lsl #4]!
    a7a0:	ldrtmi	r4, [r0], -r2, ror #12
    a7a4:	b	ff4c8784 <g_benchSeparately@@Base+0xff499750>
    a7a8:	smlattcs	r0, pc, r7, lr
    a7ac:	blcc	88814 <g_benchSeparately@@Base+0x597e0>
    a7b0:	ldrmi	r2, [r9], #-3071	; 0xfffff401
    a7b4:			; <UNDEFINED> instruction: 0xf101d0fa
    a7b8:	strb	r0, [sl, pc, lsl #24]
    a7bc:			; <UNDEFINED> instruction: 0x46136851
    a7c0:	rsbsvs	r6, r1, r0, lsl r8
    a7c4:			; <UNDEFINED> instruction: 0xf8536030
    a7c8:	ldmdavs	fp, {r3, r8, r9, sl, fp, ip}^
    a7cc:	ldrhtvs	r6, [r3], #1
    a7d0:	eorshi	r8, r3, #77824	; 0x13000
    a7d4:			; <UNDEFINED> instruction: 0x3610e7d9
    a7d8:	ldmdavs	r9, {r3, r8, r9, ip, sp}
    a7dc:	ldmdavs	sl, {r3, r9, sl, ip, sp}^
    a7e0:			; <UNDEFINED> instruction: 0xf8463308
    a7e4:			; <UNDEFINED> instruction: 0xf8461c08
    a7e8:	adcmi	r2, r6, #4, 24	; 0x400
    a7ec:			; <UNDEFINED> instruction: 0xe7ccd3f5
    a7f0:	subsle	r4, r7, #160, 4
    a7f4:	vmlane.f32	s3, s6, s5
    a7f8:	andeq	lr, r2, sl, lsl #22
    a7fc:			; <UNDEFINED> instruction: 0xf8124652
    a800:	addmi	r1, r2, #1024	; 0x400
    a804:	svcne	0x0001f803
    a808:			; <UNDEFINED> instruction: 0xe7bed1f9
    a80c:	stmdbeq	r8, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    a810:	rscscc	pc, pc, r9, lsl #2
    a814:	bllt	1c84598 <g_benchSeparately@@Base+0x1c55564>
    a818:	strb	r2, [r2, -r1]!
    a81c:	movwcs	r9, #2309	; 0x905
    a820:	rsbsvc	r7, r3, r3, lsr r0
    a824:	addeq	lr, lr, r1, lsl #22
    a828:	ldrhtvc	r7, [r3], #3
    a82c:			; <UNDEFINED> instruction: 0xf8517813
    a830:			; <UNDEFINED> instruction: 0xf8d0102e
    a834:	eorsvc	lr, r3, r0, lsr #32
    a838:	ldmdavc	r0, {r0, r1, r4, r6, fp, ip}^
    a83c:	movweq	lr, #60323	; 0xeba3
    a840:	ldmvc	r0, {r4, r5, r6, ip, sp, lr}
    a844:	ldmvc	r0, {r4, r5, r7, ip, sp, lr}^
    a848:	ldmdapl	r2, {r4, r5, r6, r7, ip, sp, lr}^
    a84c:			; <UNDEFINED> instruction: 0xe78f6072
    a850:	smlatbeq	r5, fp, r1, pc	; <UNPREDICTABLE>
    a854:	ldmle	r9, {r2, r3, r7, r9, lr}^
    a858:	addmi	r9, sl, #4, 18	; 0x10000
    a85c:	addsmi	sp, r4, #939524096	; 0x38000000
    a860:	bne	fe840eb4 <g_benchSeparately@@Base+0xfe811e80>
    a864:	ldrmi	r3, [r8], #-2561	; 0xfffff5ff
    a868:	blne	888bc <g_benchSeparately@@Base+0x59888>
    a86c:			; <UNDEFINED> instruction: 0xf8024298
    a870:	mvnsle	r1, r1, lsl #30
    a874:			; <UNDEFINED> instruction: 0xf04fe789
    a878:			; <UNDEFINED> instruction: 0xe6bd30ff
    a87c:			; <UNDEFINED> instruction: 0xe010f8dd
    a880:			; <UNDEFINED> instruction: 0x46114618
    a884:	ldrdgt	pc, [r0], -r0
    a888:	stmdavs	r6, {r3, r8, ip, sp}^
    a88c:			; <UNDEFINED> instruction: 0xf8413008
    a890:			; <UNDEFINED> instruction: 0xf841cc08
    a894:	strmi	r6, [lr, #3076]	; 0xc04
    a898:	stmdals	r4, {r2, r4, r5, r6, r7, fp, ip, lr, pc}
    a89c:	strmi	r1, [fp], #-2689	; 0xfffff57f
    a8a0:	ldrb	r4, [ip, r2, lsl #12]
    a8a4:	ldrb	r4, [r0, -r4, lsl #12]!
    a8a8:			; <UNDEFINED> instruction: 0x000115ba
    a8ac:	ldmib	sp, {r4, r5, r6, sl, ip, sp, pc}^
    a8b0:	cmnlt	r6, r3, lsl #12
    a8b4:	adcmi	r4, r9, #889192448	; 0x35000000
    a8b8:	ldcllt	0, cr13, [r0], #-8
    a8bc:	bllt	2488c0 <g_benchSeparately@@Base+0x21988c>
    a8c0:	ldrbtvc	pc, [lr], #1615	; 0x64f	; <UNPREDICTABLE>
    a8c4:	sfmle	f4, 4, [r5, #-664]	; 0xfffffd68
    a8c8:			; <UNDEFINED> instruction: 0xf7ffbc70
    a8cc:			; <UNDEFINED> instruction: 0xbc70b99d
    a8d0:	stcllt	7, cr15, [r8, #1016]!	; 0x3f8
    a8d4:	ldcllt	6, cr9, [r0], #-12
    a8d8:	stmialt	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8dc:			; <UNDEFINED> instruction: 0x4606b4f0
    a8e0:			; <UNDEFINED> instruction: 0xc010f8dd
    a8e4:	ldrmi	r4, [r7], -sp, lsl #12
    a8e8:	svceq	0x0000f1bc
    a8ec:	ldrmi	sp, [ip], -r6
    a8f0:	adcmi	r4, r1, #100, 8	; 0x64000000
    a8f4:	ldcllt	0, cr13, [r0], #8
    a8f8:	blt	c488e0 <g_benchSeparately@@Base+0xc198ac>
    a8fc:			; <UNDEFINED> instruction: 0x4629463a
    a900:	ldcllt	6, cr4, [r0], #192	; 0xc0
    a904:	ldmdalt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a908:	svclt	0x00bef7fa
    a90c:	svcmi	0x00fcf1b2
    a910:	svclt	0x0088b510
    a914:	addlt	r2, r2, r0, lsl #6
    a918:	vadd.i8	d29, d8, d11
    a91c:	vaddhn.i16	d16, q12, <illegal reg q0.5>
    a920:	ldrbne	r0, [r3, r0, lsl #9]
    a924:	strgt	pc, [r2], #-2948	; 0xfffff47c
    a928:	bl	ff0db980 <g_benchSeparately@@Base+0xff0ac94c>
    a92c:	ldrmi	r1, [r3], #-996	; 0xfffffc1c
    a930:	strcs	r3, [r1], #-784	; 0xfffffcf0
    a934:			; <UNDEFINED> instruction: 0xf7fa9400
    a938:	andlt	pc, r2, r3, ror pc	; <UNPREDICTABLE>
    a93c:	svclt	0x0000bd10
    a940:	addlt	fp, r3, r0, lsr r5
    a944:	cfstr32ls	mvfx2, [r6], {1}
    a948:	strmi	lr, [r0, #-2509]	; 0xfffff633
    a94c:	blx	1dc8936 <g_benchSeparately@@Base+0x1d99902>
    a950:	ldclt	0, cr11, [r0, #-12]!
    a954:	svcmi	0x00fcf1b3
    a958:	svclt	0x0088b530
    a95c:	addlt	r2, r3, r0, lsl #8
    a960:	vadd.i8	d29, d8, d11
    a964:	vabal.s8	q8, d24, d1
    a968:	ldrbne	r0, [ip, r0, lsl #11]
    a96c:	strgt	pc, [r3, #-2949]	; 0xfffff47b
    a970:	bl	ff11b9ec <g_benchSeparately@@Base+0xff0ec9b8>
    a974:	ldrmi	r1, [ip], #-1253	; 0xfffffb1b
    a978:	strls	r3, [r0], #-1040	; 0xfffffbf0
    a97c:	strls	r2, [r1], #-1025	; 0xfffffbff
    a980:	blx	174896a <g_benchSeparately@@Base+0x1719936>
    a984:	ldclt	0, cr11, [r0, #-12]!
    a988:	addlt	fp, r3, r0, lsr r5
    a98c:	cfstr32ls	mvfx2, [r6], {1}
    a990:	strmi	lr, [r0, #-2509]	; 0xfffff633
    a994:			; <UNDEFINED> instruction: 0xf90cf7fc
    a998:	ldclt	0, cr11, [r0, #-12]!
    a99c:	svcmi	0x00fcf1b3
    a9a0:	svclt	0x0088b530
    a9a4:	addlt	r2, r3, r0, lsl #8
    a9a8:	vadd.i8	d29, d8, d11
    a9ac:	vabal.s8	q8, d24, d1
    a9b0:	ldrbne	r0, [ip, r0, lsl #11]
    a9b4:	strgt	pc, [r3, #-2949]	; 0xfffff47b
    a9b8:	bl	ff11ba34 <g_benchSeparately@@Base+0xff0eca00>
    a9bc:	ldrmi	r1, [ip], #-1253	; 0xfffffb1b
    a9c0:	strls	r3, [r0], #-1040	; 0xfffffbf0
    a9c4:	strls	r2, [r1], #-1025	; 0xfffffbff
    a9c8:			; <UNDEFINED> instruction: 0xf8f2f7fc
    a9cc:	ldclt	0, cr11, [r0, #-12]!
    a9d0:	stmdalt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9d4:	stcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    a9d8:	eoreq	pc, r0, r4, asr #4
    a9dc:	svclt	0x00004770
    a9e0:	eoreq	pc, r0, #68, 4	; 0x40000004
    a9e4:	strlt	r2, [r8, #-256]	; 0xffffff00
    a9e8:	b	19c89c8 <g_benchSeparately@@Base+0x1999994>
    a9ec:	stclt	0, cr2, [r8, #-0]
    a9f0:	stmdalt	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9f4:	movweq	pc, #33348	; 0x8244	; <UNPREDICTABLE>
    a9f8:	ldrbmi	r5, [r0, -r0, asr #17]!
    a9fc:	mvnsmi	lr, #737280	; 0xb4000
    aa00:	stmdavs	fp, {r0, r3, r7, r8, r9, ip, sp, pc}
    aa04:	stmibvs	ip, {r0, r1, r2, r3, r7, fp, sp, lr}^
    aa08:	strcc	r6, [r1, -lr, asr #20]
    aa0c:	stmdacs	r0, {r0, r2, r5, r6, sl, fp, ip}
    aa10:			; <UNDEFINED> instruction: 0xf046bf08
    aa14:	orrlt	r0, r3, #1048576	; 0x100000
    aa18:	blcs	d9630 <g_benchSeparately@@Base+0xaa5fc>
    aa1c:			; <UNDEFINED> instruction: 0xf06fbf84
    aa20:			; <UNDEFINED> instruction: 0xf06f0902
    aa24:	stmdale	r5, {r0, fp}
    aa28:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    aa2c:	eorhi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    aa30:	ldmibcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    aa34:	svclt	0x0094454a
    aa38:	bl	10c50 <__assert_fail@plt+0xfc8c>
    aa3c:	strbmi	r0, [r1], -r9, lsl #8
    aa40:			; <UNDEFINED> instruction: 0xf0104620
    aa44:			; <UNDEFINED> instruction: 0x4603fbb1
    aa48:	b	536f08 <g_benchSeparately@@Base+0x507ed4>
    aa4c:	svclt	0x00140609
    aa50:	movwcs	r2, #769	; 0x301
    aa54:	blx	dba6a <g_benchSeparately@@Base+0xaca36>
    aa58:	blx	227e76 <g_benchSeparately@@Base+0x1f8e42>
    aa5c:	bl	22a64 <_IO_stdin_used@@Base+0x6e78>
    aa60:	pop	{r0, r2, r7}
    aa64:	blx	fec2ba4c <g_benchSeparately@@Base+0xfebfca18>
    aa68:	strcs	pc, [r2, #-1664]	; 0xfffff980
    aa6c:			; <UNDEFINED> instruction: 0xf64f462f
    aa70:	ldmdbeq	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    aa74:	stmcc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    aa78:			; <UNDEFINED> instruction: 0xf64fe7dc
    aa7c:	vst2.<illegal width 64>	{d23,d25}, [pc :256]
    aa80:	ldrb	r3, [r7, r0, lsl #17]
    aa84:	andeq	r1, r1, r6, asr #8
    aa88:	mvnsmi	lr, sp, lsr #18
    aa8c:	stclvs	6, cr4, [r6], {4}
    aa90:	ldrmi	r4, [r5], -pc, lsl #12
    aa94:	strtvs	fp, [r1], #2342	; 0x926
    aa98:	strbtvs	r4, [r5], #1077	; 0x435
    aa9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    aaa0:	stmibne	sl, {r0, r7, sl, fp, sp, lr}
    aaa4:	smlalsle	r4, r7, r7, r2
    aaa8:	strtmi	r1, [sl], #-2810	; 0xfffff506
    aaac:	svccc	0x0080f5b2
    aab0:	blls	1bf390 <g_benchSeparately@@Base+0x19035c>
    aab4:	bicslt	r6, r3, r0, asr #24
    aab8:	rscle	r4, sp, r1, lsl #5
    aabc:	tstcs	r5, #212, 18	; 0x350000
    aac0:			; <UNDEFINED> instruction: 0xf5b26d27
    aac4:	bl	fe99a8cc <g_benchSeparately@@Base+0xfe96b898>
    aac8:	bl	fe9cc2dc <g_benchSeparately@@Base+0xfe99d2a8>
    aacc:	svclt	0x00840700
    aad0:	ldrtmi	r2, [fp], -r0, lsl #4
    aad4:	ldrmi	sp, [r8], #-2344	; 0xfffff6d8
    aad8:			; <UNDEFINED> instruction: 0xf7f64431
    aadc:			; <UNDEFINED> instruction: 0x6da2e95a
    aae0:	strtmi	r6, [sl], #-3171	; 0xfffff39d
    aae4:	stmib	r4, {r0, r1, r2, r4, sl, lr}^
    aae8:	pop	{r1, r4, r8, r9, sl, ip, sp}
    aaec:	addmi	r8, r1, #240, 2	; 0x3c
    aaf0:			; <UNDEFINED> instruction: 0xf5c5d022
    aaf4:	ldrmi	r3, [r0, #2176]!	; 0x880
    aaf8:	ldrtmi	fp, [r0], r8, lsr #30
    aafc:	streq	lr, [r8], -r6, lsr #23
    ab00:			; <UNDEFINED> instruction: 0x46424431
    ab04:	stmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab08:	strtmi	r6, [sl], -r0, ror #24
    ab0c:	strbmi	r4, [r0], #-1593	; 0xfffff9c7
    ab10:			; <UNDEFINED> instruction: 0xf7f64445
    ab14:			; <UNDEFINED> instruction: 0x6c63e93e
    ab18:	ldrcc	lr, [r2, #-2500]	; 0xfffff63c
    ab1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ab20:	andscc	lr, r2, #192, 18	; 0x300000
    ab24:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ab28:	addcc	pc, r0, #813694976	; 0x30800000
    ab2c:	svclt	0x002842ba
    ab30:	bne	fed9c420 <g_benchSeparately@@Base+0xfed6d3ec>
    ab34:			; <UNDEFINED> instruction: 0xe7ce1abb
    ab38:	ldmdbne	r2!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    ab3c:	stmdale	r9, {r1, r3, r4, r7, r9, lr}
    ab40:	ldrtmi	r4, [r0], #-1578	; 0xfffff9d6
    ab44:			; <UNDEFINED> instruction: 0xf7f64639
    ab48:			; <UNDEFINED> instruction: 0x6ce2e924
    ab4c:	strbtvs	r4, [r2], #1066	; 0x42a
    ab50:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ab54:	stmcc	r0, {r0, r2, r6, r7, r8, sl, ip, sp, lr, pc}
    ab58:	orrcc	pc, r0, r5, lsr #11
    ab5c:	strmi	r4, [r1], #-1073	; 0xfffffbcf
    ab60:			; <UNDEFINED> instruction: 0xf7f64642
    ab64:			; <UNDEFINED> instruction: 0x4646e916
    ab68:			; <UNDEFINED> instruction: 0xf8c46c60
    ab6c:	strb	r8, [r7, ip, asr #32]!
    ab70:	mvnsmi	lr, #737280	; 0xb4000
    ab74:	ldrmi	fp, [r6], -r5, lsl #1
    ab78:	stmdbeq	r4, {r8, ip, sp, lr, pc}
    ab7c:	strmi	r9, [r5], -sp, lsl #30
    ab80:			; <UNDEFINED> instruction: 0x461c1e70
    ab84:	ldrtmi	r4, [r3], -sl, asr #12
    ab88:	streq	lr, [r0, -sp, asr #19]
    ab8c:	stmdals	lr, {r3, r7, r9, sl, lr}
    ab90:	andls	r9, r2, pc, lsl #30
    ab94:	strmi	r9, [r0, ip, lsl #16]!
    ab98:	beq	f7160 <g_benchSeparately@@Base+0xc812c>
    ab9c:	rsbvc	r4, fp, r4, lsl #12
    aba0:	eorvc	r0, r8, r3, lsl #24
    aba4:	cdpeq	0, 0, cr7, cr3, cr11, {5}
    aba8:	ldmiblt	r7!, {r0, r1, r3, r5, r6, r7, ip, sp, lr}
    abac:	bl	111d94 <g_benchSeparately@@Base+0xe2d60>
    abb0:	andlt	r0, r5, r0, lsl #1
    abb4:	mvnshi	lr, #12386304	; 0xbd0000
    abb8:	movwmi	pc, #70	; 0x46	; <UNPREDICTABLE>
    abbc:	eorvc	r4, fp, r1, asr #12
    abc0:	beq	61c490 <g_benchSeparately@@Base+0x5ed45c>
    abc4:	ldceq	0, cr7, [r8], {104}	; 0x68
    abc8:	adcvc	r0, r8, fp, lsl lr
    abcc:	rscvc	r4, fp, r8, asr #12
    abd0:			; <UNDEFINED> instruction: 0xf7f64634
    abd4:	svccs	0x0000e8de
    abd8:	strtmi	sp, [r1], -r8, ror #1
    abdc:	andcs	r4, r0, #72, 12	; 0x4800000
    abe0:			; <UNDEFINED> instruction: 0xffe4f008
    abe4:	stmiane	sl!, {r0, r1, r5, r8, sl, fp, ip}^
    abe8:	beq	5ff90 <g_benchSeparately@@Base+0x30f5c>
    abec:	cdpeq	12, 0, cr0, cr0, cr3, {0}
    abf0:	ldclne	0, cr7, [r8], #-832	; 0xfffffcc0
    abf4:	bl	126d40 <g_benchSeparately@@Base+0xf7d0c>
    abf8:	addsvc	r0, r3, r0, lsl #1
    abfc:	pop	{r0, r2, ip, sp, pc}
    ac00:	svclt	0x000083f0
    ac04:	blt	ff3c6c28 <g_benchSeparately@@Base+0xff397bf4>
    ac08:	ldmib	sp, {r4, r5, sl, ip, sp, pc}^
    ac0c:	cfstrscs	mvf5, [r0], {2}
    ac10:			; <UNDEFINED> instruction: 0xf1c4bfb4
    ac14:	strcs	r0, [r1], #-1025	; 0xfffffbff
    ac18:	strpl	lr, [r2], #-2509	; 0xfffff633
    ac1c:			; <UNDEFINED> instruction: 0xf7fbbc30
    ac20:	svclt	0x0000bfc7
    ac24:	ldrlt	r2, [r8, #-2562]!	; 0xfffff5fe
    ac28:	strmi	r4, [r5], -ip, lsl #12
    ac2c:			; <UNDEFINED> instruction: 0xf083dc17
    ac30:			; <UNDEFINED> instruction: 0xf0030301
    ac34:	stmdbcs	r0, {r0, r8, r9}
    ac38:	movwcs	fp, #7960	; 0x1f18
    ac3c:	strtmi	fp, [r8], -fp, lsr #18
    ac40:	pop	{r8, sp}
    ac44:			; <UNDEFINED> instruction: 0xf7fb4038
    ac48:			; <UNDEFINED> instruction: 0xf7fbbf95
    ac4c:	stccs	15, cr15, [r0], {19}
    ac50:	stmdavs	r1!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    ac54:	pop	{r3, r5, r9, sl, lr}
    ac58:			; <UNDEFINED> instruction: 0xf7fb4038
    ac5c:	ldrmi	fp, [r1], -fp, lsl #31
    ac60:			; <UNDEFINED> instruction: 0xf940f007
    ac64:	stmiavs	r4!, {r2, r8, ip, sp, pc}
    ac68:	strtmi	r4, [r8], -r1, lsr #12
    ac6c:	ldrhtmi	lr, [r8], -sp
    ac70:	blt	fe546c94 <g_benchSeparately@@Base+0xfe517c60>
    ac74:	ldrbmi	lr, [r0, sp, lsr #18]!
    ac78:	svcls	0x000a461c
    ac7c:			; <UNDEFINED> instruction: 0xf8dd460d
    ac80:	ldrmi	r8, [r1], r4, lsr #32
    ac84:	strtmi	r2, [r6], -r1, lsl #6
    ac88:			; <UNDEFINED> instruction: 0xf8dd4639
    ac8c:	strbmi	sl, [r2], -r0, lsr #32
    ac90:			; <UNDEFINED> instruction: 0xf7ff4604
    ac94:	smlalbtlt	pc, pc, r7, pc	; <UNPREDICTABLE>
    ac98:			; <UNDEFINED> instruction: 0x464a4633
    ac9c:	strtmi	r4, [r0], -r9, lsr #12
    aca0:	eorge	pc, r0, sp, asr #17
    aca4:			; <UNDEFINED> instruction: 0x47f0e8bd
    aca8:	blt	1f46ccc <g_benchSeparately@@Base+0x1f17c98>
    acac:			; <UNDEFINED> instruction: 0x464a4633
    acb0:	strtmi	r4, [r0], -r9, lsr #12
    acb4:	eorhi	pc, r4, sp, asr #17
    acb8:	eorge	pc, r0, sp, asr #17
    acbc:			; <UNDEFINED> instruction: 0x47f0e8bd
    acc0:	ldmdblt	r6!, {r0, r1, r2, ip, sp, lr, pc}
    acc4:	ldrbmi	lr, [r0, sp, lsr #18]!
    acc8:	strmi	fp, [ip], -r2, lsl #1
    accc:	svcls	0x000b4615
    acd0:			; <UNDEFINED> instruction: 0xf8dd461e
    acd4:	movwcs	r8, #4144	; 0x1030
    acd8:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    acdc:	ldrtmi	r2, [sl], -r0, lsl #30
    ace0:			; <UNDEFINED> instruction: 0xf1c7bfb8
    ace4:	strbmi	r0, [r1], -r1, lsl #20
    ace8:			; <UNDEFINED> instruction: 0xf04fbfa8
    acec:	andls	r0, r1, r1, lsl #20
    acf0:			; <UNDEFINED> instruction: 0xff98f7ff
    acf4:	ldrtmi	r9, [r3], -r1, lsl #16
    acf8:	strtmi	r4, [r1], -sl, lsr #12
    acfc:	eorge	pc, ip, sp, asr #17
    ad00:	eorls	pc, r8, sp, asr #17
    ad04:	svceq	0x0000f1b8
    ad08:	andlt	sp, r2, r4
    ad0c:			; <UNDEFINED> instruction: 0x47f0e8bd
    ad10:	svclt	0x004ef7fb
    ad14:	pop	{r1, ip, sp, pc}
    ad18:			; <UNDEFINED> instruction: 0xf7f947f0
    ad1c:	svclt	0x0000b951
    ad20:	strmi	r6, [r3], -r2, lsl #20
    ad24:	bcs	a6090 <g_benchSeparately@@Base+0x7705c>
    ad28:			; <UNDEFINED> instruction: 0x0090f8d0
    ad2c:	addcc	pc, r0, #1325400064	; 0x4f000000
    ad30:			; <UNDEFINED> instruction: 0xf007dd01
    ad34:			; <UNDEFINED> instruction: 0xf7feba59
    ad38:	svclt	0x0000bb8f
    ad3c:	push	{r1, r2, r9, fp, sp}
    ad40:	svclt	0x00984ff8
    ad44:	streq	pc, [fp], -pc, rrx
    ad48:	sbchi	pc, r6, r0, asr #4
    ad4c:	ldrmi	r4, [r0], ip, lsl #12
    ad50:	eorcs	r2, r0, #0, 2
    ad54:			; <UNDEFINED> instruction: 0xf7f64605
    ad58:	stmiavc	r3!, {r4, r5, r7, fp, sp, lr, pc}
    ad5c:	subscs	pc, r0, #69206016	; 0x4200000
    ad60:			; <UNDEFINED> instruction: 0xf6c17866
    ad64:	stmiavc	r1!, {r0, r2, r3, r6, r9}^
    ad68:	ldreq	r7, [fp], #-2080	; 0xfffff7e0
    ad6c:	movwcs	lr, #27395	; 0x6b03
    ad70:	bl	dbd84 <g_benchSeparately@@Base+0xacd50>
    ad74:			; <UNDEFINED> instruction: 0xf0236301
    ad78:	addsmi	r0, r1, #-1073741821	; 0xc0000003
    ad7c:	adchi	pc, pc, r0
    ad80:	andcs	pc, r4, #536870916	; 0x20000004
    ad84:	subeq	pc, sp, #202375168	; 0xc100000
    ad88:	svclt	0x00184293
    ad8c:	streq	pc, [ip], -pc, rrx
    ad90:	adchi	pc, r2, r0, asr #32
    ad94:	rscvs	r2, fp, r0, lsl #6
    ad98:	mulls	r4, r4, r8
    ad9c:	svceq	0x0002f019
    ada0:	orrsne	lr, r9, #323584	; 0x4f000
    ada4:	adchi	pc, pc, r0, asr #32
    ada8:	svclt	0x00182b01
    adac:	streq	pc, [r5], -pc, rrx
    adb0:	addshi	pc, r2, r0, asr #32
    adb4:	svceq	0x0008f019
    adb8:	beq	ff047ce4 <g_benchSeparately@@Base+0xff018cb0>
    adbc:	streq	pc, [r1, -r9]
    adc0:	adchi	pc, r4, r0
    adc4:	svclt	0x000c2f00
    adc8:	ldrcs	r2, [r3], -pc, lsl #12
    adcc:			; <UNDEFINED> instruction: 0xf0c045b0
    add0:	stmdbvc	r2!, {r0, r1, r5, r7, pc}^
    add4:	b	13cd528 <g_benchSeparately@@Base+0x139e4f4>
    add8:			; <UNDEFINED> instruction: 0xf0401b12
    addc:			; <UNDEFINED> instruction: 0xf01b8094
    ade0:	svclt	0x00080f04
    ade4:	streq	pc, [r1], -pc, rrx
    ade8:			; <UNDEFINED> instruction: 0xf012d076
    adec:			; <UNDEFINED> instruction: 0xf040020f
    adf0:			; <UNDEFINED> instruction: 0xf1a6808a
    adf4:	stcne	8, cr0, [r0, #-20]!	; 0xffffffec
    adf8:			; <UNDEFINED> instruction: 0xf0084641
    adfc:	stmibne	r3!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ae00:	stccc	8, cr15, [r1], {19}
    ae04:	andcs	pc, r7, r0, asr #7
    ae08:	svclt	0x00184283
    ae0c:	ldreq	pc, [r0], -pc, rrx
    ae10:			; <UNDEFINED> instruction: 0xf00bd162
    ae14:	vsubw.u8	q8, <illegal reg q4.5>, d7
    ae18:	vmlal.u<illegal width 8>	<illegal reg q8.5>, d9, d0[0]
    ae1c:	rsbvs	r1, sl, r0, lsl #2
    ae20:	vaddl.u8	q11, d9, d27
    ae24:	mvnvs	r0, r0, lsl #5
    ae28:	blcs	230d8 <_IO_stdin_used@@Base+0x74ec>
    ae2c:	addhi	pc, r3, r0
    ae30:	blcs	d9a48 <g_benchSeparately@@Base+0xaaa14>
    ae34:			; <UNDEFINED> instruction: 0xf06fbf88
    ae38:	stmdale	r3, {r0, r8, r9}
    ae3c:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    ae40:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    ae44:			; <UNDEFINED> instruction: 0xf1ba632b
    ae48:	eorsle	r0, r4, r0, lsl #30
    ae4c:			; <UNDEFINED> instruction: 0xf04f7a20
    ae50:	stmibvc	r2!, {sl, fp}^
    ae54:			; <UNDEFINED> instruction: 0xf8942300
    ae58:	streq	sl, [r1], #-9
    ae5c:	mulls	fp, r4, r8
    ae60:			; <UNDEFINED> instruction: 0xf8940212
    ae64:	ldmdane	r1, {r1, r3, sp, lr, pc}^
    ae68:	bl	13294f8 <g_benchSeparately@@Base+0x12fa4c4>
    ae6c:	b	13cdea4 <g_benchSeparately@@Base+0x139ee70>
    ae70:	stmne	r8, {r1, r3, r9, fp, sp, lr}
    ae74:	bl	1329b04 <g_benchSeparately@@Base+0x12faad0>
    ae78:	bl	68b28c <g_benchSeparately@@Base+0x65c258>
    ae7c:			; <UNDEFINED> instruction: 0xf04f0000
    ae80:	bl	104ba88 <g_benchSeparately@@Base+0x101ca54>
    ae84:	tstcs	r0, r3, lsl #6
    ae88:	bl	1390eb0 <g_benchSeparately@@Base+0x1361e7c>
    ae8c:	b	13ce6a0 <g_benchSeparately@@Base+0x139f66c>
    ae90:	stmdane	r8, {r0, r3, sl, fp, sp}
    ae94:			; <UNDEFINED> instruction: 0x0c0eeb4c
    ae98:	vmlsmi.f32	s28, s4, s30
    ae9c:	stmdane	r8, {r1, r5, r6, r8, r9, fp, ip, sp, lr}
    aea0:			; <UNDEFINED> instruction: 0x0c0ceb4e
    aea4:			; <UNDEFINED> instruction: 0x61291809
    aea8:	movwvs	lr, #10831	; 0x2a4f
    aeac:	bl	10e3958 <g_benchSeparately@@Base+0x10b4924>
    aeb0:	cmnvs	fp, ip, lsl #6
    aeb4:	cmnlt	pc, fp, ror #5
    aeb8:	andeq	lr, r8, #4, 22	; 0x1000
    aebc:	andne	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
    aec0:	ldmdavc	r0, {r0, r1, r4, r7, fp, ip, sp, lr}^
    aec4:	ldreq	r7, [fp], #-2258	; 0xfffff72e
    aec8:	movwcs	lr, #2819	; 0xb03
    aecc:	bl	dbf00 <g_benchSeparately@@Base+0xacecc>
    aed0:			; <UNDEFINED> instruction: 0x61ab6302
    aed4:	rsbvs	r2, fp, #134217728	; 0x8000000
    aed8:	pop	{r4, r5, r9, sl, lr}
    aedc:			; <UNDEFINED> instruction: 0xf1058ff8
    aee0:	andcs	r0, r1, #188, 6	; 0xf0000002
    aee4:	smlalvs	r4, sl, ip, r2
    aee8:			; <UNDEFINED> instruction: 0xf8c5bf05
    aeec:			; <UNDEFINED> instruction: 0x4646803c
    aef0:	andcs	r2, r8, #4, 12	; 0x400000
    aef4:	movwcs	fp, #57100	; 0xdf0c
    aef8:	ldrtmi	r2, [r0], -ip, lsl #6
    aefc:	strtvs	fp, [sl], #-3848	; 0xfffff0f8
    af00:	pop	{r0, r1, r3, r5, r6, r9, sp, lr}
    af04:			; <UNDEFINED> instruction: 0xf06f8ff8
    af08:	strb	r0, [r5, r7, lsl #12]!
    af0c:	svccs	0x00002607
    af10:	svcge	0x005ff43f
    af14:	ldrb	r2, [r9, -fp, lsl #12]
    af18:	adcseq	pc, ip, r5, lsl #2
    af1c:	andle	r4, r3, r4, lsl #5
    af20:	strbmi	r4, [r2], -r1, lsr #12
    af24:	svc	0x0034f7f5
    af28:	strtvs	r2, [lr], #-769	; 0xfffffcff
    af2c:	eorshi	pc, ip, r5, asr #17
    af30:	rsbvs	r4, fp, #73400320	; 0x4600000
    af34:	vst1.64	{d30}, [pc :64], r0
    af38:	str	r3, [r3, r0, lsl #7]
    af3c:	andeq	r1, r1, r2, lsr r0
    af40:			; <UNDEFINED> instruction: 0x4604b510
    af44:			; <UNDEFINED> instruction: 0xf7f56800
    af48:	stmdavs	r0!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}^
    af4c:	stc2l	7, cr15, [r8, #1004]	; 0x3ec
    af50:			; <UNDEFINED> instruction: 0xf00668a0
    af54:	qsub16mi	pc, r0, r5	; <UNPREDICTABLE>
    af58:			; <UNDEFINED> instruction: 0x4010e8bd
    af5c:	mrclt	7, 7, APSR_nzcv, cr12, cr5, {7}
    af60:	mvnsmi	lr, #737280	; 0xb4000
    af64:			; <UNDEFINED> instruction: 0x4698b091
    af68:			; <UNDEFINED> instruction: 0x466b4d93
    af6c:			; <UNDEFINED> instruction: 0xf1b84604
    af70:	svclt	0x00080f00
    af74:			; <UNDEFINED> instruction: 0x46184698
    af78:	ldrbtmi	r4, [sp], #-2960	; 0xfffff470
    af7c:	ldrmi	r4, [r1], pc, lsl #12
    af80:	eorscs	r2, r8, #0, 2
    af84:	strbmi	r5, [r6], -fp, ror #17
    af88:	ldmdavs	fp, {r0, r2, r5, r9, sl, lr}
    af8c:			; <UNDEFINED> instruction: 0xf04f930f
    af90:			; <UNDEFINED> instruction: 0xf7f50300
    af94:	mcrgt	15, 0, lr, cr15, cr2, {4}
    af98:			; <UNDEFINED> instruction: 0xc094f8b4
    af9c:	cfsh32gt	mvfx12, mvfx15, #15
    afa0:	cfsh32gt	mvfx12, mvfx15, #15
    afa4:	bvs	8fc3e8 <g_benchSeparately@@Base+0x8cd3b4>
    afa8:	muleq	r3, r6, r8
    afac:	svclt	0x00b42b03
    afb0:	strcs	r2, [r2], -r1, lsl #12
    afb4:	stm	r5, {r2, r4, r5, r7, r8, sl, lr}
    afb8:			; <UNDEFINED> instruction: 0xf0c00003
    afbc:			; <UNDEFINED> instruction: 0xf8b480c1
    afc0:	adcsmi	r2, r2, #150	; 0x96
    afc4:	blcs	beff4 <g_benchSeparately@@Base+0x8ffc0>
    afc8:			; <UNDEFINED> instruction: 0x0090f8d4
    afcc:	sbcshi	pc, fp, r0, lsl #6
    afd0:	msreq	R8_usr, r4
    afd4:	ldc2	7, cr15, [sl, #-1004]!	; 0xfffffc14
    afd8:	addsvs	pc, r6, r4, lsr #17
    afdc:	blcs	25070 <_IO_stdin_used@@Base+0x9484>
    afe0:	adchi	pc, r5, r0
    afe4:	blcs	d9bfc <g_benchSeparately@@Base+0xaabc8>
    afe8:	sbcshi	pc, r8, r0, lsl #4
    afec:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    aff0:	eorpl	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    aff4:	ldrdcs	pc, [r4], -r8	; <UNPREDICTABLE>
    aff8:	stclvs	8, cr6, [r0], #396	; 0x18c
    affc:	bcs	24198 <_IO_stdin_used@@Base+0x85ac>
    b000:	addshi	pc, r8, r0
    b004:	vst2.32	{d27,d29}, [pc], fp
    b008:	cfstr32vs	mvfx3, [r3], #512	; 0x200
    b00c:	andle	r4, ip, #-1342177270	; 0xb000000a
    b010:	strtvs	r2, [r3], #768	; 0x300
    b014:	mcr	7, 5, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    b018:	andcs	r4, r1, r9, lsr #12
    b01c:	mrc	7, 3, APSR_nzcv, cr8, cr5, {7}
    b020:	stmdacs	r0, {r5, r6, r7, sl, sp, lr}
    b024:	sbchi	pc, r2, r0
    b028:	smlatbcs	r0, r5, r4, r6
    b02c:	tsteq	r4, r4, asr #19
    b030:	rsbeq	pc, r0, r4, lsl #2
    b034:	cdp2	0, 9, cr15, cr14, cr8, {0}
    b038:			; <UNDEFINED> instruction: 0xf8c46863
    b03c:	blcs	2f144 <g_benchSeparately@@Base+0x110>
    b040:	addshi	pc, sl, r0
    b044:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    b048:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    b04c:	andcs	r8, r4, #142	; 0x8e
    b050:	eorsvc	r2, sl, r2, lsr #6
    b054:	rsbsvc	r2, fp, sp, asr #4
    b058:	adcsvc	r2, sl, r8, lsl r3
    b05c:	rscsvc	r1, fp, r8, lsr sp
    b060:	movwcs	lr, #18900	; 0x49d4
    b064:	tstmi	r3, #6356992	; 0x610000
    b068:	stmiavs	r3!, {r0, r2, r5, r6, r7, r8, fp, sp, lr}
    b06c:	svclt	0x001469a2
    b070:	strcs	r2, [r0], -r8, lsl #12
    b074:	bcc	b5a0 <__assert_fail@plt+0xa5dc>
    b078:	strne	lr, [r5, #-2639]	; 0xfffff5b1
    b07c:	orreq	lr, r3, #323584	; 0x4f000
    b080:	ldreq	pc, [r0, #-5]
    b084:	andcs	fp, r1, #24, 30	; 0x60
    b088:	msreq	CPSR_, r1
    b08c:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    b090:			; <UNDEFINED> instruction: 0x43293240
    b094:	ldrmi	r4, [r9], #-1043	; 0xfffffbed
    b098:	teqvc	r9, r1, lsr r4
    b09c:	tsteq	fp, r3, lsr #16
    b0a0:	cmneq	r0, #3	; <UNPREDICTABLE>
    b0a4:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r8, ip, sp, lr}^
    b0a8:	b	162d4c0 <g_benchSeparately@@Base+0x15fe48c>
    b0ac:	svclt	0x00080309
    b0b0:			; <UNDEFINED> instruction: 0xd01b1dbd
    b0b4:	streq	pc, [lr, #-263]	; 0xfffffef9
    b0b8:	tstcs	r8, pc, asr #20
    b0bc:	andsvs	lr, r8, #323584	; 0x4f000
    b0c0:	tstvs	r9, #323584	; 0x4f000
    b0c4:	b	13e78b0 <g_benchSeparately@@Base+0x13b887c>
    b0c8:	rsbsvc	r4, sl, #24, 2
    b0cc:	andscs	lr, r9, #323584	; 0x4f000
    b0d0:	movwcs	r7, #891	; 0x37b
    b0d4:	b	13e7cc4 <g_benchSeparately@@Base+0x13b8c90>
    b0d8:			; <UNDEFINED> instruction: 0xf8874219
    b0dc:	teqvc	sl, #6
    b0e0:			; <UNDEFINED> instruction: 0xf8872200
    b0e4:	eorsvc	r9, r9, #10
    b0e8:	tstcs	r6, #196, 18	; 0x310000
    b0ec:	smlaltblt	r6, fp, r3, r9
    b0f0:	eorvc	r0, fp, sl, lsl sl
    b0f4:	ldceq	0, cr7, [sl], {106}	; 0x6a
    b0f8:	cfmul32eq	mvfx3, mvfx11, mvfx4
    b0fc:	stccs	8, cr15, [r2], {5}
    b100:	stccc	8, cr15, [r1], {5}
    b104:	andcs	r1, r0, #167936	; 0x29000
    b108:	ldc2l	0, cr15, [r0, #-32]	; 0xffffffe0
    b10c:	beq	13d18 <__assert_fail@plt+0x12d54>
    b110:	bleq	8912c <g_benchSeparately@@Base+0x5a0f8>
    b114:	mvnvs	r1, #232, 22	; 0x3a000
    b118:	blmi	a1d9c8 <g_benchSeparately@@Base+0x9ee994>
    b11c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b120:	blls	3e5190 <g_benchSeparately@@Base+0x3b615c>
    b124:	qdaddle	r4, sl, r4
    b128:	pop	{r0, r4, ip, sp, pc}
    b12c:	andcs	r8, r4, #240, 6	; 0xc0000003
    b130:	ldrb	r6, [fp, -r2, lsr #32]
    b134:			; <UNDEFINED> instruction: 0xf47f2b00
    b138:			; <UNDEFINED> instruction: 0xf505af68
    b13c:	strb	r3, [r4, -r0, lsl #10]!
    b140:			; <UNDEFINED> instruction: 0x0090f8d4
    b144:	mcr	7, 0, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    b148:	blcs	a59dc <g_benchSeparately@@Base+0x769a8>
    b14c:			; <UNDEFINED> instruction: 0xf7fbdc29
    b150:			; <UNDEFINED> instruction: 0xf8c4fc71
    b154:	movtlt	r0, #32912	; 0x8090
    b158:			; <UNDEFINED> instruction: 0xf8a46823
    b15c:			; <UNDEFINED> instruction: 0xf8a46094
    b160:	blcs	233c0 <_IO_stdin_used@@Base+0x77d4>
    b164:	svcge	0x003ef47f
    b168:			; <UNDEFINED> instruction: 0xf8d8e7e1
    b16c:			; <UNDEFINED> instruction: 0xf8d41028
    b170:			; <UNDEFINED> instruction: 0xf0060090
    b174:			; <UNDEFINED> instruction: 0xe76aff55
    b178:	strbmi	r6, [r9], -r2, lsr #20
    b17c:			; <UNDEFINED> instruction: 0x0090f8d4
    b180:	ldc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    b184:	teqcs	r8, lr, asr r7
    b188:	smlabteq	r4, r0, r2, pc	; <UNPREDICTABLE>
    b18c:	cdp2	0, 6, cr15, cr0, cr6, {0}
    b190:			; <UNDEFINED> instruction: 0xf8d46a21
    b194:			; <UNDEFINED> instruction: 0xf0060090
    b198:			; <UNDEFINED> instruction: 0xe71dff37
    b19c:	streq	pc, [r1, #-111]	; 0xffffff91
    b1a0:			; <UNDEFINED> instruction: 0xf006e728
    b1a4:			; <UNDEFINED> instruction: 0xf8c4fe39
    b1a8:	bfi	r0, r0, #1, #20
    b1ac:	andeq	pc, r8, pc, rrx
    b1b0:			; <UNDEFINED> instruction: 0xf7f5e7b2
    b1b4:	svclt	0x0000ee06
    b1b8:	andeq	r3, r2, r2, ror #30
    b1bc:	andeq	r0, r0, r0, lsl #2
    b1c0:	andeq	r0, r1, r2, lsl #29
    b1c4:	andeq	r3, r2, r0, asr #27
    b1c8:	svceq	0x0014f110
    b1cc:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    b1d0:	ldrbmi	r2, [r0, -r1]!
    b1d4:	svceq	0x0014f110
    b1d8:	stmdami	r4, {r1, fp, ip, lr, pc}
    b1dc:			; <UNDEFINED> instruction: 0x47704478
    b1e0:	submi	r4, r0, #3072	; 0xc00
    b1e4:			; <UNDEFINED> instruction: 0xf853447b
    b1e8:	ldrbmi	r0, [r0, -r0, lsr #32]!
    b1ec:	andeq	r0, r1, r8, asr sl
    b1f0:	muleq	r2, r8, fp
    b1f4:	svceq	0x0014f110
    b1f8:	submi	fp, r0, #140, 30	; 0x230
    b1fc:	ldrbmi	r2, [r0, -r0]!
    b200:	ldrbmi	r2, [r0, -r4, rrx]!
    b204:	ldrbmi	r2, [r0, -ip]!
    b208:	stmdacc	r4, {r3, r4, r5, r8, ip, sp, pc}
    b20c:	stmdale	r7, {r0, r1, fp, sp}
    b210:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    b214:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    b218:	vst1.16	{d20}, [pc :256], r0
    b21c:	ldrbmi	r3, [r0, -r0, lsl #1]!
    b220:	andeq	pc, r1, pc, rrx
    b224:	svclt	0x00004770
    b228:	andeq	r0, r1, lr, asr ip
    b22c:	blmi	69da98 <g_benchSeparately@@Base+0x66ea64>
    b230:	ldrblt	r4, [r0, #1146]!	; 0x47a
    b234:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    b238:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    b23c:			; <UNDEFINED> instruction: 0xf04f930f
    b240:	mvnslt	r0, r0, lsl #6
    b244:	strbtmi	r4, [pc], -ip, lsl #12
    b248:	ldrtmi	ip, [sp], -pc, lsl #24
    b24c:	cfstr32gt	mvfx12, [pc], {15}
    b250:	cfstr32gt	mvfx12, [pc], {15}
    b254:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    b258:	stm	r5, {r0, r1}
    b25c:	andcs	r0, r0, #3
    b260:			; <UNDEFINED> instruction: 0x46304639
    b264:	movwls	r2, #37633	; 0x9301
    b268:	blx	ff24926e <g_benchSeparately@@Base+0xff21a23a>
    b26c:	blmi	29daa0 <g_benchSeparately@@Base+0x26ea6c>
    b270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b274:	blls	3e52e4 <g_benchSeparately@@Base+0x3b62b0>
    b278:			; <UNDEFINED> instruction: 0xf100405a
    b27c:	tstle	r7, r3, lsl r0
    b280:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    b284:	eorscs	r4, r8, #116391936	; 0x6f00000
    b288:			; <UNDEFINED> instruction: 0xf7f54638
    b28c:			; <UNDEFINED> instruction: 0xe7e6ee16
    b290:	ldc	7, cr15, [r6, #980]	; 0x3d4
    b294:	andeq	r3, r2, ip, lsr #25
    b298:	andeq	r0, r0, r0, lsl #2
    b29c:	andeq	r3, r2, ip, ror #24
    b2a0:			; <UNDEFINED> instruction: 0x4607b5f8
    b2a4:	strmi	r2, [lr], -ip
    b2a8:	stcl	7, cr15, [r2, #980]	; 0x3d4
    b2ac:	cmplt	r8, #4, 12	; 0x400000
    b2b0:	svccc	0x0080f5b6
    b2b4:			; <UNDEFINED> instruction: 0xf5a6bf82
    b2b8:	vst2.32	{d19-d22}, [pc], r0
    b2bc:	ldmne	pc!, {r7, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    b2c0:			; <UNDEFINED> instruction: 0xf7f54630
    b2c4:	strhtvs	lr, [r0], -r6
    b2c8:	blx	fed492be <g_benchSeparately@@Base+0xfed1a28a>
    b2cc:			; <UNDEFINED> instruction: 0xf0066060
    b2d0:	stmdavs	r5!, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    b2d4:	biclt	r6, sp, r0, lsr #1
    b2d8:	stmdacs	r0, {r1, r5, r6, fp, sp, lr}
    b2dc:	bcs	3af44 <g_benchSeparately@@Base+0xbf10>
    b2e0:			; <UNDEFINED> instruction: 0x4639d014
    b2e4:			; <UNDEFINED> instruction: 0x46284632
    b2e8:	ldcl	7, cr15, [r2, #-980]	; 0xfffffc2c
    b2ec:	ldmib	r4, {r1, r4, r5, r9, sl, lr}^
    b2f0:			; <UNDEFINED> instruction: 0xf7fb1000
    b2f4:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    b2f8:			; <UNDEFINED> instruction: 0xf0062109
    b2fc:	stmdavs	r1!, {r0, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    b300:	ldrtmi	r6, [r2], -r0, lsr #17
    b304:	cdp2	0, 9, cr15, cr4, cr6, {0}
    b308:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b30c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    b310:	mrc2	7, 0, pc, cr6, cr15, {7}
    b314:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b318:	ldr	fp, [r1], -r0, lsl #2
    b31c:	svclt	0x00004770
    b320:			; <UNDEFINED> instruction: 0x4604b538
    b324:	andcs	r4, r1, sp, lsl #12
    b328:			; <UNDEFINED> instruction: 0xf7f52198
    b32c:	teqlt	r0, r2	; <illegal shifter operand>
    b330:	andcs	r4, r0, #3145728	; 0x300000
    b334:	eorvs	r6, r0, r5, lsl #7
    b338:	bicsvs	r4, sl, #16, 12	; 0x1000000
    b33c:			; <UNDEFINED> instruction: 0xf06fbd38
    b340:	ldclt	0, cr0, [r8, #-32]!	; 0xffffffe0
    b344:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
    b348:			; <UNDEFINED> instruction: 0xf8d04604
    b34c:			; <UNDEFINED> instruction: 0xf7f50090
    b350:	stclvs	13, cr14, [r0], #24
    b354:	stc	7, cr15, [r2, #-980]	; 0xfffffc2c
    b358:			; <UNDEFINED> instruction: 0xf7f54620
    b35c:	andcs	lr, r0, r0, lsl #26
    b360:	andcs	fp, r0, r0, lsl sp
    b364:	svclt	0x00004770
    b368:	ldrlt	r2, [r0], #-2578	; 0xfffff5ee
    b36c:	blls	5cbe4 <g_benchSeparately@@Base+0x2dbb0>
    b370:	strtmi	sp, [r2], -r3, lsl #18
    b374:	blmi	1494f0 <g_benchSeparately@@Base+0x11a4bc>
    b378:			; <UNDEFINED> instruction: 0xf06fe5f2
    b37c:			; <UNDEFINED> instruction: 0xf85d000a
    b380:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b384:	stmdble	r1, {r1, r4, r9, fp, sp}
    b388:	strb	r2, [r9, #512]!	; 0x200
    b38c:	andeq	pc, sl, pc, rrx
    b390:	svclt	0x00004770
    b394:	rscscc	pc, pc, #79	; 0x4f
    b398:	bllt	c4939c <g_benchSeparately@@Base+0xc1a368>
    b39c:	svcmi	0x00f0e92d
    b3a0:	bmi	fe35cbfc <g_benchSeparately@@Base+0xfe32dbc8>
    b3a4:	blmi	fe35ce14 <g_benchSeparately@@Base+0xfe32dde0>
    b3a8:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    b3ac:	tstls	r4, r7, lsl #20
    b3b0:	ldmpl	r3, {r2, r9, sl, lr}^
    b3b4:			; <UNDEFINED> instruction: 0xf8dd2f02
    b3b8:	ldmdavs	fp, {r2, r3, r4, r6, ip, sp, pc}
    b3bc:			; <UNDEFINED> instruction: 0xf04f930b
    b3c0:	stmdavs	r3, {r8, r9}^
    b3c4:	blcs	82424 <g_benchSeparately@@Base+0x533f0>
    b3c8:	adcshi	pc, r6, r0
    b3cc:			; <UNDEFINED> instruction: 0xf8df6be3
    b3d0:	blcs	6fc18 <g_benchSeparately@@Base+0x40be4>
    b3d4:			; <UNDEFINED> instruction: 0xd01644f9
    b3d8:	rscscc	pc, pc, pc, asr #32
    b3dc:	blmi	1fddde8 <g_benchSeparately@@Base+0x1faedb4>
    b3e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b3e4:	blls	2e5454 <g_benchSeparately@@Base+0x2b6420>
    b3e8:			; <UNDEFINED> instruction: 0xf040405a
    b3ec:	strdlt	r8, [sp], -r2
    b3f0:	svchi	0x00f0e8bd
    b3f4:			; <UNDEFINED> instruction: 0xf0002b01
    b3f8:			; <UNDEFINED> instruction: 0xf8df80a3
    b3fc:	ldrbtmi	r9, [r9], #492	; 0x1ec
    b400:	blcs	66394 <g_benchSeparately@@Base+0x37360>
    b404:	stfvsp	f5, [r3, #-928]!	; 0xfffffc60
    b408:	ldmdals	r6, {r0, r5, r9, sl, lr}
    b40c:	movwls	r4, #22042	; 0x561a
    b410:	blx	ffd49414 <g_benchSeparately@@Base+0xffd1a3e0>
    b414:	svclt	0x008842a8
    b418:	andeq	pc, sl, pc, rrx
    b41c:	blls	5c179c <g_benchSeparately@@Base+0x592768>
    b420:	strcs	sl, [r0, #-2567]	; 0xfffff5f9
    b424:	bl	2a65c8 <g_benchSeparately@@Base+0x277594>
    b428:	blls	14d43c <g_benchSeparately@@Base+0x11e408>
    b42c:	svclt	0x000845ab
    b430:	stmib	sp, {r0, r1, r4, r7, r9, sl, lr}^
    b434:	stmib	sp, {r0, r1, r2, r8, sl, ip, lr}^
    b438:	cmplt	r3, #37748736	; 0x2400000
    b43c:	bne	ffea68c4 <g_benchSeparately@@Base+0xffe77890>
    b440:	ldrmi	r9, [r8], #-517	; 0xfffffdfb
    b444:	addsmi	r9, r3, #22528	; 0x5800
    b448:	blls	180248 <g_benchSeparately@@Base+0x151214>
    b44c:	bl	29cd98 <g_benchSeparately@@Base+0x26dd64>
    b450:	ldrmi	r0, [sl], -r3, lsl #10
    b454:	ldc	7, cr15, [ip], {245}	; 0xf5
    b458:			; <UNDEFINED> instruction: 0x6c2669e2
    b45c:	bvs	81cd90 <g_benchSeparately@@Base+0x7edd5c>
    b460:			; <UNDEFINED> instruction: 0x1090f8d4
    b464:	andvs	lr, r2, #3358720	; 0x334000
    b468:	mcrls	6, 0, r4, cr4, cr10, {1}
    b46c:	tstls	r0, r1
    b470:	stcvs	6, cr4, [r1, #-192]!	; 0xffffff40
    b474:	blx	1f4947a <g_benchSeparately@@Base+0x1f1a446>
    b478:	strmi	r6, [r6], #-2147	; 0xfffff79d
    b47c:			; <UNDEFINED> instruction: 0x6d23b913
    b480:	strvs	r4, [r3, #-1083]!	; 0xfffffbc5
    b484:	bls	1720e4 <g_benchSeparately@@Base+0x1430b0>
    b488:	movwcs	r1, #2714	; 0xa9a
    b48c:	movwcs	r6, #5475	; 0x1563
    b490:	bls	5c34a0 <g_benchSeparately@@Base+0x59446c>
    b494:	mcrls	6, 0, r4, cr4, cr5, {2}
    b498:	ldmdale	r8, {r0, r1, r2, r4, r7, r9, lr}
    b49c:			; <UNDEFINED> instruction: 0x0090f8d4
    b4a0:	stmibvs	r1!, {r1, r3, r4, r5, r9, sl, lr}^
    b4a4:			; <UNDEFINED> instruction: 0xf8d4464b
    b4a8:			; <UNDEFINED> instruction: 0xf8d4e040
    b4ac:	andls	ip, r0, r0, lsr #32
    b4b0:	stmib	sp, {r4, r5, r9, sl, lr}^
    b4b4:	strtmi	lr, [r9], -r2, lsl #2
    b4b8:	andgt	pc, r4, sp, asr #17
    b4bc:			; <UNDEFINED> instruction: 0xf7ff443d
    b4c0:	bl	fea4a224 <g_benchSeparately@@Base+0xfea1b1f0>
    b4c4:	adcsmi	r0, sl, #1342177280	; 0x50000000
    b4c8:	rscle	r4, r7, #100663296	; 0x6000000
    b4cc:	bvs	18540dc <g_benchSeparately@@Base+0x18250a8>
    b4d0:	svclt	0x00182900
    b4d4:	stmdale	ip, {r3, r5, r7, r8, sl, lr}^
    b4d8:	bcs	25668 <_IO_stdin_used@@Base+0x9a7c>
    b4dc:	blcs	bb104 <g_benchSeparately@@Base+0x8c0d0>
    b4e0:	ldmib	r4, {r1, r3, r4, r6, ip, lr, pc}^
    b4e4:	stcvs	0, cr2, [r1], #76	; 0x4c
    b4e8:	strmi	r4, [sl], #-1031	; 0xfffffbf9
    b4ec:	stmdble	r7, {r0, r1, r2, r4, r7, r9, lr}
    b4f0:	stmdblt	fp!, {r0, r1, r5, r6, r9, fp, sp, lr}
    b4f4:			; <UNDEFINED> instruction: 0xf7ff4620
    b4f8:	stclvs	12, cr15, [r3], #76	; 0x4c
    b4fc:	strvs	r4, [r0, #-1048]!	; 0xfffffbe8
    b500:	stmdble	r7, {r3, r5, r7, r8, sl, lr}
    b504:	streq	lr, [r5, -r8, lsr #23]
    b508:	strtmi	r6, [r9], -r0, lsr #26
    b50c:			; <UNDEFINED> instruction: 0xf7f5463a
    b510:	strbvs	lr, [r7, #-3136]!	; 0xfffff3c0
    b514:	blcs	657a8 <g_benchSeparately@@Base+0x36774>
    b518:	ldmib	r4, {r2, r5, ip, lr, pc}^
    b51c:	stmdbls	r4, {r1, r2, r4, r8, r9, sp}
    b520:			; <UNDEFINED> instruction: 0x46111a70
    b524:	blls	59cd94 <g_benchSeparately@@Base+0x56dd60>
    b528:			; <UNDEFINED> instruction: 0xf14218c9
    b52c:	ldrmi	r0, [r3], -r0, lsl #4
    b530:	stmib	r4, {r1, r3, r9, sl, lr}^
    b534:	smmla	r1, r6, r3, r2
    b538:	ldrsbtls	pc, [r0], pc	; <UNPREDICTABLE>
    b53c:	smmlsr	pc, r9, r4, r4	; <UNPREDICTABLE>
    b540:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    b544:	smmlsr	fp, r9, r4, r4
    b548:			; <UNDEFINED> instruction: 0x4651461a
    b54c:			; <UNDEFINED> instruction: 0xf7f59505
    b550:	blls	1865d8 <g_benchSeparately@@Base+0x1575a4>
    b554:	stclvs	6, cr4, [r1, #-276]!	; 0xfffffeec
    b558:	mcrls	8, 0, r9, cr4, cr6, {0}
    b55c:	strmi	r4, [r1], #-1562	; 0xfffff9e6
    b560:	ldr	r6, [r9, r1, ror #10]
    b564:			; <UNDEFINED> instruction: 0xf1049a16
    b568:	ldrbmi	r0, [r1], -r0, rrx
    b56c:	mcrr2	0, 0, pc, lr, cr8	; <UNPREDICTABLE>
    b570:			; <UNDEFINED> instruction: 0x4629e7d3
    b574:	bvs	825d10 <g_benchSeparately@@Base+0x7f6cdc>
    b578:			; <UNDEFINED> instruction: 0xf8d4464b
    b57c:	strls	ip, [r3, #-64]	; 0xffffffc0
    b580:			; <UNDEFINED> instruction: 0x5090f8d4
    b584:			; <UNDEFINED> instruction: 0x0c01e9cd
    b588:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    b58c:	blx	ffc49590 <g_benchSeparately@@Base+0xffc1a55c>
    b590:	strmi	r6, [r6], #-2147	; 0xfffff79d
    b594:			; <UNDEFINED> instruction: 0x4645b93b
    b598:	ldrdcc	pc, [r0], -fp
    b59c:	stfvsp	f3, [r0], #492	; 0x1ec
    b5a0:	strvs	r4, [r0, #-1538]!	; 0xfffff9fe
    b5a4:	ldmib	r4, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    b5a8:	sfmvs	f3, 4, [r1], #76	; 0x4c
    b5ac:	strmi	r4, [fp], #-1082	; 0xfffffbc6
    b5b0:	stmible	pc!, {r1, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
    b5b4:	blcs	25f48 <_IO_stdin_used@@Base+0xa35c>
    b5b8:	strbmi	sp, [r5], -ip, lsr #3
    b5bc:			; <UNDEFINED> instruction: 0x4620e79a
    b5c0:	blx	febc95c6 <g_benchSeparately@@Base+0xfeb9a592>
    b5c4:			; <UNDEFINED> instruction: 0xf43f2800
    b5c8:	stclvs	15, cr10, [r2], #28
    b5cc:	strvs	r4, [r0, #-1040]!	; 0xfffffbf0
    b5d0:			; <UNDEFINED> instruction: 0xf7f5e789
    b5d4:	svclt	0x0000ebf6
    b5d8:	andeq	r3, r2, r2, lsr fp
    b5dc:	andeq	r0, r0, r0, lsl #2
    b5e0:			; <UNDEFINED> instruction: 0xfffff831
    b5e4:	strdeq	r3, [r2], -ip
    b5e8:			; <UNDEFINED> instruction: 0xfffff803
    b5ec:			; <UNDEFINED> instruction: 0xfffff785
    b5f0:			; <UNDEFINED> instruction: 0xfffff72d
    b5f4:	strdlt	fp, [r5], r0
    b5f8:	stccs	13, cr6, [r0, #-276]	; 0xfffffeec
    b5fc:	blvs	ff0ff6d8 <g_benchSeparately@@Base+0xff0d06a4>
    b600:	blcs	5ce18 <g_benchSeparately@@Base+0x2dde4>
    b604:			; <UNDEFINED> instruction: 0xf04fbf18
    b608:	strdle	r3, [lr, -pc]!
    b60c:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
    b610:	svclt	0x00884293
    b614:	streq	pc, [sl, #-111]	; 0xffffff91
    b618:	bvs	416bc <g_benchSeparately@@Base+0x12688>
    b61c:	stmdacs	r2, {r0, r1, r5, r6, fp, sp, lr}
    b620:	blcs	82ac0 <g_benchSeparately@@Base+0x53a8c>
    b624:	blmi	6bf6f0 <g_benchSeparately@@Base+0x6906bc>
    b628:	stmibvs	r7!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b62c:	stcvs	6, cr4, [r6], #-168	; 0xffffff58
    b630:	strmi	r9, [r8], -r1
    b634:			; <UNDEFINED> instruction: 0x1090f8d4
    b638:	strvs	lr, [r2, -sp, asr #19]
    b63c:	stfvsd	f1, [r1, #-0]
    b640:	blx	fe5c9644 <g_benchSeparately@@Base+0xfe59a610>
    b644:	strmi	r6, [r5], -r3, ror #16
    b648:	stfvsd	f3, [r3, #-748]!	; 0xfffffd14
    b64c:	andcs	r6, r0, r1, ror #24
    b650:	strmi	r6, [fp], #-3298	; 0xfffff31e
    b654:	strbvs	r6, [r0, #-3233]!	; 0xfffff35f
    b658:	addsmi	r4, r3, #167772160	; 0xa000000
    b65c:	strtmi	sp, [r0], -r5, lsl #18
    b660:	blx	17c9666 <g_benchSeparately@@Base+0x179a632>
    b664:	ldrmi	r6, [r8], #-3299	; 0xfffff31d
    b668:	strtmi	r6, [r8], -r0, lsr #10
    b66c:	ldcllt	0, cr11, [r0, #20]!
    b670:	andle	r2, r7, r1, lsl #22
    b674:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    b678:	ldmib	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    b67c:	ldrmi	r3, [r3], #-532	; 0xfffffdec
    b680:	strb	r6, [r3, r3, lsr #10]!
    b684:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    b688:	blmi	1455cc <g_benchSeparately@@Base+0x116598>
    b68c:			; <UNDEFINED> instruction: 0xe7cc447b
    b690:			; <UNDEFINED> instruction: 0xfffff5d9
    b694:			; <UNDEFINED> instruction: 0xfffff58f
    b698:			; <UNDEFINED> instruction: 0xfffff63b
    b69c:			; <UNDEFINED> instruction: 0xfffff5e5
    b6a0:			; <UNDEFINED> instruction: 0x4604b5f8
    b6a4:	ldrmi	r4, [r5], -lr, lsl #12
    b6a8:			; <UNDEFINED> instruction: 0xffa4f7ff
    b6ac:	svceq	0x0014f110
    b6b0:	bne	b8172c <g_benchSeparately@@Base+0xb526f8>
    b6b4:	stccs	8, cr1, [r3, #-220]	; 0xffffff24
    b6b8:	andcs	sp, r0, #688128	; 0xa8000
    b6bc:	rsbsvc	r5, sl, r2, lsr r4
    b6c0:	adcsvc	r1, sl, fp, lsr sp
    b6c4:	stmiavs	r2!, {r1, r3, r4, r5, r6, r7, ip, sp, lr}
    b6c8:	andsle	r2, r1, r1, lsl #20
    b6cc:	ldrdeq	lr, [r4, -r4]
    b6d0:	mvnvs	r2, #0, 4
    b6d4:	b	1424964 <g_benchSeparately@@Base+0x13f5930>
    b6d8:	andle	r0, r7, r1, lsl #4
    b6dc:	ldrmi	lr, [r6, #-2516]	; 0xfffff62c
    b6e0:	svclt	0x000c42a9
    b6e4:			; <UNDEFINED> instruction: 0xf06f42a0
    b6e8:	tstle	r0, sp
    b6ec:			; <UNDEFINED> instruction: 0xbdf81b98
    b6f0:	rsbeq	pc, r0, r4, lsl #2
    b6f4:	mrrc2	0, 0, pc, lr, cr8	; <UNPREDICTABLE>
    b6f8:	stmdble	r9, {r0, r1, r2, r8, sl, fp, sp}
    b6fc:	teqvc	r8, r2, lsl #20
    b700:			; <UNDEFINED> instruction: 0xf107717a
    b704:	stceq	3, cr0, [r2], {8}
    b708:			; <UNDEFINED> instruction: 0x71ba0e00
    b70c:			; <UNDEFINED> instruction: 0xe7dd71f8
    b710:	andeq	pc, sl, pc, rrx
    b714:	svclt	0x0000bdf8
    b718:	svcmi	0x00f0e92d
    b71c:			; <UNDEFINED> instruction: 0x4690b099
    b720:	movwls	r4, #14937	; 0x3a59
    b724:	blmi	165d134 <g_benchSeparately@@Base+0x162e100>
    b728:	cfstrsls	mvf4, [r4], #-488	; 0xfffffe18
    b72c:	ldmib	sp, {r0, r3, r7, r9, sl, lr}^
    b730:	ldmpl	r3, {r1, r5, r8, r9, sl, ip, lr}^
    b734:	tstls	r7, #1769472	; 0x1b0000
    b738:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b73c:			; <UNDEFINED> instruction: 0xf0002c00
    b740:	stcgt	0, cr8, [pc], {145}	; 0x91
    b744:	bleq	847b80 <g_benchSeparately@@Base+0x818b4c>
    b748:	stmia	ip!, {r2, r3, r4, r6, r7, r9, sl, lr}
    b74c:	stcgt	0, cr0, [pc], {15}
    b750:	stmia	ip!, {r3, r9, sl, fp, ip, pc}
    b754:	stcgt	0, cr0, [pc], {15}
    b758:	andeq	lr, pc, ip, lsr #17
    b75c:	muleq	r3, r4, r8
    b760:	strcc	lr, [ip], #-2525	; 0xfffff623
    b764:	svclt	0x00184323
    b768:	stm	ip, {r2, r3, r8, sl, ip, pc}
    b76c:	svclt	0x001c0003
    b770:	movwls	r2, #54016	; 0xd300
    b774:	stmdble	sp!, {r2, r9, sl, fp, sp}^
    b778:	svccc	0x0080f5b5
    b77c:	movweq	pc, #16463	; 0x404f	; <UNPREDICTABLE>
    b780:	movwls	fp, #36766	; 0x8f9e
    b784:	tstls	r1, #67108864	; 0x4000000
    b788:	vst2.8	{d29,d31}, [pc :64], r8
    b78c:	and	r3, r1, r0, lsl #5
    b790:	ldmdble	r4!, {r0, r2, r4, r7, r9, lr}^
    b794:	addseq	r3, r2, r1, lsl #6
    b798:	ldmle	r9!, {r1, r2, r3, r4, r7, r9, lr}^
    b79c:	tstls	r1, #67108864	; 0x4000000
    b7a0:	mvfeqdp	f7, f6
    b7a4:	svceq	0x0003f1be
    b7a8:			; <UNDEFINED> instruction: 0xf06fbf88
    b7ac:	stmdale	r3, {r0, r8, r9}
    b7b0:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    b7b4:	eorcc	pc, lr, r3, asr r8	; <UNPREDICTABLE>
    b7b8:	stmdale	r1, {r0, r2, r3, r4, r7, r9, lr}
    b7bc:	movwls	r2, #37633	; 0x9301
    b7c0:			; <UNDEFINED> instruction: 0x46284659
    b7c4:	movwcs	r2, #4608	; 0x1200
    b7c8:	andcs	lr, r5, #3358720	; 0x334000
    b7cc:	andls	sl, r7, #4, 24	; 0x400
    b7d0:			; <UNDEFINED> instruction: 0xf7ff9304
    b7d4:	strbmi	pc, [r0, #-3371]	; 0xfffff2d5	; <UNPREDICTABLE>
    b7d8:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    b7dc:			; <UNDEFINED> instruction: 0xf1b82001
    b7e0:	svclt	0x00980f12
    b7e4:	andeq	pc, r1, r0, asr #32
    b7e8:	ldrbmi	fp, [fp], -r8, lsl #23
    b7ec:			; <UNDEFINED> instruction: 0x4649463a
    b7f0:			; <UNDEFINED> instruction: 0xf7ff4650
    b7f4:			; <UNDEFINED> instruction: 0xf110fbb5
    b7f8:	stmdble	sl, {r2, r4, r8, r9, sl, fp}
    b7fc:	blmi	8de098 <g_benchSeparately@@Base+0x8af064>
    b800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b804:	blls	5e5874 <g_benchSeparately@@Base+0x5b6840>
    b808:	teqle	fp, sl, asr r0
    b80c:	pop	{r0, r3, r4, ip, sp, pc}
    b810:	bl	26f7d8 <g_benchSeparately@@Base+0x2407a4>
    b814:	bl	fea0d01c <g_benchSeparately@@Base+0xfe9ddfe8>
    b818:	blls	cc020 <g_benchSeparately@@Base+0x9cfec>
    b81c:			; <UNDEFINED> instruction: 0x46314650
    b820:	strpl	lr, [r0], #-2509	; 0xfffff633
    b824:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    b828:	svceq	0x0014f110
    b82c:	strmi	sp, [r6], #-2278	; 0xfffff71a
    b830:	andeq	lr, r8, #9216	; 0x2400
    b834:			; <UNDEFINED> instruction: 0x46231b92
    b838:			; <UNDEFINED> instruction: 0x46314650
    b83c:			; <UNDEFINED> instruction: 0xff30f7ff
    b840:	svceq	0x0014f110
    b844:	ldrtmi	sp, [r0], #-2266	; 0xfffff726
    b848:	andeq	lr, r9, r0, lsr #23
    b84c:			; <UNDEFINED> instruction: 0xf06fe7d6
    b850:	ldrb	r0, [r3, sl]
    b854:	strls	r2, [r8], -r1, lsl #6
    b858:	vst2.8	{d25-d28}, [pc :64], r1
    b85c:	cdpcs	3, 0, cr3, cr0, cr0, {4}
    b860:	ldr	sp, [sp, sl, lsr #1]
    b864:	stmdage	r9, {r2, r4, r5, r9, sp}
    b868:			; <UNDEFINED> instruction: 0xf10d4621
    b86c:			; <UNDEFINED> instruction: 0xf7f50b20
    b870:	andcs	lr, r1, #36, 22	; 0x9000
    b874:	orrcc	pc, r0, #1325400064	; 0x4f000000
    b878:	andsls	r9, r1, #8, 8	; 0x8000000
    b87c:			; <UNDEFINED> instruction: 0x461ee79c
    b880:	str	r9, [fp, r8, lsl #6]
    b884:	b	fe749860 <g_benchSeparately@@Base+0xfe71a82c>
    b888:			; <UNDEFINED> instruction: 0x000237b4
    b88c:	andeq	r0, r0, r0, lsl #2
    b890:			; <UNDEFINED> instruction: 0x000106be
    b894:	ldrdeq	r3, [r2], -ip
    b898:	ldrbmi	lr, [r0, sp, lsr #18]!
    b89c:	cfstr32mi	mvfx15, [r1, #692]	; 0x2b4
    b8a0:			; <UNDEFINED> instruction: 0xf8dfb094
    b8a4:			; <UNDEFINED> instruction: 0xf50de104
    b8a8:			; <UNDEFINED> instruction: 0xf8df4581
    b8ac:	ldrbcc	ip, [r0, #-256]!	; 0xffffff00
    b8b0:	cfstrsge	mvf4, [r4], {254}	; 0xfe
    b8b4:	stmdavs	sp!, {r0, r3, r4, r7, r9, sl, lr}
    b8b8:	orrmi	pc, r1, #54525952	; 0x3400000
    b8bc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    b8c0:	strmi	r4, [pc], -r6, lsl #12
    b8c4:			; <UNDEFINED> instruction: 0x21004690
    b8c8:			; <UNDEFINED> instruction: 0x46202298
    b8cc:			; <UNDEFINED> instruction: 0xf8dc334c
    b8d0:			; <UNDEFINED> instruction: 0xf8c3c000
    b8d4:			; <UNDEFINED> instruction: 0xf04fc000
    b8d8:			; <UNDEFINED> instruction: 0xf7f50c00
    b8dc:	cmncs	r4, lr, ror #21
    b8e0:	adceq	pc, r0, #1325400064	; 0x4f000000
    b8e4:	strtvs	r6, [r2], #929	; 0x3a1
    b8e8:	suble	r2, r1, r0, lsl #26
    b8ec:	blcs	a61a0 <g_benchSeparately@@Base+0x7716c>
    b8f0:			; <UNDEFINED> instruction: 0x4643dd1f
    b8f4:	andcs	r4, r0, r1, lsr r6
    b8f8:	andls	r4, r1, sl, lsr r6
    b8fc:	strls	r4, [r2, #-1568]	; 0xfffff9e0
    b900:	andls	pc, r0, sp, asr #17
    b904:			; <UNDEFINED> instruction: 0xff08f7ff
    b908:	blcs	a61bc <g_benchSeparately@@Base+0x77188>
    b90c:	stcle	6, cr4, [sl], #-24	; 0xffffffe8
    b910:			; <UNDEFINED> instruction: 0xf50d4927
    b914:	bmi	95c720 <g_benchSeparately@@Base+0x92d6ec>
    b918:	ldrbtmi	r3, [r9], #-844	; 0xfffffcb4
    b91c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    b920:	subsmi	r6, r1, sl, lsl r8
    b924:			; <UNDEFINED> instruction: 0x4630d13d
    b928:	cfstr32mi	mvfx15, [r1, #52]	; 0x34
    b92c:	pop	{r2, r4, ip, sp, pc}
    b930:			; <UNDEFINED> instruction: 0xf10d87f0
    b934:	vpmax.s8	d16, d20, d24
    b938:	ldrbmi	r0, [r0], -r0, lsr #2
    b93c:			; <UNDEFINED> instruction: 0xf886f7fb
    b940:	ldrtmi	r4, [r1], -r3, asr #12
    b944:	strcs	r9, [r0], -r2, lsl #10
    b948:	andls	pc, r0, sp, asr #17
    b94c:	ldrtmi	r9, [sl], -r1, lsl #12
    b950:	strne	pc, [r1], -pc, asr #32
    b954:	stmib	r4, {r5, r9, sl, lr}^
    b958:			; <UNDEFINED> instruction: 0xf7ffa624
    b95c:	bvs	b0b4d8 <g_benchSeparately@@Base+0xadc4a4>
    b960:	strmi	r2, [r6], -r2, lsl #22
    b964:			; <UNDEFINED> instruction: 0xf8d4ddd4
    b968:			; <UNDEFINED> instruction: 0xf7f50090
    b96c:			; <UNDEFINED> instruction: 0xe7cfe9f8
    b970:	beq	fea47dac <g_benchSeparately@@Base+0xfea18d78>
    b974:	msreq	R8_usr, r4
    b978:			; <UNDEFINED> instruction: 0xf7fb4650
    b97c:	stmib	sp, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}^
    b980:			; <UNDEFINED> instruction: 0xf8cd5501
    b984:	ldrtmi	r9, [r1], -r0
    b988:	ldrtmi	r4, [sl], -r3, asr #12
    b98c:			; <UNDEFINED> instruction: 0xf04f4620
    b990:			; <UNDEFINED> instruction: 0xf8c41501
    b994:			; <UNDEFINED> instruction: 0xf8c4a090
    b998:			; <UNDEFINED> instruction: 0xf7ff5094
    b99c:			; <UNDEFINED> instruction: 0x4606febd
    b9a0:			; <UNDEFINED> instruction: 0xf7f5e7b6
    b9a4:	svclt	0x0000ea0e
    b9a8:	andeq	r3, r2, ip, lsr #12
    b9ac:	andeq	r0, r0, r0, lsl #2
    b9b0:	andeq	r3, r2, r2, asr #11
    b9b4:			; <UNDEFINED> instruction: 0x4604b538
    b9b8:	andcs	r4, r1, sp, lsl #12
    b9bc:			; <UNDEFINED> instruction: 0xf7f521d0
    b9c0:	strmi	lr, [r3], -r8, lsr #19
    b9c4:	andcs	fp, r0, r8, lsl r1
    b9c8:	eorvs	r6, r3, sp, lsl r2
    b9cc:	eorvs	fp, r0, r8, lsr sp
    b9d0:	andeq	pc, r8, pc, rrx
    b9d4:	svclt	0x0000bd38
    b9d8:			; <UNDEFINED> instruction: 0x4604b538
    b9dc:	cmplt	r8, r5, lsl #12
    b9e0:	bvs	19667e8 <g_benchSeparately@@Base+0x19377b4>
    b9e4:	ldmib	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b9e8:			; <UNDEFINED> instruction: 0xf7f56c60
    b9ec:			; <UNDEFINED> instruction: 0x4620e9b8
    b9f0:	ldmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b9f4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    b9f8:	subvs	r2, r3, #0, 6
    b9fc:	tstcc	r2, #192, 18	; 0x300000
    ba00:	svclt	0x00004770
    ba04:	stmdbcs	r4, {r3, r4, r6, r8, r9, ip, sp, pc}
    ba08:	ldrtlt	sp, [r0], #-2342	; 0xfffff6da
    ba0c:	subscs	pc, r0, #69206016	; 0x4200000
    ba10:			; <UNDEFINED> instruction: 0xf6c17883
    ba14:	stmdavc	r5, {r0, r2, r3, r6, r9}^
    ba18:	stmdavc	r4, {r0, r6, r7, fp, ip, sp, lr}
    ba1c:	bl	cca90 <g_benchSeparately@@Base+0x9da5c>
    ba20:	strtmi	r2, [r3], #-773	; 0xfffffcfb
    ba24:	movwvs	lr, #6915	; 0x1b03
    ba28:	tsteq	pc, r3, lsr #32	; <UNPREDICTABLE>
    ba2c:	mulsle	r9, r1, r2
    ba30:	andcs	pc, r4, #536870916	; 0x20000004
    ba34:	subeq	pc, sp, #202375168	; 0xc100000
    ba38:	svclt	0x00184293
    ba3c:	andeq	pc, ip, pc, rrx
    ba40:	stmdbvc	r3, {r3, r8, ip, lr, pc}
    ba44:	svceq	0x0008f013
    ba48:	andcs	fp, pc, r4, lsl pc	; <UNPREDICTABLE>
    ba4c:	ldrbeq	r2, [fp, r7]
    ba50:	andcc	fp, r4, r8, asr #30
    ba54:			; <UNDEFINED> instruction: 0x4770bc30
    ba58:	andeq	pc, fp, pc, rrx
    ba5c:			; <UNDEFINED> instruction: 0xf06f4770
    ba60:	ldrbmi	r0, [r0, -lr]!
    ba64:	ldrb	r2, [r5, r8]!
    ba68:	svcmi	0x00f0e92d
    ba6c:			; <UNDEFINED> instruction: 0xf8dfb091
    ba70:			; <UNDEFINED> instruction: 0x461de7b4
    ba74:	pkhbtmi	r9, fp, sl, lsl #30
    ba78:	ldrbtmi	r6, [lr], #2070	; 0x816
    ba7c:			; <UNDEFINED> instruction: 0xf04f9206
    ba80:	ldmdavs	sl!, {r0, r8, fp}
    ba84:			; <UNDEFINED> instruction: 0x9c1b198e
    ba88:			; <UNDEFINED> instruction: 0xc79cf8df
    ba8c:	beq	c66a0 <g_benchSeparately@@Base+0x9766c>
    ba90:	andcs	r9, r0, #469762048	; 0x1c000000
    ba94:	stmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    ba98:	strmi	r1, [r4], -r4, lsl #8
    ba9c:	strls	r9, [r8, -r5, lsl #18]
    baa0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    baa4:			; <UNDEFINED> instruction: 0xf8dc4608
    baa8:			; <UNDEFINED> instruction: 0xf8cdc000
    baac:			; <UNDEFINED> instruction: 0xf04fc03c
    bab0:	strls	r0, [r2], -r0, lsl #24
    bab4:			; <UNDEFINED> instruction: 0x464e603a
    bab8:	blge	2e3b28 <g_benchSeparately@@Base+0x2b4af4>
    babc:	svclt	0x00084291
    bac0:	andls	r4, fp, #24, 12	; 0x1800000
    bac4:	andls	r9, ip, #5
    bac8:	andcs	lr, sp, #3358720	; 0x334000
    bacc:	bvs	18f87ac <g_benchSeparately@@Base+0x18c9778>
    bad0:	blcs	39d338 <g_benchSeparately@@Base+0x36e304>
    bad4:	ldm	pc, {r1, r3, r4, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    bad8:	cmneq	r2, r3, lsl r0	; <UNPREDICTABLE>
    badc:	smlawteq	sp, r1, r1, r0
    bae0:	orrseq	r0, r8, pc, lsr #3
    bae4:	smlabteq	sl, r7, r1, r0
    bae8:	strdeq	r0, [r0], #15	; <UNPREDICTABLE>
    baec:	adcseq	r0, r5, r3, asr #1
    baf0:	rsbseq	r0, r6, r6, lsl #1
    baf4:	andeq	r0, pc, ip, lsr r0	; <UNPREDICTABLE>
    baf8:	bl	feaa6b88 <g_benchSeparately@@Base+0xfea77b54>
    bafc:	addsmi	r0, r3, #335544320	; 0x14000000
    bb00:	ldrmi	fp, [r3], -r8, lsr #30
    bb04:	stmdbeq	r3, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    bb08:			; <UNDEFINED> instruction: 0xf8c4441d
    bb0c:			; <UNDEFINED> instruction: 0xf1b99040
    bb10:	tstle	r3, r0, lsl #30
    bb14:	eorls	pc, r4, r4, asr #17
    bb18:	ldmdbls	r2, {r2, r6, r7, r8, fp, sp, lr, pc}
    bb1c:	blcs	25cb0 <_IO_stdin_used@@Base+0xa0c4>
    bb20:	blls	1ffbf4 <g_benchSeparately@@Base+0x1d0bc0>
    bb24:	blls	1126e0 <g_benchSeparately@@Base+0xe36ac>
    bb28:	smlatbeq	r3, fp, fp, lr
    bb2c:	andsvs	r9, sp, r8, lsl #22
    bb30:	andsvs	r9, r9, r6, lsl #22
    bb34:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    bb38:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    bb3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bb40:	blls	3e5bb0 <g_benchSeparately@@Base+0x3b6b7c>
    bb44:			; <UNDEFINED> instruction: 0xf040405a
    bb48:	strbmi	r8, [r8], -sl, ror #6
    bb4c:	pop	{r0, r4, ip, sp, pc}
    bb50:	blvs	ff8efb18 <g_benchSeparately@@Base+0xff8c0ae4>
    bb54:	streq	lr, [r5, -sl, lsr #23]
    bb58:	bne	ff4a6be8 <g_benchSeparately@@Base+0xff477bb4>
    bb5c:			; <UNDEFINED> instruction: 0xf1044297
    bb60:	ldrmi	r0, [r8], #-188	; 0xffffff44
    bb64:	svclt	0x00284629
    bb68:	ldrtmi	r4, [sp], #-1559	; 0xfffff9e9
    bb6c:			; <UNDEFINED> instruction: 0xf7f5463a
    bb70:	ldmib	r4, {r4, r8, fp, sp, lr, pc}^
    bb74:	ldrmi	r2, [r7], #-783	; 0xfffffcf1
    bb78:	addsmi	r6, pc, #-1677721597	; 0x9c000003
    bb7c:			; <UNDEFINED> instruction: 0x81adf080
    bb80:	stmdbeq	r7, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    bb84:	blcs	25d18 <_IO_stdin_used@@Base+0xa12c>
    bb88:	ldmib	r4, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    bb8c:	addmi	r0, r3, #1140850688	; 0x44000000
    bb90:	bls	17feb4 <g_benchSeparately@@Base+0x150e80>
    bb94:	bcs	25be4 <_IO_stdin_used@@Base+0x9ff8>
    bb98:	bvs	18c02ac <g_benchSeparately@@Base+0x1891278>
    bb9c:	stmdbcs	r7, {r0, r4, r7, r9, sl, fp, ip}
    bba0:	bcs	281ea4 <g_benchSeparately@@Base+0x252e70>
    bba4:			; <UNDEFINED> instruction: 0xf0006ce7
    bba8:			; <UNDEFINED> instruction: 0xf5b78303
    bbac:	ldrtmi	r3, [lr], -r0, lsl #31
    bbb0:			; <UNDEFINED> instruction: 0xf44fbf28
    bbb4:	svccs	0x00003680
    bbb8:	msrhi	CPSR_sxc, #64	; 0x40
    bbbc:	ldrtmi	r6, [r0], #-1184	; 0xfffffb60
    bbc0:	andsvs	lr, r3, r4, asr #19
    bbc4:	bl	feac5a80 <g_benchSeparately@@Base+0xfea96a4c>
    bbc8:	svccs	0x00030705
    bbcc:	strtmi	fp, [sl], -r4, asr #31
    bbd0:	vrshl.u8	d3, d4, d0
    bbd4:	andcs	r8, r4, #132, 2	; 0x21
    bbd8:	ldrmi	r2, [r3], -r8, lsl #2
    bbdc:	mvnvs	r6, #553648128	; 0x21000000
    bbe0:	rsbvs	r2, r1, #1073741827	; 0x40000003
    bbe4:	blvs	ff845ad4 <g_benchSeparately@@Base+0xff816aa0>
    bbe8:	andeq	lr, r5, #174080	; 0x2a800
    bbec:	streq	pc, [r4], -r0, asr #3
    bbf0:	blvs	fe8dc650 <g_benchSeparately@@Base+0xfe8ad61c>
    bbf4:	svclt	0x00284629
    bbf8:	ldrmi	r4, [r8], #-1558	; 0xfffff9ea
    bbfc:	ldrtmi	r4, [r5], #-1586	; 0xfffff9ce
    bc00:	stmia	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc04:	ldrtmi	r6, [r2], #-3042	; 0xfffff41e
    bc08:	bcs	e4b98 <g_benchSeparately@@Base+0xb5b64>
    bc0c:			; <UNDEFINED> instruction: 0xf1c2bf98
    bc10:	stmible	r3, {r2, r8, fp}
    bc14:	ldmvc	lr, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
    bc18:	subseq	pc, ip, r4, lsl #2
    bc1c:	ldmdavc	sl, {r0, r3, r4, r6, fp, ip, sp, lr}
    bc20:	ldmvc	fp, {r1, r2, r4, r5, sl}^
    bc24:	strcs	lr, [r1], -r6, lsl #22
    bc28:	bl	19cc88 <g_benchSeparately@@Base+0x16dc54>
    bc2c:			; <UNDEFINED> instruction: 0xf0086603
    bc30:	adcsmi	pc, r0, #3162112	; 0x304000
    bc34:	sbcshi	pc, sp, #64	; 0x40
    bc38:	rsbvs	r2, r3, #0, 6
    bc3c:	strtvs	r4, [r3], #1689	; 0x699
    bc40:	strb	r6, [fp, -r3, ror #9]!
    bc44:	movwcs	lr, #43476	; 0xa9d4
    bc48:			; <UNDEFINED> instruction: 0xf0404313
    bc4c:	stmiavs	r6!, {r0, r1, r2, r3, r6, r7, r9, pc}
    bc50:			; <UNDEFINED> instruction: 0xf0402e00
    bc54:	ldrtmi	r8, [r1], sp, lsl #4
    bc58:	stmib	r4, {r1, r2, r5, r6, r9, sp, lr}^
    bc5c:	smmla	sp, r2, r6, r6
    bc60:			; <UNDEFINED> instruction: 0x6da19b02
    bc64:	stmdaeq	fp, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    bc68:			; <UNDEFINED> instruction: 0x3714e9d4
    bc6c:	ldrmi	r1, [r9], #-2687	; 0xfffff581
    bc70:	ldrbmi	r4, [r8], -r7, asr #10
    bc74:	strbmi	fp, [r7], -r8, lsr #30
    bc78:			; <UNDEFINED> instruction: 0xf7f5463a
    bc7c:	stmdavs	r3!, {r1, r3, r7, fp, sp, lr, pc}^
    bc80:			; <UNDEFINED> instruction: 0xf0002b00
    bc84:	stfvsd	f0, [r2, #944]!	; 0x3b0
    bc88:	cfstrdvs	mvd4, [r3, #-748]!	; 0xfffffd14
    bc8c:	strvs	r4, [r2, #1082]!	; 0x43a
    bc90:	umaalle	r4, ip, sl, r2
    bc94:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bc98:	blvs	ff8c59a0 <g_benchSeparately@@Base+0xff89696c>
    bc9c:	streq	lr, [r5, -sl, lsr #23]
    bca0:	strtmi	r6, [r9], -r3, lsr #24
    bca4:	bne	fe6e6b2c <g_benchSeparately@@Base+0xfe6b7af8>
    bca8:	ldrmi	r4, [r0], #-671	; 0xfffffd61
    bcac:	ldrmi	fp, [pc], -r8, lsr #30
    bcb0:			; <UNDEFINED> instruction: 0x463a443d
    bcb4:	stmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bcb8:	ldrdcc	lr, [pc, -r4]
    bcbc:	mvnvs	r4, #989855744	; 0x3b000000
    bcc0:			; <UNDEFINED> instruction: 0xf080428b
    bcc4:	stmibvs	r2!, {r0, r2, r3, r4, r5, r6, r8, pc}^
    bcc8:	bne	ff2d80e0 <g_benchSeparately@@Base+0xff2a90ac>
    bccc:	svclt	0x00182a00
    bcd0:	bl	d44e8 <g_benchSeparately@@Base+0xa54b4>
    bcd4:	str	r0, [r1, -r2, lsl #18]!
    bcd8:	bl	feaa6d64 <g_benchSeparately@@Base+0xfea77d30>
    bcdc:	addmi	r0, fp, #335544320	; 0x14000000
    bce0:	teqhi	r4, r0, lsl #1	; <UNPREDICTABLE>
    bce4:	mvnvs	r2, #0, 6
    bce8:	rsbvs	r2, r3, #8, 6	; 0x20000000
    bcec:	bl	feac58ac <g_benchSeparately@@Base+0xfea96878>
    bcf0:	blvs	ff80c50c <g_benchSeparately@@Base+0xff7dd4d8>
    bcf4:	vpmax.u8	d18, d0, d3
    bcf8:	stmdacs	r0, {r0, r1, r3, r8, pc}
    bcfc:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    bd00:	strcc	r4, [r4, #-1704]	; 0xfffff958
    bd04:	mulvc	r2, r8, r8
    bd08:	addeq	pc, ip, r4, lsl #2
    bd0c:	mulne	r1, r8, r8
    bd10:	mulcs	r0, r8, r8
    bd14:	mulcc	r3, r8, r8
    bd18:	bl	1cce1c <g_benchSeparately@@Base+0x19dde8>
    bd1c:	ldrmi	r2, [r7], #-1793	; 0xfffff8ff
    bd20:	strvs	lr, [r3, -r7, lsl #22]
    bd24:			; <UNDEFINED> instruction: 0xf946f008
    bd28:			; <UNDEFINED> instruction: 0xf04042b8
    bd2c:	movwcs	r8, #12642	; 0x3162
    bd30:	strb	r6, [fp], r3, ror #4
    bd34:	blcs	25fc8 <_IO_stdin_used@@Base+0xa3dc>
    bd38:	mvnhi	pc, r0, asr #32
    bd3c:	blvs	9e5ed0 <g_benchSeparately@@Base+0x9b6e9c>
    bd40:			; <UNDEFINED> instruction: 0xf507b90b
    bd44:	blvs	18d994c <g_benchSeparately@@Base+0x18aa918>
    bd48:			; <UNDEFINED> instruction: 0xf0c042bb
    bd4c:	stfvsp	f0, [r0], #-736	; 0xfffffd20
    bd50:	streq	lr, [r5, -sl, lsr #23]
    bd54:	addsmi	r2, r7, #805306368	; 0x30000000
    bd58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bd5c:	stmib	r4, {r5, r8, sl, sp, lr}^
    bd60:	stmib	r4, {r0, r1, r2, r3, r8, r9, ip, sp}^
    bd64:	rsbvs	r3, r2, #1409286144	; 0x54000000
    bd68:	sbchi	pc, sl, r0, asr #4
    bd6c:	strcc	r4, [r4, #-1578]	; 0xfffff9d6
    bd70:	ldmdavc	r0, {r0, r1, r4, r7, fp, ip, sp, lr}^
    bd74:	ldreq	r7, [fp], #-2065	; 0xfffff7ef
    bd78:	bl	ea0c8 <g_benchSeparately@@Base+0xbb094>
    bd7c:	strmi	r2, [fp], #-768	; 0xfffffd00
    bd80:	movwvs	lr, #11011	; 0x2b03
    bd84:	andmi	pc, r0, #51	; 0x33
    bd88:	movwcs	fp, #44804	; 0xaf04
    bd8c:			; <UNDEFINED> instruction: 0xf43f6263
    bd90:	blvs	87780c <g_benchSeparately@@Base+0x8487d8>
    bd94:			; <UNDEFINED> instruction: 0xf0c04291
    bd98:	blcs	2c638 <_IO_stdin_used@@Base+0x10a4c>
    bd9c:	vmul.f<illegal width 8>	d22, d16, d1[4]
    bda0:	movwcs	r8, #29041	; 0x7171
    bda4:	blls	a4738 <g_benchSeparately@@Base+0x75704>
    bda8:	addeq	lr, r1, #2048	; 0x800
    bdac:	ldrbmi	r6, [r5, #-1058]	; 0xfffffbde
    bdb0:	ldrmi	fp, [fp, #3864]	; 0xf18
    bdb4:	mcrge	4, 4, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    bdb8:	stmdbeq	r4, {r1, r8, ip, sp, lr, pc}
    bdbc:	bl	feac587c <g_benchSeparately@@Base+0xfea96848>
    bdc0:	bcs	48c5dc <g_benchSeparately@@Base+0x45d5a8>
    bdc4:			; <UNDEFINED> instruction: 0x81a1f200
    bdc8:			; <UNDEFINED> instruction: 0xf04f45aa
    bdcc:	mvnvs	r0, #0, 6
    bdd0:	andshi	pc, r2, #0
    bdd4:	tstcs	r1, r7, lsl #6
    bdd8:	strtvs	r4, [r3], #-1567	; 0xfffff9e1
    bddc:	addsmi	r6, r7, #268435462	; 0x10000006
    bde0:	ldmeq	ip!, {r2, r8, ip, sp, lr, pc}
    bde4:	strbmi	r4, [r0], #-1577	; 0xfffff9d7
    bde8:	ldrmi	fp, [r7], -r8, lsr #30
    bdec:			; <UNDEFINED> instruction: 0x463a443d
    bdf0:	svc	0x00cef7f4
    bdf4:	andcc	lr, pc, #212, 18	; 0x350000
    bdf8:	mvnvs	r4, #989855744	; 0x3b000000
    bdfc:			; <UNDEFINED> instruction: 0xf0804293
    be00:	andcc	r8, r4, #155	; 0x9b
    be04:	stmdbeq	r3, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    be08:	blvs	ff845830 <g_benchSeparately@@Base+0xff8167fc>
    be0c:	streq	lr, [r5, -sl, lsr #23]
    be10:	andeq	pc, r4, #192, 2	; 0x30
    be14:	blvs	fe8dc878 <g_benchSeparately@@Base+0xfe8ad844>
    be18:	svclt	0x00284629
    be1c:	ldrmi	r4, [r8], #-1559	; 0xfffff9e9
    be20:	ldrtmi	r4, [sp], #-1594	; 0xfffff9c6
    be24:	svc	0x00b4f7f4
    be28:	ldrmi	r6, [r7], #-3042	; 0xfffff41e
    be2c:	svccs	0x000363e7
    be30:			; <UNDEFINED> instruction: 0xf1c7d86c
    be34:	ldrbt	r0, [r1], -r4, lsl #18
    be38:	streq	lr, [r5, -sl, lsr #23]
    be3c:	ldmdble	pc, {r0, r1, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
    be40:			; <UNDEFINED> instruction: 0xf1052b04
    be44:	svclt	0x00010104
    be48:	streq	lr, [r1, -sl, lsr #23]
    be4c:	strmi	r6, [sp], -r0, ror #23
    be50:	andeq	pc, r4, #192, 2	; 0x30
    be54:			; <UNDEFINED> instruction: 0x462ad0de
    be58:	str	r4, [r9, sp, lsl #12]
    be5c:	bl	feaa6de4 <g_benchSeparately@@Base+0xfea77db0>
    be60:	sfmvs	f0, 4, [r3], #-20	; 0xffffffec
    be64:			; <UNDEFINED> instruction: 0xe7ba1a1f
    be68:	bl	feab2a78 <g_benchSeparately@@Base+0xfea83a44>
    be6c:	strtmi	r0, [r9], -r5, lsl #4
    be70:	bl	fe8dd7d8 <g_benchSeparately@@Base+0xfe8ae7a4>
    be74:	stcvs	7, cr0, [r3], #-44	; 0xffffffd4
    be78:	svclt	0x00284297
    be7c:	addsmi	r4, pc, #24117248	; 0x1700000
    be80:	ldrmi	fp, [pc], -r8, lsr #30
    be84:			; <UNDEFINED> instruction: 0xf7f4463a
    be88:	stmibvs	r3!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    be8c:			; <UNDEFINED> instruction: 0xf0402b00
    be90:	stmiavs	r3!, {r0, r1, r2, r3, r5, r8, pc}
    be94:			; <UNDEFINED> instruction: 0xf0402b00
    be98:	ldmib	r4, {r0, r1, r3, r8, pc}^
    be9c:	tstmi	r3, #4, 6	; 0x10000000
    bea0:	ldmib	r4, {r1, r2, ip, lr, pc}^
    bea4:	blne	ff494ad4 <g_benchSeparately@@Base+0xff465aa0>
    bea8:	movweq	pc, #355	; 0x163	; <UNPREDICTABLE>
    beac:	movwcs	lr, #43460	; 0xa9c4
    beb0:	blcs	26044 <_IO_stdin_used@@Base+0xa458>
    beb4:	rscshi	pc, r4, r0
    beb8:	ldrtmi	r6, [sp], #-3107	; 0xfffff3dd
    bebc:	ldrtmi	r6, [fp], #2530	; 0x9e2
    bec0:			; <UNDEFINED> instruction: 0xf00042bb
    bec4:	blne	ff7ec260 <g_benchSeparately@@Base+0xff7bd22c>
    bec8:			; <UNDEFINED> instruction: 0xf1072a00
    becc:	strtvs	r0, [r7], #-772	; 0xfffffcfc
    bed0:	andcs	fp, r4, #24, 30	; 0x60
    bed4:	stmdbeq	r2, {r0, r1, r8, r9, fp, sp, lr, pc}
    bed8:			; <UNDEFINED> instruction: 0xf104e620
    bedc:	ldmvc	r3, {r6, r7, r9}
    bee0:	ldmdavc	r7, {sp}^
    bee4:	ldreq	r2, [fp], #-270	; 0xfffffef2
    bee8:	movwcs	lr, #31491	; 0x7b03
    beec:	ldmvc	r2, {r0, r1, r2, r4, fp, ip, sp, lr}^
    bef0:	cmnvs	r0, fp, lsr r4
    bef4:	bl	e4880 <g_benchSeparately@@Base+0xb584c>
    bef8:			; <UNDEFINED> instruction: 0x61236302
    befc:	strb	r6, [r5, #1059]!	; 0x423
    bf00:	andcs	r2, r4, #0, 6
    bf04:	rsbvs	r4, r2, #24, 12	; 0x1800000
    bf08:	str	r6, [r3, r3, ror #7]
    bf0c:	str	r6, [pc, -r2, lsr #23]!
    bf10:	streq	pc, [r4, -r0, asr #3]
    bf14:	ldmeq	ip!, {r2, r8, ip, sp, lr, pc}
    bf18:			; <UNDEFINED> instruction: 0x46294297
    bf1c:	svclt	0x00284440
    bf20:	ldrtmi	r4, [sp], #-1559	; 0xfffff9e9
    bf24:			; <UNDEFINED> instruction: 0xf7f4463a
    bf28:	blvs	ff8c7c00 <g_benchSeparately@@Base+0xff898bcc>
    bf2c:	mvnvs	r4, #385875968	; 0x17000000
    bf30:			; <UNDEFINED> instruction: 0xf67f2f03
    bf34:			; <UNDEFINED> instruction: 0xe6e5adf3
    bf38:	strtmi	r4, [r0], -r1, asr #12
    bf3c:	mrc2	7, 7, pc, cr14, cr14, {7}
    bf40:	svceq	0x0014f110
    bf44:	stclge	6, cr15, [r2, #508]	; 0x1fc
    bf48:	ldrb	r4, [r3, #1665]!	; 0x681
    bf4c:	movwls	r1, #14443	; 0x386b
    bf50:	strtmi	r6, [pc], -r3, ror #19
    bf54:	teqle	r8, r0, lsl #22
    bf58:	blvs	8f2768 <g_benchSeparately@@Base+0x8c3734>
    bf5c:	stmdaeq	fp, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    bf60:	andseq	lr, r2, #212, 18	; 0x350000
    bf64:	movtle	r4, #30104	; 0x7598
    bf68:	svclt	0x00182800
    bf6c:	svcmi	0x0080f1b2
    bf70:			; <UNDEFINED> instruction: 0xf5a2bf82
    bf74:	stmdane	r0, {r7, r8, ip, sp}^
    bf78:	addcc	pc, r0, #1325400064	; 0x4f000000
    bf7c:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
    bf80:	ldrtmi	r0, [r8], -r0, lsl #4
    bf84:			; <UNDEFINED> instruction: 0xf7fe6c22
    bf88:	mcrne	12, 0, pc, cr5, cr1, {4}	; <UNPREDICTABLE>
    bf8c:	teqhi	r7, r0, asr #5	; <UNPREDICTABLE>
    bf90:	blcs	26224 <_IO_stdin_used@@Base+0xa638>
    bf94:	rschi	pc, r9, r0, asr #32
    bf98:	movwcs	lr, #18900	; 0x49d4
    bf9c:	andle	r4, r6, r3, lsl r3
    bfa0:	movwcs	lr, #43476	; 0xa9d4
    bfa4:	bl	18d2cf4 <g_benchSeparately@@Base+0x18a3cc0>
    bfa8:	stmib	r4, {r0, r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    bfac:	stmdavs	r3!, {r1, r3, r8, r9, sp}^
    bfb0:			; <UNDEFINED> instruction: 0xf0002b00
    bfb4:	strtmi	r8, [fp], #210	; 0xd2
    bfb8:	stcls	3, cr2, [r3, #-12]
    bfbc:	str	r6, [r5, #611]	; 0x263
    bfc0:	blvs	fe9e6754 <g_benchSeparately@@Base+0xfe9b7720>
    bfc4:	blcs	313d8 <g_benchSeparately@@Base+0x23a4>
    bfc8:	stmdbcc	r4, {r1, r2, r6, r7, ip, lr, pc}
    bfcc:	ldmdane	fp!, {r0, r5, sl, sp, lr}^
    bfd0:	lfmpl	f2, 2, [r8], #-0
    bfd4:			; <UNDEFINED> instruction: 0xf893789d
    bfd8:	ldmvc	fp, {r0, lr, pc}^
    bfdc:	bl	14d098 <g_benchSeparately@@Base+0x11e064>
    bfe0:	strmi	r2, [r5], #-1292	; 0xfffffaf4
    bfe4:	bl	15d8cc <g_benchSeparately@@Base+0x12e898>
    bfe8:			; <UNDEFINED> instruction: 0xf0076503
    bfec:	adcmi	pc, r8, #14272	; 0x37c0
    bff0:			; <UNDEFINED> instruction: 0xf06fd0b2
    bff4:	ldr	r0, [sp, #2310]	; 0x906
    bff8:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    bffc:	addhi	pc, pc, r0
    c000:	svclt	0x00182800
    c004:	svcmi	0x0080f1b2
    c008:	svclt	0x008c6d21
    c00c:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    c010:			; <UNDEFINED> instruction: 0xf5a2b125
    c014:	vst3.32	{d19,d21,d23}, [pc], r0
    c018:	strtmi	r3, [r8], #-640	; 0xfffffd80
    c01c:	andeq	lr, r0, #3358720	; 0x334000
    c020:	stcvs	6, cr4, [r2], #-224	; 0xffffff20
    c024:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    c028:	vmlal.s8	q9, d0, d0
    c02c:	stmiavs	r3!, {r0, r1, r3, r5, r6, r7, pc}
    c030:	stcvs	6, cr4, [r1, #-28]!	; 0xffffffe4
    c034:			; <UNDEFINED> instruction: 0xf0402b00
    c038:	ldmib	r4, {r0, r1, r2, r7, pc}^
    c03c:	tstmi	r3, #4, 6	; 0x10000000
    c040:	ldmib	r4, {r1, r2, ip, lr, pc}^
    c044:	bne	494c74 <g_benchSeparately@@Base+0x465c40>
    c048:	mvnvc	lr, #101376	; 0x18c00
    c04c:	movwcs	lr, #43460	; 0xa9c4
    c050:	stcls	3, cr2, [r3, #-0]
    c054:	movwcs	r6, #38307	; 0x95a3
    c058:	rsbvs	r6, r3, #96, 10	; 0x18000000
    c05c:	andcs	lr, r1, #8, 12	; 0x800000
    c060:	andls	r9, r0, #4, 22	; 0x1000
    c064:			; <UNDEFINED> instruction: 0x463a4659
    c068:			; <UNDEFINED> instruction: 0xf7fe4620
    c06c:	str	pc, [sl], -sp, lsl #26
    c070:	andeq	lr, r5, #174080	; 0x2a800
    c074:			; <UNDEFINED> instruction: 0xdc642a03
    c078:	movwcs	r2, #45056	; 0xb000
    c07c:	mvnvs	r2, #4, 12	; 0x400000
    c080:	ldr	r6, [r5, #611]!	; 0x263
    c084:	stmdbcs	r0, {r1, r5, sl, sp, lr}
    c088:	movwcs	sp, #20854	; 0x5176
    c08c:	ldr	r6, [sp, #-611]	; 0xfffffd9d
    c090:			; <UNDEFINED> instruction: 0xf43f2a00
    c094:	movwcs	sl, #3660	; 0xe4c
    c098:	movwcs	r6, #25571	; 0x63e3
    c09c:	ldr	r6, [r5, #-611]	; 0xfffffd9d
    c0a0:	ldrtmi	r9, [sl], -r0, lsl #6
    c0a4:	ldrbmi	r9, [r9], -r4, lsl #22
    c0a8:			; <UNDEFINED> instruction: 0xf7fe4620
    c0ac:	str	pc, [r3, -sp, ror #25]
    c0b0:	subseq	pc, ip, r4, lsl #2
    c0b4:			; <UNDEFINED> instruction: 0x4629463a
    c0b8:	cdp2	0, 10, cr15, cr8, cr7, {0}
    c0bc:	movwcs	lr, #1773	; 0x6ed
    c0c0:	cmnvs	r3, #160, 22	; 0x28000
    c0c4:	mcr	7, 2, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    c0c8:	andcc	r6, r4, r0, lsr #22
    c0cc:	mrc	7, 5, APSR_nzcv, cr0, cr4, {7}
    c0d0:	stmdacs	r0, {r5, r7, r8, r9, sp, lr}
    c0d4:	adchi	pc, r0, r0
    c0d8:			; <UNDEFINED> instruction: 0xf7f46c60
    c0dc:	ldrtmi	lr, [r8], -r0, asr #28
    c0e0:	mcr	7, 5, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    c0e4:	stmdacs	r0, {r5, r6, sl, sp, lr}
    c0e8:	addshi	pc, r6, r0
    c0ec:	strt	r6, [pc], -r7, ror #6
    c0f0:	addeq	pc, ip, r4, lsl #2
    c0f4:			; <UNDEFINED> instruction: 0x4629463a
    c0f8:	cdp2	0, 8, cr15, cr8, cr7, {0}
    c0fc:			; <UNDEFINED> instruction: 0xf104e6c9
    c100:	qaddcs	r0, ip, r0
    c104:	cdp2	0, 3, cr15, cr6, cr7, {0}
    c108:			; <UNDEFINED> instruction: 0x4629e618
    c10c:			; <UNDEFINED> instruction: 0xf7fe4620
    c110:			; <UNDEFINED> instruction: 0xf110fe15
    c114:			; <UNDEFINED> instruction: 0xf63f0f14
    c118:	strmi	sl, [r5], #-3863	; 0xfffff0e9
    c11c:	cfstrdvs	mvd14, [r1], #-856	; 0xfffffca8
    c120:	eorle	r4, pc, r1, lsl #5
    c124:	svclt	0x00182800
    c128:	svcmi	0x0080f1b2
    c12c:	strcs	fp, [r1, #-3980]	; 0xfffff074
    c130:			; <UNDEFINED> instruction: 0xf5b22500
    c134:	svclt	0x00943f80
    c138:			; <UNDEFINED> instruction: 0xf5011889
    c13c:	strvs	r3, [r1, #-384]!	; 0xfffffe80
    c140:	strtmi	lr, [fp], -r6, ror #14
    c144:	strb	r3, [r6, #-1284]!	; 0xfffffafc
    c148:	andls	r4, r9, r2, lsl #12
    c14c:	subseq	pc, ip, r4, lsl #2
    c150:	cdp2	0, 5, cr15, cr12, cr7, {0}
    c154:	stmdals	r9, {r0, r5, r8, sl, fp, sp, lr}
    c158:	movwls	lr, #1903	; 0x76f
    c15c:	blls	11da0c <g_benchSeparately@@Base+0xee9d8>
    c160:			; <UNDEFINED> instruction: 0x46204659
    c164:	ldc2	7, cr15, [r0], {254}	; 0xfe
    c168:			; <UNDEFINED> instruction: 0xf104e725
    c16c:			; <UNDEFINED> instruction: 0x462a005c
    c170:			; <UNDEFINED> instruction: 0xf0074659
    c174:	str	pc, [pc, -fp, asr #28]
    c178:	addeq	pc, ip, r4, lsl #2
    c17c:			; <UNDEFINED> instruction: 0xf0072100
    c180:			; <UNDEFINED> instruction: 0xe782fdf9
    c184:	svccc	0x0000f5b2
    c188:	stmne	r1, {r1, fp, ip, lr, pc}
    c18c:	strb	r6, [r5, -r1, lsr #10]
    c190:	strcc	pc, [r0, #1103]	; 0x44f
    c194:	addcc	pc, r0, #679477248	; 0x28800000
    c198:	strtmi	r1, [sl], -r1, lsl #17
    c19c:	ldcl	7, cr15, [r8, #976]!	; 0x3d0
    c1a0:	stcvs	12, cr6, [r0], #388	; 0x184
    c1a4:	strtmi	r4, [r9], #-1578	; 0xfffff9d6
    c1a8:	strbtvs	r6, [r5], #2851	; 0xb23
    c1ac:	ldr	r6, [r5, -r1, lsr #10]!
    c1b0:	andsvs	lr, r4, #212, 18	; 0x350000
    c1b4:			; <UNDEFINED> instruction: 0xf5b26da1
    c1b8:	bl	fe99bfc0 <g_benchSeparately@@Base+0xfe96cf8c>
    c1bc:	stmdale	lr, {r9, sl}
    c1c0:	addcc	pc, r0, #813694976	; 0x30800000
    c1c4:	svclt	0x002842b2
    c1c8:	cmplt	r2, r2, lsr r6
    c1cc:	bne	fedd2bb8 <g_benchSeparately@@Base+0xfeda3b84>
    c1d0:	ldrtmi	r1, [r8], #-2697	; 0xfffff577
    c1d4:			; <UNDEFINED> instruction: 0xf7f44419
    c1d8:	stclvs	13, cr14, [r0], #-880	; 0xfffffc90
    c1dc:	ldrtmi	r6, [r1], #-3489	; 0xfffff25f
    c1e0:	tsteq	r2, r4, asr #19
    c1e4:			; <UNDEFINED> instruction: 0xf06fe49d
    c1e8:	strt	r0, [r3], #2305	; 0x901
    c1ec:	stmdbeq	sp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    c1f0:			; <UNDEFINED> instruction: 0xf06fe4a0
    c1f4:	ldr	r0, [sp], #2321	; 0x911
    c1f8:	stmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c1fc:			; <UNDEFINED> instruction: 0xf04fe49a
    c200:	ldr	r3, [r7], #2559	; 0x9ff
    c204:	stmdbeq	pc, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    c208:	blne	fee85460 <g_benchSeparately@@Base+0xfee5642c>
    c20c:	ldrmi	r4, [r9], #-1586	; 0xfffff9ce
    c210:	ldc	7, cr15, [lr, #976]!	; 0x3d0
    c214:	ldrb	r6, [r1], #3168	; 0xc60
    c218:	stmdbeq	r8, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    c21c:			; <UNDEFINED> instruction: 0xf7f4e48a
    c220:	svclt	0x0000edd0
    c224:	andeq	r3, r2, r2, ror #8
    c228:	andeq	r0, r0, r0, lsl #2
    c22c:	andeq	r3, r2, r0, lsr #7
    c230:	mvnsmi	lr, #737280	; 0xb4000
    c234:	bmi	c9da98 <g_benchSeparately@@Base+0xc6ea64>
    c238:	blmi	c9dab8 <g_benchSeparately@@Base+0xc6ea84>
    c23c:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    c240:	addlt	r6, r7, r0, asr #20
    c244:	ldmpl	r3, {r3, r7, r9, sl, lr}^
    c248:	ldmdavs	fp, {r0, fp, sp}
    c24c:			; <UNDEFINED> instruction: 0xf04f9305
    c250:	stmdale	r4!, {r8, r9}
    c254:	movwcs	fp, #3842	; 0xf02
    c258:	ldreq	pc, [r2], #-111	; 0xffffff91
    c25c:	andsle	r6, r2, r3, lsr r0
    c260:	ldrdls	pc, [r0], -r6
    c264:			; <UNDEFINED> instruction: 0x46494638
    c268:	blx	ff34a26e <g_benchSeparately@@Base+0xff31b23a>
    c26c:	svceq	0x0014f110
    c270:	svclt	0x00844604
    c274:	eorsvs	r2, r3, r0, lsl #6
    c278:	strmi	sp, [r1, #2053]	; 0x805
    c27c:			; <UNDEFINED> instruction: 0xf06fd228
    c280:	movwcs	r0, #1035	; 0x40b
    c284:	bmi	824358 <g_benchSeparately@@Base+0x7f5324>
    c288:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    c28c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c290:	subsmi	r9, sl, r5, lsl #22
    c294:			; <UNDEFINED> instruction: 0x4620d131
    c298:	pop	{r0, r1, r2, ip, sp, pc}
    c29c:			; <UNDEFINED> instruction: 0x462c83f0
    c2a0:	eorsvs	r2, r7, r0, lsl #14
    c2a4:	stcgt	6, cr4, [pc], {14}
    c2a8:	ldfeqd	f7, [r0], {13}
    c2ac:			; <UNDEFINED> instruction: 0xf8cd9701
    c2b0:	strls	ip, [r3, -r0]
    c2b4:	ldm	r4, {r0, r1, r2, r3, r9, sl, lr, pc}
    c2b8:	strls	r0, [r4, -pc]
    c2bc:	andeq	lr, pc, r6, lsl #17
    c2c0:	strtmi	sl, [r8], -r3, lsl #20
    c2c4:			; <UNDEFINED> instruction: 0x4639463b
    c2c8:	blx	ff3ca2ce <g_benchSeparately@@Base+0xff39b29a>
    c2cc:	ldrb	r4, [sl, r4, lsl #12]
    c2d0:	ldrtmi	r4, [r9], -r2, lsl #12
    c2d4:			; <UNDEFINED> instruction: 0xf7fe4628
    c2d8:			; <UNDEFINED> instruction: 0xf110fd31
    c2dc:	svclt	0x00840f14
    c2e0:	andcs	r4, r0, r4, lsl #12
    c2e4:			; <UNDEFINED> instruction: 0x46466030
    c2e8:	svclt	0x0098cd0f
    c2ec:	strgt	r2, [pc], -r4, lsl #8
    c2f0:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    c2f4:	andeq	lr, pc, r6, lsl #17
    c2f8:			; <UNDEFINED> instruction: 0xf7f4e7c5
    c2fc:	svclt	0x0000ed62
    c300:	muleq	r2, lr, ip
    c304:	andeq	r0, r0, r0, lsl #2
    c308:	andeq	r2, r2, r2, asr ip
    c30c:	ldmib	sp, {r4, r5, r6, r7, sl, ip, sp, pc}^
    c310:	ldmib	sp, {r2, sl, fp, ip, lr}^
    c314:	bvs	1129b34 <g_benchSeparately@@Base+0x10fab00>
    c318:	svclt	0x00982c02
    c31c:	ldrgt	lr, [r2, -r0, asr #19]
    c320:	strpl	lr, [r4], -sp, asr #19
    c324:			; <UNDEFINED> instruction: 0xf7ffbcf0
    c328:	svclt	0x0000bb9f
    c32c:	svcmi	0x00f0e92d
    c330:	strcs	pc, [r0, #1280]	; 0x500
    c334:	blne	14873c <g_benchSeparately@@Base+0x119708>
    c338:			; <UNDEFINED> instruction: 0xf8db68ea
    c33c:			; <UNDEFINED> instruction: 0xf8d56000
    c340:	ldcne	0, cr12, [r3, #-0]
    c344:	ldrmi	r4, [ip, #1075]	; 0x433
    c348:	stmdbvs	fp!, {r0, r5, r8, r9, ip, lr, pc}^
    c34c:	mvfeqdp	f7, #4.0
    c350:	vmlaeq.f64	d14, d22, d30
    c354:	stmdbcc	r0, {r8, sl, ip, sp, lr, pc}
    c358:	ldmdble	r8, {r1, r2, r3, r4, r7, r8, sl, lr}
    c35c:	ldmne	r1!, {r0, r1, r2, r6, r9, sl, ip, sp, lr, pc}
    c360:	ldmdavs	r7!, {r0, r3, r6, r7, r9, sl, ip, sp, lr, pc}
    c364:	bvc	9ca8 <__assert_fail@plt+0x8ce4>
    c368:	addslt	r5, pc, #15859712	; 0xf20000
    c36c:	vqdmulh.s<illegal width 8>	d15, d2, d8
    c370:			; <UNDEFINED> instruction: 0xf8500c52
    c374:	blne	71c404 <g_benchSeparately@@Base+0x6ed3d0>
    c378:	svclt	0x00284554
    c37c:			; <UNDEFINED> instruction: 0xf8294654
    c380:			; <UNDEFINED> instruction: 0xf8404017
    c384:	movwcc	r3, #4130	; 0x1022
    c388:			; <UNDEFINED> instruction: 0xd1ed459e
    c38c:	bl	feb2673c <g_benchSeparately@@Base+0xfeaf7708>
    c390:	adcvs	r0, lr, r6, lsl #6
    c394:	andcc	lr, r3, #3227648	; 0x314000
    c398:	andcs	r1, r0, #200, 20	; 0xc8000
    c39c:	andeq	pc, r0, fp, asr #17
    c3a0:	eorvs	r6, r9, fp, ror #2
    c3a4:	pop	{r1, r3, r5, r6, r7, r8, sp, lr}
    c3a8:	svclt	0x00008ff0
    c3ac:			; <UNDEFINED> instruction: 0xf500b5f8
    c3b0:			; <UNDEFINED> instruction: 0xf1002480
    c3b4:	strmi	r1, [lr], -r4, lsl #14
    c3b8:	ldmdavs	sl!, {r0, r1, r5, fp, sp, lr}
    c3bc:			; <UNDEFINED> instruction: 0xf1b31a9b
    c3c0:	stmdale	sp, {r7, r8, r9, sl, fp, lr}
    c3c4:	rsbsmi	pc, pc, #-1073741776	; 0xc0000030
    c3c8:	orrcc	pc, r0, #12582912	; 0xc00000
    c3cc:	rsbseq	pc, pc, #8388608	; 0x800000
    c3d0:	cmnvs	r3, r2, lsr r4
    c3d4:	adcvs	r6, r2, sl, lsr r0
    c3d8:	stmib	r4, {r1, r2, r5, sp, lr}^
    c3dc:	ldcllt	3, cr3, [r8, #12]!
    c3e0:	andcc	pc, r0, #1325400064	; 0x4f000000
    c3e4:	strmi	r2, [r5], -r0, lsl #2
    c3e8:	stcl	7, cr15, [r6, #-976]!	; 0xfffffc30
    c3ec:	andcc	pc, r0, #1325400064	; 0x4f000000
    c3f0:	andcc	pc, r0, r5, lsl #10
    c3f4:			; <UNDEFINED> instruction: 0xf7f421ff
    c3f8:	andcs	lr, r0, #96, 26	; 0x1800
    c3fc:	orrcc	pc, r0, #1325400064	; 0x4f000000
    c400:	rscsvc	pc, pc, #217055232	; 0xcf00000
    c404:	svclt	0x0000e7e4
    c408:	cfstrsne	mvf11, [sp, #-960]	; 0xfffffc40
    c40c:	adcmi	fp, r8, #130	; 0x82
    c410:	andls	r4, r1, #4, 12	; 0x400000
    c414:			; <UNDEFINED> instruction: 0xf854d306
    c418:	addsmi	r3, sl, #4, 24	; 0x400
    c41c:	stfccd	f5, [r4], {2}
    c420:	rscsle	r4, r8, #172, 4	; 0xc000000a
    c424:	stmdble	sp, {r2, r3, r7, r9, lr}
    c428:	andeq	pc, r7, #1073741827	; 0x40000003
    c42c:	ldrmi	r4, [pc], -r3, lsr #12
    c430:	stmdbpl	r1, {r1, r4, fp, ip, sp, lr, pc}
    c434:	stcvs	8, cr15, [r1], {19}
    c438:	adcmi	r3, lr, #1024	; 0x400
    c43c:	tstle	r5, ip, lsl r6
    c440:	mvnsle	r4, fp, lsl #5
    c444:	andlt	r1, r2, r0, lsl #22
    c448:			; <UNDEFINED> instruction: 0x4770bcf0
    c44c:	blne	1dd44 <_IO_stdin_used@@Base+0x2158>
    c450:	ldcllt	0, cr11, [r0], #8
    c454:	svclt	0x00004770
    c458:	mcrne	4, 6, fp, cr13, cr0, {3}
    c45c:	strmi	r4, [r3], -r5, lsl #5
    c460:	ldmdavs	ip, {r0, r1, r2, r3, r8, fp, ip, lr, pc}
    c464:	andle	r4, r9, r2, lsr #5
    c468:	blx	fe49c5f8 <g_benchSeparately@@Base+0xfe46d5c4>
    c46c:	blx	fecc8efc <g_benchSeparately@@Base+0xfec99ec8>
    c470:	lfmlt	f7, 3, [r0], #-520	; 0xfffffdf8
    c474:	sbcseq	lr, r2, #3072	; 0xc00
    c478:			; <UNDEFINED> instruction: 0x47701a10
    c47c:	addsmi	r3, sp, #4, 6	; 0x10000000
    c480:	addsmi	sp, r9, #15663104	; 0xef0000
    c484:	ldrmi	sp, [ip], -ip, lsl #18
    c488:	adcmi	lr, r1, #2
    c48c:	andle	r4, r7, r3, lsr #12
    c490:	sbcslt	r7, r5, #2490368	; 0x260000
    c494:	beq	49dd28 <g_benchSeparately@@Base+0x46ecf4>
    c498:			; <UNDEFINED> instruction: 0xf10442ae
    c49c:	rscsle	r0, r4, r1, lsl #8
    c4a0:			; <UNDEFINED> instruction: 0xbc701a18
    c4a4:	svclt	0x00004770
    c4a8:	svcmi	0x00f0e92d
    c4ac:	cfstr32cc	mvfx15, [r0, #692]	; 0x2b4
    c4b0:	ldrmi	fp, [sp], -r3, asr #1
    c4b4:	blvc	fea4a838 <g_benchSeparately@@Base+0xfea1b804>
    c4b8:	stmdavs	ip!, {r0, r7, r9, sl, lr}
    c4bc:	teqls	r3, #23068672	; 0x1600000
    c4c0:	orrcc	pc, r0, #54525952	; 0x3400000
    c4c4:	bleq	fe74a848 <g_benchSeparately@@Base+0xfe71b814>
    c4c8:			; <UNDEFINED> instruction: 0xf503447f
    c4cc:			; <UNDEFINED> instruction: 0x912d7398
    c4d0:	strtmi	r9, [r1], #-560	; 0xfffffdd0
    c4d4:			; <UNDEFINED> instruction: 0xf50d9115
    c4d8:	ldmdapl	r8!, {r7, r9, ip, sp}
    c4dc:	addvc	pc, r2, #8388608	; 0x800000
    c4e0:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    c4e4:			; <UNDEFINED> instruction: 0xf04f6010
    c4e8:			; <UNDEFINED> instruction: 0xf1a10000
    c4ec:	ldmne	r3!, {r2, r3}^
    c4f0:			; <UNDEFINED> instruction: 0xf50d931f
    c4f4:	stmdbcc	r5, {r7, r8, r9, ip, sp}
    c4f8:	orrsvc	pc, lr, #12582912	; 0xc00000
    c4fc:	andsls	r2, r3, r0, lsl #4
    c500:	eorvs	r6, sl, fp, lsl r8
    c504:	tstls	r7, r2, lsl #22
    c508:			; <UNDEFINED> instruction: 0xf0019432
    c50c:			; <UNDEFINED> instruction: 0xf50d84fc
    c510:			; <UNDEFINED> instruction: 0xf6403280
    c514:			; <UNDEFINED> instruction: 0xf50273ff
    c518:	ldmdavs	r2, {r2, r3, r4, r7, r9, ip, sp, lr}
    c51c:	svclt	0x00284293
    c520:	bls	4ddd74 <g_benchSeparately@@Base+0x4aed40>
    c524:	blls	b711b8 <g_benchSeparately@@Base+0xb42184>
    c528:	vqsub.s8	d4, d17, d3
    c52c:			; <UNDEFINED> instruction: 0xf50986f6
    c530:			; <UNDEFINED> instruction: 0xf5092380
    c534:	ldrmi	r3, [sl], -r0, lsl #14
    c538:			; <UNDEFINED> instruction: 0x932a331c
    c53c:	movweq	pc, #49410	; 0xc102	; <UNPREDICTABLE>
    c540:			; <UNDEFINED> instruction: 0xf1029318
    c544:	tstls	r4, #16, 6	; 0x40000000
    c548:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
    c54c:			; <UNDEFINED> instruction: 0xf1029329
    c550:	movwls	r0, #54036	; 0xd314
    c554:			; <UNDEFINED> instruction: 0x13b1f647
    c558:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
    c55c:			; <UNDEFINED> instruction: 0xf50d930e
    c560:	ldrtmi	r3, [sl], r0, lsl #7
    c564:	orrsvc	pc, sl, #12582912	; 0xc00000
    c568:	addeq	pc, r1, #72, 4	; 0x80000004
    c56c:	addeq	pc, r0, #200, 4	; 0x8000000c
    c570:	ldmdavs	fp, {r4, r9, ip, pc}
    c574:	svclt	0x00183b00
    c578:	tstls	r7, #67108864	; 0x4000000
    c57c:	orrcc	pc, r0, #54525952	; 0x3400000
    c580:			; <UNDEFINED> instruction: 0x73a2f503
    c584:			; <UNDEFINED> instruction: 0xf003681b
    c588:			; <UNDEFINED> instruction: 0x93220301
    c58c:	movwne	pc, #16649	; 0x4109	; <UNPREDICTABLE>
    c590:	blge	d71238 <g_benchSeparately@@Base+0xd42204>
    c594:	blls	c311f4 <g_benchSeparately@@Base+0xc021c0>
    c598:	blls	b71204 <g_benchSeparately@@Base+0xb421d0>
    c59c:	movwls	r9, #4893	; 0x131d
    c5a0:	blls	a32df8 <g_benchSeparately@@Base+0xa03dc4>
    c5a4:	bls	626608 <g_benchSeparately@@Base+0x5f75d4>
    c5a8:	ldmdavs	r1, {r0, r1, r3, r4, fp, sp, lr}
    c5ac:	movwls	r9, #14849	; 0x3a01
    c5b0:	ldrmi	r9, [r0], -r2, lsl #2
    c5b4:	strmi	r4, [sl], #-1562	; 0xfffff9e6
    c5b8:	bls	a70e08 <g_benchSeparately@@Base+0xa41dd4>
    c5bc:	stmdaeq	r3, {r5, r7, r8, r9, fp, sp, lr, pc}
    c5c0:	orrcc	pc, r0, #29360128	; 0x1c00000
    c5c4:	ldrmi	r9, [r8, #2090]	; 0x82a
    c5c8:	ldmdavs	r2, {r0, r2, r3, r8, r9, fp, ip, pc}
    c5cc:			; <UNDEFINED> instruction: 0xf5a8bf28
    c5d0:	stmdavs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, lr}
    c5d4:	svccc	0x00ffbf28
    c5d8:	andls	r6, r4, #1769472	; 0x1b0000
    c5dc:	ldrmi	r9, [r8, #2561]	; 0xa01
    c5e0:	ldmdavs	r2, {r0, r2, r5, ip, pc}
    c5e4:	vhsub.s8	d25, d1, d5
    c5e8:	cfstrsls	mvf8, [r3], {200}	; 0xc8
    c5ec:	stmiapl	r2!, {r1, r2, r3, r8, sl, fp, ip, pc}^
    c5f0:			; <UNDEFINED> instruction: 0xf64fb298
    c5f4:	blx	16a1fa <g_benchSeparately@@Base+0x13b1c6>
    c5f8:	lfmeq	f7, 3, [r2], {2}
    c5fc:	eorne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    c600:	adcsmi	r1, r1, #364544	; 0x59000
    c604:	ldrtmi	fp, [r1], -r8, lsr #30
    c608:	andsne	pc, r0, sl, lsr #16
    c60c:	eorcc	pc, r2, r9, asr #16
    c610:	ldrmi	r3, [r8, #769]	; 0x301
    c614:	blls	80dc8 <g_benchSeparately@@Base+0x51d94>
    c618:	bls	3a668c <g_benchSeparately@@Base+0x377658>
    c61c:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    c620:			; <UNDEFINED> instruction: 0xf8c29a0d
    c624:	mraeq	r8, fp, acc0
    c628:			; <UNDEFINED> instruction: 0xf859931a
    c62c:	blls	5dc6c0 <g_benchSeparately@@Base+0x5ad68c>
    c630:	svclt	0x003442bc
    c634:			; <UNDEFINED> instruction: 0xf0032300
    c638:	ldrmi	r0, [sp], -r1, lsl #6
    c63c:			; <UNDEFINED> instruction: 0xf0012b00
    c640:	stmdbls	r5, {r0, r1, r3, r9, sl, pc}
    c644:			; <UNDEFINED> instruction: 0xf8cd2000
    c648:			; <UNDEFINED> instruction: 0x4683903c
    c64c:	andsls	r4, r1, r1, asr #13
    c650:	sbclt	fp, fp, #-1610612728	; 0xa0000008
    c654:	svcmi	0x0011ebb2
    c658:	andls	r9, r6, sl
    c65c:	andcs	fp, r1, #12, 30	; 0x30
    c660:	bl	fecdde70 <g_benchSeparately@@Base+0xfecaee3c>
    c664:	svclt	0x000c6f11
    c668:			; <UNDEFINED> instruction: 0x46034613
    c66c:	movwls	r9, #39428	; 0x9a04
    c670:	ldrmi	r9, [sl], #-2818	; 0xfffff4fe
    c674:	tstls	fp, #1024	; 0x400
    c678:	andsls	r9, ip, #1024	; 0x400
    c67c:	movwls	r3, #33540	; 0x8304
    c680:			; <UNDEFINED> instruction: 0xf1a39b15
    c684:	blcc	18ceac <g_benchSeparately@@Base+0x15de78>
    c688:			; <UNDEFINED> instruction: 0xf50d931e
    c68c:			; <UNDEFINED> instruction: 0xf5033380
    c690:	andls	r7, ip, #1744830466	; 0x68000002
    c694:	movwcs	r6, #14366	; 0x381e
    c698:	muls	r8, r8, r6
    c69c:			; <UNDEFINED> instruction: 0xf83ab2a3
    c6a0:	blcs	586f4 <g_benchSeparately@@Base+0x296c0>
    c6a4:			; <UNDEFINED> instruction: 0xf1bbbf08
    c6a8:			; <UNDEFINED> instruction: 0xf0000f00
    c6ac:	ldrbmi	r8, [sp], #-292	; 0xfffffedc
    c6b0:			; <UNDEFINED> instruction: 0xf83ab2ad
    c6b4:	bne	ff918710 <g_benchSeparately@@Base+0xff8e96dc>
    c6b8:	svclt	0x00181e33
    c6bc:	adcmi	r2, r7, #67108864	; 0x4000000
    c6c0:	andcs	fp, r0, #140, 30	; 0x230
    c6c4:	andeq	pc, r1, #3
    c6c8:			; <UNDEFINED> instruction: 0xf0002a00
    c6cc:			; <UNDEFINED> instruction: 0xf50d82f7
    c6d0:	cdpcc	3, 0, cr3, cr1, cr0, {4}
    c6d4:			; <UNDEFINED> instruction: 0x73a4f503
    c6d8:	ldmdavs	fp, {r0, r2, r5, r7, r9, ip, sp, pc}
    c6dc:	bl	fea78b50 <g_benchSeparately@@Base+0xfea49b1c>
    c6e0:	blcs	1cd2f8 <g_benchSeparately@@Base+0x19e2c4>
    c6e4:	blls	c2b20 <g_benchSeparately@@Base+0x93aec>
    c6e8:	vhsub.s8	d4, d16, d19
    c6ec:	blls	ec9d0 <g_benchSeparately@@Base+0xbd99c>
    c6f0:	ldmdbne	r9, {r0, fp, ip, pc}
    c6f4:	mvnscc	pc, #8, 2
    c6f8:	bpl	ff0e3228 <g_benchSeparately@@Base+0xff0b41f4>
    c6fc:			; <UNDEFINED> instruction: 0xf000429a
    c700:	andcs	r8, r0, #-1073741817	; 0xc0000007
    c704:	bicle	r4, r9, r2, asr #10
    c708:	movweq	lr, #19208	; 0x4b08
    c70c:	bicle	r4, r5, #641728512	; 0x26400000
    c710:	mvfeqdp	f7, #0.0
    c714:	svceq	0x0000f1be
    c718:			; <UNDEFINED> instruction: 0xf04fddc0
    c71c:	tstcs	r0, r1, lsl #24
    c720:	stmiane	fp!, {r9, sp}
    c724:	addslt	r1, fp, #8, 2
    c728:	andscc	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
    c72c:	svclt	0x002c459c
    c730:	ldrmi	r3, [r3], r1, lsl #2
    c734:	svclt	0x003c4402
    c738:			; <UNDEFINED> instruction: 0x2110469c
    c73c:	cfldr64le	mvdx4, [r0], #600	; 0x258
    c740:	svceq	0x0001f1bc
    c744:	strmi	sp, [r4, #170]!	; 0xaa
    c748:	adcshi	pc, r5, #64, 4
    c74c:			; <UNDEFINED> instruction: 0xf8cd1e33
    c750:	strbmi	r8, [r8], r4, lsr #32
    c754:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    c758:	movwcs	fp, #7960	; 0x1f18
    c75c:	andsmi	r9, sl, #139264	; 0x22000
    c760:	bicshi	pc, r3, r0
    c764:	andeq	lr, r7, #168, 22	; 0x2a000
    c768:	mvnsvc	pc, #82837504	; 0x4f00000
    c76c:	vqsub.s8	d4, d16, d10
    c770:	stmdals	r5!, {r0, r1, r5, r8, pc}
    c774:			; <UNDEFINED> instruction: 0xf1009c1a
    c778:			; <UNDEFINED> instruction: 0xf5001104
    c77c:			; <UNDEFINED> instruction: 0xf8502280
    c780:	ldmdavs	r2, {r2, r5, ip, sp}
    c784:	blne	4a67bc <g_benchSeparately@@Base+0x477788>
    c788:	bne	feff0fb0 <g_benchSeparately@@Base+0xfefc1f7c>
    c78c:	bl	fea1d810 <g_benchSeparately@@Base+0xfe9ee7dc>
    c790:			; <UNDEFINED> instruction: 0xf5b10107
    c794:			; <UNDEFINED> instruction: 0xf0803f80
    c798:	mvfcss	f0, #10.0
    c79c:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    c7a0:	strmi	r9, [r6], r1, lsl #20
    c7a4:	eorsls	pc, r0, sp, asr #17
    c7a8:			; <UNDEFINED> instruction: 0xf8dd3204
    c7ac:	andls	r9, r6, #20
    c7b0:	eorge	pc, ip, sp, asr #17
    c7b4:	ands	r9, r3, r2, lsl #12
    c7b8:			; <UNDEFINED> instruction: 0xf502b29a
    c7bc:			; <UNDEFINED> instruction: 0xf83e3280
    c7c0:	ldrmi	r2, [r1], #-18	; 0xffffffee
    c7c4:			; <UNDEFINED> instruction: 0xf5b11a9b
    c7c8:	bl	fe9dc5d0 <g_benchSeparately@@Base+0xfe9ad59c>
    c7cc:			; <UNDEFINED> instruction: 0xf0800702
    c7d0:	bls	acb9c <g_benchSeparately@@Base+0x7db68>
    c7d4:	andls	r3, r2, #4096	; 0x1000
    c7d8:	rschi	pc, ip, r0
    c7dc:	smlatbeq	r7, r8, fp, lr
    c7e0:	stmiane	r0!, {r1, r5, r6, r7, fp, ip, lr}^
    c7e4:			; <UNDEFINED> instruction: 0xd1e74591
    c7e8:	vmlals.f32	s18, s14, s16
    c7ec:	bls	53348 <g_benchSeparately@@Base+0x24314>
    c7f0:	adcsmi	r4, r5, #352321536	; 0x15000000
    c7f4:	ldrtmi	fp, [r5], -r8, lsr #30
    c7f8:			; <UNDEFINED> instruction: 0xf1a59e06
    c7fc:	ldrbmi	r0, [r6, #-2563]	; 0xfffff5fd
    c800:	strhi	pc, [lr], #-129	; 0xffffff7f
    c804:	ldrdgt	pc, [r4], -r0
    c808:	ldmdavs	r2, {r1, r2, r4, r9, sl, lr}^
    c80c:			; <UNDEFINED> instruction: 0xf0404562
    c810:			; <UNDEFINED> instruction: 0xf1068289
    c814:	andcc	r0, r8, r8, lsl #24
    c818:	svclt	0x008845e2
    c81c:	vceq.f32	d25, d1, d2
    c820:			; <UNDEFINED> instruction: 0xf8d08402
    c824:			; <UNDEFINED> instruction: 0xf8dcb000
    c828:	ldrbmi	r2, [sl, #-0]
    c82c:	subhi	pc, ip, #0
    c830:	andeq	lr, fp, #532480	; 0x82000
    c834:	blx	fe4b2044 <g_benchSeparately@@Base+0xfe483010>
    c838:	blx	fecc92c8 <g_benchSeparately@@Base+0xfec9a294>
    c83c:	bl	34924c <g_benchSeparately@@Base+0x31a218>
    c840:	bls	18fb90 <g_benchSeparately@@Base+0x160b5c>
    c844:			; <UNDEFINED> instruction: 0x0c02ebac
    c848:			; <UNDEFINED> instruction: 0xf10c9a09
    c84c:	ldrmi	r0, [r4, #3076]	; 0xc04
    c850:	bls	fc760 <g_benchSeparately@@Base+0xcd72c>
    c854:	stmib	sp, {r1, r4, r6, r7, r8, fp, ip}^
    c858:	str	ip, [sp, r9, lsl #4]!
    c85c:	ldmdbne	r1, {r2, r9, fp, ip, pc}
    c860:	bls	162cb4 <g_benchSeparately@@Base+0x133c80>
    c864:			; <UNDEFINED> instruction: 0xf47f429a
    c868:	blls	b85a0 <g_benchSeparately@@Base+0x8956c>
    c86c:	blne	6b2890 <g_benchSeparately@@Base+0x68385c>
    c870:	ldrmi	r9, [sl], #-2817	; 0xfffff4ff
    c874:	svclt	0x00284282
    c878:	stmdals	r8, {r1, r9, sl, lr}
    c87c:	stfeqd	f7, [r3], {162}	; 0xa2
    c880:			; <UNDEFINED> instruction: 0xf0814560
    c884:	stmdavs	r8, {r0, r3, r4, r9, pc}^
    c888:	addmi	r6, r3, #5963776	; 0x5b0000
    c88c:			; <UNDEFINED> instruction: 0x81a4f040
    c890:	tstcc	r8, r1, lsl #22
    c894:	andeq	pc, r8, r3, lsl #2
    c898:	vrshl.s8	d20, d4, d16
    c89c:			; <UNDEFINED> instruction: 0xf8d18189
    c8a0:	stmdavs	r3, {sp, lr, pc}
    c8a4:			; <UNDEFINED> instruction: 0xf0004573
    c8a8:	b	fe0ecea8 <g_benchSeparately@@Base+0xfe0bde74>
    c8ac:	blx	fe4cd4ec <g_benchSeparately@@Base+0xfe49e4b8>
    c8b0:	blx	fed09744 <g_benchSeparately@@Base+0xfecda710>
    c8b4:	bl	496c8 <g_benchSeparately@@Base+0x1a694>
    c8b8:	blls	20cc0c <g_benchSeparately@@Base+0x1ddbd8>
    c8bc:	stmdbls	r7, {r6, r7, r9, fp, ip}
    c8c0:	blls	588d8 <g_benchSeparately@@Base+0x298a4>
    c8c4:	strmi	r4, [r3], #-657	; 0xfffffd6f
    c8c8:			; <UNDEFINED> instruction: 0x2100bf94
    c8cc:	addsmi	r2, sl, #1073741824	; 0x40000000
    c8d0:	svclt	0x00184602
    c8d4:	stmdbcs	r0, {r8, sp}
    c8d8:	mvnshi	pc, r0, asr #32
    c8dc:			; <UNDEFINED> instruction: 0xf77f4542
    c8e0:	blls	f852c <g_benchSeparately@@Base+0xc94f8>
    c8e4:	strtmi	r4, [r3], #-1680	; 0xfffff970
    c8e8:	bl	231518 <g_benchSeparately@@Base+0x2024e4>
    c8ec:	ldrmi	r0, [r9, #772]	; 0x304
    c8f0:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {7}
    c8f4:	blls	1c652c <g_benchSeparately@@Base+0x1974f8>
    c8f8:	subsle	r2, r4, r0, lsl #22
    c8fc:	movweq	pc, #8611	; 0x21a3	; <UNPREDICTABLE>
    c900:			; <UNDEFINED> instruction: 0xf383fab3
    c904:			; <UNDEFINED> instruction: 0x1e62095b
    c908:	adcsmi	r9, sl, #-1342177280	; 0xb0000000
    c90c:	movwcs	fp, #3892	; 0xf34
    c910:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    c914:			; <UNDEFINED> instruction: 0xf43f2b00
    c918:	stmdbls	r2, {r1, r3, r6, r7, r9, sl, fp, sp, pc}
    c91c:	blcs	93550 <g_benchSeparately@@Base+0x6451c>
    c920:	addsmi	sp, r1, #180224	; 0x2c000
    c924:	msrhi	(UNDEF: 106), r0
    c928:	stmdbls	fp, {r2, r9, fp, ip, pc}
    c92c:	strmi	r5, [sl], #-2131	; 0xfffff7ad
    c930:	bls	171150 <g_benchSeparately@@Base+0x14211c>
    c934:			; <UNDEFINED> instruction: 0xf0014293
    c938:	movwcs	r8, #8968	; 0x2308
    c93c:	ldrt	r9, [r6], r6, lsl #6
    c940:	bls	166974 <g_benchSeparately@@Base+0x137940>
    c944:			; <UNDEFINED> instruction: 0xf47f429a
    c948:	blls	2384c0 <g_benchSeparately@@Base+0x20948c>
    c94c:	addmi	r9, r3, #12, 16	; 0xc0000
    c950:	ldrbhi	pc, [r7], #-129	; 0xffffff7f	; <UNPREDICTABLE>
    c954:	stmdavs	sl, {r0, r8, r9, fp, ip, pc}^
    c958:	addsmi	r6, r3, #5963776	; 0x5b0000
    c95c:			; <UNDEFINED> instruction: 0x81a4f041
    c960:			; <UNDEFINED> instruction: 0xf1019b01
    c964:			; <UNDEFINED> instruction: 0xf1030c08
    c968:	addsmi	r0, r0, #8, 4	; 0x80000000
    c96c:	orrhi	pc, r4, r1, asr #4
    c970:	ldrdeq	pc, [r0], -ip
    c974:	addmi	r6, r3, #1245184	; 0x130000
    c978:	cmnhi	r7, r1	; <UNPREDICTABLE>
    c97c:	blx	fe4dca90 <g_benchSeparately@@Base+0xfe4ada5c>
    c980:	blx	fed09814 <g_benchSeparately@@Base+0xfecda7e0>
    c984:	bl	c9798 <g_benchSeparately@@Base+0x9a764>
    c988:	blls	20d4dc <g_benchSeparately@@Base+0x1de4a8>
    c98c:	andcc	r1, r4, #860160	; 0xd2000
    c990:			; <UNDEFINED> instruction: 0xf77f4542
    c994:			; <UNDEFINED> instruction: 0x4690aeb7
    c998:	movweq	lr, #19208	; 0x4b08
    c99c:			; <UNDEFINED> instruction: 0x910a4599
    c9a0:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {7}
    c9a4:	blls	28647c <g_benchSeparately@@Base+0x257448>
    c9a8:			; <UNDEFINED> instruction: 0xf0402b00
    c9ac:	movwcs	r8, #4380	; 0x111c
    c9b0:	ldrbt	r9, [ip], -r6, lsl #6
    c9b4:	stmdbge	fp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    c9b8:	tstls	sl, #67108864	; 0x4000000
    c9bc:	blcs	f35e8 <g_benchSeparately@@Base+0xc45b4>
    c9c0:	adchi	pc, r9, r0, asr #6
    c9c4:	ldrmi	r9, [r8], -r1, lsl #20
    c9c8:	bne	1572df8 <g_benchSeparately@@Base+0x1543dc4>
    c9cc:	addcc	pc, r0, #54525952	; 0x3400000
    c9d0:	adcvc	pc, r4, #8388608	; 0x800000
    c9d4:	tstlt	sl, r2, lsl r8
    c9d8:	blcs	45b62c <g_benchSeparately@@Base+0x42c5f8>
    c9dc:			; <UNDEFINED> instruction: 0x81b8f240
    c9e0:	blls	7325c <g_benchSeparately@@Base+0x44228>
    c9e4:	bls	8d3458 <g_benchSeparately@@Base+0x8a4424>
    c9e8:	vqsub.s8	d20, d16, d0
    c9ec:			; <UNDEFINED> instruction: 0xf50d81b5
    c9f0:	bls	658ff8 <g_benchSeparately@@Base+0x629fc4>
    c9f4:	orrsvc	pc, lr, r1, lsl #10
    c9f8:	stmdavs	r9, {r0, r9, ip, sp}
    c9fc:	ldmdbls	r0, {r0, r4, r6, r8, ip, sp, pc}
    ca00:	strne	pc, [r3], #-2977	; 0xfffff45f
    ca04:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    ca08:	bicsne	lr, r4, r1, lsl #22
    ca0c:	ldrmi	r9, [r1], #-3103	; 0xfffff3e1
    ca10:	cmple	sp, #140, 4	; 0xc0000008
    ca14:	vqdmulh.s<illegal width 8>	d18, d0, d14
    ca18:	mnfls<illegal precision>	f0, #0.5
    ca1c:	smlatbeq	pc, r3, r1, pc	; <UNPREDICTABLE>
    ca20:			; <UNDEFINED> instruction: 0xf04f29fe
    ca24:	ldrshtvc	r0, [r4], -r0
    ca28:	ldrbtcs	sp, [pc], #2309	; ca30 <__assert_fail@plt+0xba6c>
    ca2c:			; <UNDEFINED> instruction: 0xf80239ff
    ca30:	ldmibcs	lr!, {r0, r8, r9, fp, lr}^
    ca34:			; <UNDEFINED> instruction: 0xf802d8fa
    ca38:	ldmdbls	sp, {r0, r8, r9, fp, ip}
    ca3c:	stmdavs	lr, {r0, r1, r4, sl, lr}
    ca40:	stmdavs	ip, {r3, r9, ip, sp}^
    ca44:			; <UNDEFINED> instruction: 0xf8423108
    ca48:			; <UNDEFINED> instruction: 0xf8426c08
    ca4c:	addsmi	r4, r3, #4, 24	; 0x400
    ca50:			; <UNDEFINED> instruction: 0xf50dd8f5
    ca54:	ldrmi	r3, [sl], -r0, lsl #9
    ca58:	ldrvc	pc, [lr], #1284	; 0x504
    ca5c:			; <UNDEFINED> instruction: 0xf8221f01
    ca60:	stmdavs	r4!, {r1, r8, r9, fp, ip, lr}
    ca64:	ldflsd	f3, [r0], {68}	; 0x44
    ca68:	strpl	pc, [r1], #-2980	; 0xfffff45c
    ca6c:	bl	b3ef0 <g_benchSeparately@@Base+0x84ebc>
    ca70:	strcc	r1, [r6], #-1236	; 0xfffffb2c
    ca74:			; <UNDEFINED> instruction: 0xd32b42a5
    ca78:	stmdbcs	lr, {r0, r3, r4, r8, sl, fp, ip, pc}
    ca7c:	vadd.i8	d23, d0, d28
    ca80:			; <UNDEFINED> instruction: 0xf1a0815e
    ca84:	strcc	r0, [pc], #-275	; ca8c <__assert_fail@plt+0xbac8>
    ca88:	svcvc	0x00fff5b1
    ca8c:	movwle	r7, #53292	; 0xd02c
    ca90:	ldrbtcs	r3, [pc], #772	; ca98 <__assert_fail@plt+0xbad4>
    ca94:	mvnsvc	pc, r1, lsr #11
    ca98:			; <UNDEFINED> instruction: 0xf5b1461a
    ca9c:			; <UNDEFINED> instruction: 0xf8037fff
    caa0:			; <UNDEFINED> instruction: 0xf8034c02
    caa4:			; <UNDEFINED> instruction: 0xf1034c01
    caa8:	rscsle	r0, r3, #134217728	; 0x8000000
    caac:			; <UNDEFINED> instruction: 0xf10229fe
    cab0:	ldrls	r0, [r9], #-1025	; 0xfffffbff
    cab4:	ldmibcc	pc!, {r1, r2, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    cab8:			; <UNDEFINED> instruction: 0x46224613
    cabc:			; <UNDEFINED> instruction: 0xf80324ff
    cac0:	tstls	r9, #2048	; 0x800
    cac4:	teq	lr, r1, lsl r0
    cac8:	rsbgt	pc, r4, sp, asr #17
    cacc:	rsbsls	pc, r4, sp, asr #17
    cad0:	orrcc	pc, r0, #54525952	; 0x3400000
    cad4:	orrsvc	pc, lr, #12582912	; 0xc00000
    cad8:	blcs	a6b4c <g_benchSeparately@@Base+0x77b18>
    cadc:	cmphi	r4, #1	; <UNPREDICTABLE>
    cae0:			; <UNDEFINED> instruction: 0xf8df2000
    cae4:			; <UNDEFINED> instruction: 0xf50d1584
    cae8:			; <UNDEFINED> instruction: 0xf8df3380
    caec:			; <UNDEFINED> instruction: 0xf5032578
    caf0:	ldrbtmi	r7, [r9], #-898	; 0xfffffc7e
    caf4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    caf8:	subsmi	r6, r1, sl, lsl r8
    cafc:	ldrbhi	pc, [r2], #-65	; 0xffffffbf	; <UNPREDICTABLE>
    cb00:	cfstr32cc	mvfx15, [r0, #52]	; 0x34
    cb04:	pop	{r0, r1, r6, ip, sp, pc}
    cb08:	blls	8b0ad0 <g_benchSeparately@@Base+0x881a9c>
    cb0c:	blls	27177c <g_benchSeparately@@Base+0x242748>
    cb10:			; <UNDEFINED> instruction: 0xf73f2b03
    cb14:	blls	78878 <g_benchSeparately@@Base+0x49844>
    cb18:	movwls	r3, #4865	; 0x1301
    cb1c:	bls	73770 <g_benchSeparately@@Base+0x4473c>
    cb20:			; <UNDEFINED> instruction: 0xf4bf4293
    cb24:	blls	578020 <g_benchSeparately@@Base+0x548fec>
    cb28:	orreq	pc, r1, r8, asr #4
    cb2c:	vmovl.s8	<illegal reg q12.5>, d13
    cb30:	bne	fe70d138 <g_benchSeparately@@Base+0xfe6de104>
    cb34:	rscseq	pc, r0, #4, 2
    cb38:	blx	fe853cce <g_benchSeparately@@Base+0xfe824c9a>
    cb3c:	bl	d134c <g_benchSeparately@@Base+0xa2318>
    cb40:			; <UNDEFINED> instruction: 0xf50d13d2
    cb44:			; <UNDEFINED> instruction: 0xf5023280
    cb48:	ldmdavs	r2, {r1, r2, r3, r4, r7, r9, ip, sp, lr}
    cb4c:			; <UNDEFINED> instruction: 0xf0012a02
    cb50:			; <UNDEFINED> instruction: 0xf50d8329
    cb54:			; <UNDEFINED> instruction: 0xf5023280
    cb58:	ldmdavs	r2, {r1, r2, r3, r4, r7, r9, ip, sp, lr}
    cb5c:			; <UNDEFINED> instruction: 0xf0412a00
    cb60:	ldmdals	r9, {r2, r5, r8, r9, pc}
    cb64:			; <UNDEFINED> instruction: 0xf1002c0e
    cb68:	vcgt.s8	d16, d1, d1
    cb6c:			; <UNDEFINED> instruction: 0xf1a48345
    cb70:	mvnscs	r0, pc, lsl #4
    cb74:	strdvc	r2, [r1], -lr
    cb78:	mvnscs	sp, r5, lsl #18
    cb7c:			; <UNDEFINED> instruction: 0xf8033aff
    cb80:	bcs	fff9378c <g_benchSeparately@@Base+0xfff64758>
    cb84:			; <UNDEFINED> instruction: 0xf803d8fa
    cb88:	strtmi	r2, [r2], -r1, lsl #22
    cb8c:	ldmdbls	sp, {r3, r4, r9, sl, lr}
    cb90:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb94:			; <UNDEFINED> instruction: 0x46039a30
    cb98:	bne	fe61dc2c <g_benchSeparately@@Base+0xfe5eebf8>
    cb9c:			; <UNDEFINED> instruction: 0x461a9b33
    cba0:	andsvs	r9, r3, r2, lsr fp
    cba4:	mulcc	r4, sp, r7
    cba8:	strmi	r3, [r4, #260]	; 0x104
    cbac:	mrcge	6, 3, APSR_nzcv, cr7, cr15, {1}
    cbb0:	addsmi	r1, r8, #1328	; 0x530
    cbb4:			; <UNDEFINED> instruction: 0xf8b0d206
    cbb8:	stmdahi	fp, {lr, pc}
    cbbc:	svclt	0x0004459c
    cbc0:	tstcc	r2, r2
    cbc4:	stmdble	r4, {r1, r7, r9, lr}
    cbc8:	stmdavc	r9, {r0, r1, fp, ip, sp, lr}
    cbcc:	svclt	0x00084299
    cbd0:	blls	218bdc <g_benchSeparately@@Base+0x1e9ba8>
    cbd4:	ldrbt	r1, [r2], -r0, asr #21
    cbd8:	blx	fe41cd40 <g_benchSeparately@@Base+0xfe3edd0c>
    cbdc:	blx	fec48e64 <g_benchSeparately@@Base+0xfec19e30>
    cbe0:	stmiaeq	r0, {r7, ip, sp, lr, pc}^
    cbe4:	bls	186598 <g_benchSeparately@@Base+0x157564>
    cbe8:	ldrdne	lr, [r7], -sp
    cbec:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
    cbf0:	andls	r2, r6, #536870912	; 0x20000000
    cbf4:	tstls	r1, #3, 26	; 0xc0
    cbf8:	str	r9, [r4], r9, lsl #22
    cbfc:	blls	f3030 <g_benchSeparately@@Base+0xc3ffc>
    cc00:	strmi	r5, [fp], #-2138	; 0xfffff7a6
    cc04:	addmi	r9, sl, #81920	; 0x14000
    cc08:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {3}
    cc0c:	ldcne	12, cr9, [r8, #-20]	; 0xffffffec
    cc10:	blls	531830 <g_benchSeparately@@Base+0x5027fc>
    cc14:	stmdbls	r7, {r1, r5, r9, sl, lr}
    cc18:	ldrdlt	pc, [r0], -r3
    cc1c:	ldc2	7, cr15, [ip], {255}	; 0xff
    cc20:	strtmi	r9, [r2], -r6, lsl #22
    cc24:			; <UNDEFINED> instruction: 0x46059912
    cc28:			; <UNDEFINED> instruction: 0xf7ff4618
    cc2c:	blls	1cbbe8 <g_benchSeparately@@Base+0x19cbb4>
    cc30:	bne	6da048 <g_benchSeparately@@Base+0x6ab014>
    cc34:	stmdbls	r2, {r1, r3, r9, sl, lr}
    cc38:	blx	fec93788 <g_benchSeparately@@Base+0xfec64754>
    cc3c:	strmi	pc, [r4], -r2, lsl #5
    cc40:	b	13de1ac <g_benchSeparately@@Base+0x13af178>
    cc44:	svclt	0x00981252
    cc48:	bcs	15450 <__assert_fail@plt+0x1448c>
    cc4c:	cmnhi	r6, #65	; 0x41	; <UNPREDICTABLE>
    cc50:	ldmdbls	r1, {r0, r1, r3, r8, r9, fp, ip, pc}
    cc54:	ldmdbne	sl, {r2, r3, r4, r8, r9, fp, ip}^
    cc58:	svclt	0x003842bc
    cc5c:	blne	4de554 <g_benchSeparately@@Base+0x4af520>
    cc60:	svclt	0x0028428b
    cc64:	svclt	0x002c42a9
    cc68:	bleq	88dac <g_benchSeparately@@Base+0x59d78>
    cc6c:	bleq	48db0 <g_benchSeparately@@Base+0x19d7c>
    cc70:			; <UNDEFINED> instruction: 0x81baf081
    cc74:	blne	4b34e8 <g_benchSeparately@@Base+0x4844b4>
    cc78:	vpmax.s8	d18, d1, d2
    cc7c:	bls	46d79c <g_benchSeparately@@Base+0x43e768>
    cc80:	svclt	0x00284293
    cc84:	strbmi	r4, [r3, #-1555]	; 0xfffff9ed
    cc88:	bls	1030b4 <g_benchSeparately@@Base+0xd4080>
    cc8c:	strtmi	r9, [r2], #-2305	; 0xfffff6ff
    cc90:			; <UNDEFINED> instruction: 0xf5b11a89
    cc94:			; <UNDEFINED> instruction: 0xf6bf3f80
    cc98:			; <UNDEFINED> instruction: 0x4698ad59
    cc9c:	adclt	r9, r3, #-1610612736	; 0xa0000000
    cca0:	andscc	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
    cca4:			; <UNDEFINED> instruction: 0xf4ff429c
    cca8:	bne	ff9381f4 <g_benchSeparately@@Base+0xff9091c0>
    ccac:	bleq	48df0 <g_benchSeparately@@Base+0x19dbc>
    ccb0:	movwls	r2, #25346	; 0x6302
    ccb4:	bl	fe9460bc <g_benchSeparately@@Base+0xfe917088>
    ccb8:	ldrbt	r0, [sp], #1036	; 0x40c
    ccbc:	eorhi	pc, r4, sp, asr #17
    ccc0:			; <UNDEFINED> instruction: 0xf8dd46c8
    ccc4:	strb	r9, [r9, #-60]	; 0xffffffc4
    ccc8:	stfeqd	f7, [r4], {12}
    cccc:	strbmi	r3, [r2, #4]!
    ccd0:	stcge	6, cr15, [r7, #252]!	; 0xfc
    ccd4:			; <UNDEFINED> instruction: 0xf0019602
    ccd8:	bls	33b378 <g_benchSeparately@@Base+0x30c344>
    ccdc:			; <UNDEFINED> instruction: 0xf0814293
    cce0:	ldmdbls	r2, {r1, r2, r5, r6, r7, r9, pc}
    cce4:	stmdavs	r9, {r1, r3, r4, fp, sp, lr}
    cce8:			; <UNDEFINED> instruction: 0xf041428a
    ccec:	bls	32d318 <g_benchSeparately@@Base+0x2fe2e4>
    ccf0:	mvfeqs	f7, f3
    ccf4:	ldrbmi	r9, [r2, #-2322]!	; 0xfffff6ee
    ccf8:	stfeqd	f7, [r4], {1}
    ccfc:	bicshi	pc, r2, r1, asr #4
    cd00:	ldrdne	pc, [r0], -ip
    cd04:	ldrdcs	pc, [r0], -lr
    cd08:			; <UNDEFINED> instruction: 0xf001428a
    cd0c:	submi	r8, sl, r3, asr #3
    cd10:			; <UNDEFINED> instruction: 0xf2a2fa92
    cd14:			; <UNDEFINED> instruction: 0xf282fab2
    cd18:	vfnmseq.f64	d30, d2, d14
    cd1c:	movweq	lr, #15278	; 0x3bae
    cd20:	ldrb	r1, [fp, #2242]	; 0x8c2
    cd24:			; <UNDEFINED> instruction: 0x0c0cea82
    cd28:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    cd2c:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    cd30:	vldmiaeq	ip, {s29-s107}
    cd34:	cfldr32ls	mvfx14, [r9], {136}	; 0x88
    cd38:	eorvc	r0, r1, r9, lsl r1
    cd3c:	blls	686738 <g_benchSeparately@@Base+0x657704>
    cd40:	andsls	r4, r9, #553648128	; 0x21000000
    cd44:	blls	68db0 <g_benchSeparately@@Base+0x39d7c>
    cd48:	movwls	r4, #5123	; 0x1403
    cd4c:	usat	r9, #5, sp, lsl #6
    cd50:	movwls	r2, #37650	; 0x9312
    cd54:			; <UNDEFINED> instruction: 0xe6434618
    cd58:	vldrne.16	s18, [pc, #-44]	; cd34 <__assert_fail@plt+0xbd70>	; <UNPREDICTABLE>
    cd5c:	ldrdgt	pc, [r0], #-141	; 0xffffff73
    cd60:			; <UNDEFINED> instruction: 0x2601461a
    cd64:	tstls	sl, r0, lsl #8
    cd68:	sbcvs	r2, sl, lr, lsl #20
    cd6c:			; <UNDEFINED> instruction: 0xf1a2bfc8
    cd70:	stmib	r1, {r0, r1, r2, r3}^
    cd74:	svclt	0x00d24601
    cd78:	blx	feb1e5c2 <g_benchSeparately@@Base+0xfeaef58e>
    cd7c:	bl	c4d84 <g_benchSeparately@@Base+0x95d50>
    cd80:			; <UNDEFINED> instruction: 0xf10210d0
    cd84:	svclt	0x00c80201
    cd88:	addsmi	r3, r7, #1
    cd8c:	bleq	44ae98 <g_benchSeparately@@Base+0x41be64>
    cd90:	ldflsd	f5, [r0], {234}	; 0xea
    cd94:	smlatbeq	pc, r3, r1, pc	; <UNPREDICTABLE>
    cd98:	bls	253f00 <g_benchSeparately@@Base+0x224ecc>
    cd9c:	ldrdgt	pc, [r0], #-141	; 0xffffff73
    cda0:	strvs	pc, [r1], #-2948	; 0xfffff47c
    cda4:	mrrcne	7, 12, r1, r7, cr14
    cda8:	strtmi	r9, [r1], #-2582	; 0xfffff5ea
    cdac:	bl	ff195dc4 <g_benchSeparately@@Base+0xff166d90>
    cdb0:	stmdane	lr, {r0, r5, r6, r7, r8, ip}
    cdb4:	svclt	0x00d82b0e
    cdb8:			; <UNDEFINED> instruction: 0x3603461e
    cdbc:	and	r4, fp, r1, lsr r6
    cdc0:	svclt	0x00ca2812
    cdc4:	tsteq	r2, r4, lsr #3	; <UNPREDICTABLE>
    cdc8:	blx	feb1e696 <g_benchSeparately@@Base+0xfeaef662>
    cdcc:	strmi	r4, [r4], -r1, lsl #2
    cdd0:	bl	1bcce8 <g_benchSeparately@@Base+0x18dcb4>
    cdd4:	ldrdcc	r1, [r1, -r1]
    cdd8:	stmib	r2, {r5, r6, sl, fp, ip}^
    cddc:	adcsmi	r5, r8, #285212672	; 0x11000000
    cde0:	ldrvs	r6, [r1], #-1235	; 0xfffffb2d
    cde4:	andseq	pc, r0, #-2147483648	; 0x80000000
    cde8:	blls	281598 <g_benchSeparately@@Base+0x252564>
    cdec:	ldmdbls	r6, {r0, r9, sp}
    cdf0:	strcs	r4, [r0], #-1557	; 0xfffff9eb
    cdf4:			; <UNDEFINED> instruction: 0x9326011b
    cdf8:	ldrmi	r1, [r8], -fp, asr #17
    cdfc:	stmib	r3, {r1, r3, r4, r6, r7, r8, sp, lr}^
    ce00:	stmdavs	r1, {r0, r2, r8, sl, lr}
    ce04:	andcc	r4, r1, #285212672	; 0x11000000
    ce08:			; <UNDEFINED> instruction: 0xf8432a04
    ce0c:	mvnsle	r1, r0, lsl pc
    ce10:	movwls	r2, #49921	; 0xc301
    ce14:	strbmi	r9, [fp], r1, lsl #22
    ce18:	movwls	r3, #21253	; 0x5305
    ce1c:	bls	4f3a38 <g_benchSeparately@@Base+0x4c4a04>
    ce20:	movwls	r3, #11012	; 0x2b04
    ce24:			; <UNDEFINED> instruction: 0xf0c0429a
    ce28:	blls	32ec60 <g_benchSeparately@@Base+0x2ffc2c>
    ce2c:	addcc	pc, r0, sp, lsl #10
    ce30:	adcvc	pc, r0, r0, lsl #10
    ce34:	movwls	r3, #33537	; 0x8301
    ce38:	stmdavs	r0, {r1, r3, r8, r9, fp, ip, pc}
    ce3c:	ldmdbvs	sl, {r0, r3, r4, r9, fp, sp, lr}
    ce40:	andsls	r9, r1, #-2147483644	; 0x80000004
    ce44:			; <UNDEFINED> instruction: 0xf0002800
    ce48:	addsmi	r8, r1, #-268435455	; 0xf0000001
    ce4c:	ldcvs	12, cr13, [fp, #-16]
    ce50:	addsmi	r3, sl, #536870912	; 0x20000000
    ce54:	bicshi	pc, r9, r0, lsl #5
    ce58:	bls	b3ab0 <g_benchSeparately@@Base+0x84a7c>
    ce5c:	ldmdavs	fp, {r3, r4, r8, fp, ip, pc}
    ce60:	bls	de6a8 <g_benchSeparately@@Base+0xaf674>
    ce64:	bl	fe826e90 <g_benchSeparately@@Base+0xfe7f7e5c>
    ce68:	movwls	r0, #26626	; 0x6802
    ce6c:	orrcc	pc, r0, #12582912	; 0xc00000
    ce70:	ldrmi	r4, [r8, #1034]	; 0x40a
    ce74:	svclt	0x00289227
    ce78:	cmnmi	pc, #168, 10	; 0x2a000000	; <UNPREDICTABLE>
    ce7c:	svclt	0x00249a02
    ce80:	movwls	r3, #27647	; 0x6bff
    ce84:	strmi	r9, [pc], -sp, lsl #22
    ce88:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    ce8c:	ldrmi	r9, [r8, #523]	; 0x20b
    ce90:	adchi	pc, r4, r1, asr #4
    ce94:	stcls	12, cr9, [lr, #-12]
    ce98:	addslt	r5, r8, #14811136	; 0xe20000
    ce9c:	ldrbtvc	pc, [pc], pc, asr #12	; <UNPREDICTABLE>
    cea0:	vqdmulh.s<illegal width 8>	d15, d2, d5
    cea4:			; <UNDEFINED> instruction: 0xf85b0c52
    cea8:	bne	1650f38 <g_benchSeparately@@Base+0x1621f04>
    ceac:	svclt	0x002842b1
    ceb0:			; <UNDEFINED> instruction: 0xf82a4631
    ceb4:			; <UNDEFINED> instruction: 0xf84b1010
    ceb8:	movwcc	r3, #4130	; 0x1022
    cebc:			; <UNDEFINED> instruction: 0xd1eb4598
    cec0:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    cec4:	blx	b3706 <g_benchSeparately@@Base+0x846d2>
    cec8:	bls	389adc <g_benchSeparately@@Base+0x35aaa8>
    cecc:	andhi	pc, r0, r2, asr #17
    ced0:	mrrceq	10, 0, r9, fp, cr6
    ced4:			; <UNDEFINED> instruction: 0xf85b932b
    ced8:	blls	5dcf6c <g_benchSeparately@@Base+0x5adf38>
    cedc:	svclt	0x00344294
    cee0:			; <UNDEFINED> instruction: 0xf0032300
    cee4:	blcs	daf0 <__assert_fail@plt+0xcb2c>
    cee8:	bicshi	pc, r3, r1
    ceec:			; <UNDEFINED> instruction: 0xf8cd980b
    cef0:	addlt	fp, r3, #132	; 0x84
    cef4:	bl	fecf9a04 <g_benchSeparately@@Base+0xfecca9d0>
    cef8:			; <UNDEFINED> instruction: 0x46014f10
    cefc:	svclt	0x000c9b01
    cf00:	tstcs	r0, r1, lsl #2
    cf04:	svcvs	0x0010ebb2
    cf08:	movweq	pc, #12547	; 0x3103	; <UNPREDICTABLE>
    cf0c:	strmi	fp, [sl], -ip, lsl #30
    cf10:	andsls	r2, ip, #0, 4
    cf14:	bls	21531c <g_benchSeparately@@Base+0x1e62e8>
    cf18:	ldrmi	r9, [r3], #-292	; 0xfffffedc
    cf1c:	blls	131ba4 <g_benchSeparately@@Base+0x102b70>
    cf20:	tstls	fp, sl, lsr r6
    cf24:	ldrtmi	r4, [fp], #-1683	; 0xfffff96d
    cf28:	cdpne	3, 7, cr9, cr11, cr14, {1}
    cf2c:	blls	571be4 <g_benchSeparately@@Base+0x542bb0>
    cf30:	tstls	pc, r3, lsl #14
    cf34:	tstls	lr, #8, 22	; 0x2000
    cf38:			; <UNDEFINED> instruction: 0xf50d460b
    cf3c:			; <UNDEFINED> instruction: 0xf5013180
    cf40:	stmdavs	lr, {r1, r3, r4, r7, r8, ip, sp, lr}
    cf44:	adclt	lr, r2, #24
    cf48:	andscs	pc, r2, sl, lsr r8	; <UNPREDICTABLE>
    cf4c:	svclt	0x00082a01
    cf50:			; <UNDEFINED> instruction: 0xf0002b00
    cf54:	ldrmi	r8, [sp], #-304	; 0xfffffed0
    cf58:			; <UNDEFINED> instruction: 0xf83ab2ad
    cf5c:	bne	fe914fb8 <g_benchSeparately@@Base+0xfe8e5f84>
    cf60:	stmdbls	r6, {r1, r4, r5, r9, sl, fp, ip}
    cf64:	andcs	fp, r1, #24, 30	; 0x60
    cf68:	svclt	0x008c42a1
    cf6c:			; <UNDEFINED> instruction: 0xf0022100
    cf70:	stmdbcs	r0, {r0, r8}
    cf74:	ldrbhi	pc, [r8]	; <UNPREDICTABLE>
    cf78:	addcc	pc, r0, #54525952	; 0x3400000
    cf7c:			; <UNDEFINED> instruction: 0xf5023e01
    cf80:	adclt	r7, r5, #164, 4	; 0x4000000a
    cf84:	tstlt	sl, r2, lsl r8
    cf88:	andeq	lr, r4, #168, 22	; 0x2a000
    cf8c:	stmdble	ip, {r0, r1, r2, r9, fp, sp}
    cf90:			; <UNDEFINED> instruction: 0xf0c0455c
    cf94:	bls	ed29c <g_benchSeparately@@Base+0xbe268>
    cf98:	ldmdbne	r0, {r1, r8, fp, ip, pc}
    cf9c:			; <UNDEFINED> instruction: 0xf8301e7a
    cfa0:	bpl	fe2bcfb0 <g_benchSeparately@@Base+0xfe28df7c>
    cfa4:			; <UNDEFINED> instruction: 0xf0004594
    cfa8:	tstcs	r0, lr, lsr r1
    cfac:	bicle	r4, sl, pc, lsl #5
    cfb0:	ldrmi	r1, [r0, #2362]	; 0x93a
    cfb4:			; <UNDEFINED> instruction: 0xf1a7d3c7
    cfb8:			; <UNDEFINED> instruction: 0xf1b90903
    cfbc:	stclle	15, cr0, [r2]
    cfc0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    cfc4:	tstcs	r0, r0, lsl r0
    cfc8:	b	13d3178 <g_benchSeparately@@Base+0x13a4144>
    cfcc:	addslt	r1, r2, #32, 24	; 0x2000
    cfd0:	andscs	pc, r2, sl, lsr r8	; <UNPREDICTABLE>
    cfd4:	svclt	0x00944572
    cfd8:	strmi	r3, [fp], -r1
    cfdc:	svclt	0x00844461
    cfe0:	mulscs	r0, r6, r6
    cfe4:	cfstr64le	mvdx4, [pc], #548	; d210 <__assert_fail@plt+0xc24c>
    cfe8:	svceq	0x0001f1be
    cfec:	ldrbmi	sp, [r4, #-171]!	; 0xffffff55
    cff0:	ldrhi	pc, [r3, #128]	; 0x80
    cff4:			; <UNDEFINED> instruction: 0xf8dd1e32
    cff8:	svclt	0x0018b084
    cffc:	blls	695808 <g_benchSeparately@@Base+0x6667d4>
    d000:			; <UNDEFINED> instruction: 0xf0004213
    d004:	stmdals	r6, {r2, r6, r7, r8, r9, pc}
    d008:	mvnsvc	pc, #82837504	; 0x4f00000
    d00c:	andeq	lr, r0, #168, 22	; 0x2a000
    d010:	vqsub.s8	d4, d16, d10
    d014:	stcls	3, cr8, [r5], #-752	; 0xfffffd10
    d018:			; <UNDEFINED> instruction: 0xf1049d2b
    d01c:			; <UNDEFINED> instruction: 0xf5041104
    d020:			; <UNDEFINED> instruction: 0xf8542380
    d024:	ldmdavs	fp, {r0, r2, r5, sp}
    d028:	blne	16e7064 <g_benchSeparately@@Base+0x16b8030>
    d02c:	bne	ff0f1ca4 <g_benchSeparately@@Base+0xff0c2c70>
    d030:	bl	fea1e084 <g_benchSeparately@@Base+0xfe9ef050>
    d034:			; <UNDEFINED> instruction: 0xf5b00003
    d038:			; <UNDEFINED> instruction: 0xf0803f80
    d03c:	cdpcs	3, 0, cr8, cr0, cr8, {5}
    d040:			; <UNDEFINED> instruction: 0x83a5f000
    d044:			; <UNDEFINED> instruction: 0xf8dd9901
    d048:	tstcc	r7, ip, lsr #32
    d04c:	tstls	lr, pc, lsl #14
    d050:			; <UNDEFINED> instruction: 0xf8cd4627
    d054:	strls	sl, [r6], -ip, lsr #32
    d058:	addlt	pc, r0, sp, asr #17
    d05c:	svclt	0x0000e01a
    d060:	andeq	r2, r2, r4, lsl sl
    d064:	andeq	r0, r0, r0, lsl #2
    d068:	andeq	r2, r2, sl, ror #7
    d06c:			; <UNDEFINED> instruction: 0xf501b291
    d070:			; <UNDEFINED> instruction: 0xf8373180
    d074:	strmi	r1, [r8], #-17	; 0xffffffef
    d078:			; <UNDEFINED> instruction: 0xf5b01a52
    d07c:	bl	fe8dce84 <g_benchSeparately@@Base+0xfe8ade50>
    d080:			; <UNDEFINED> instruction: 0xf0800301
    d084:	stmdbls	r6, {r0, r1, r2, r3, r4, r5, r6, r8, r9, pc}
    d088:	tstls	r6, r1, lsl #18
    d08c:	cmnhi	sl, #0	; <UNPREDICTABLE>
    d090:	andeq	lr, r3, r8, lsr #23
    d094:	stmiane	ip!, {r0, r3, r5, r7, fp, ip, lr}
    d098:	mvnle	r4, r9, lsl #11
    d09c:			; <UNDEFINED> instruction: 0x9e07991c
    d0a0:			; <UNDEFINED> instruction: 0x0c02eba1
    d0a4:	strmi	r9, [ip], #2306	; 0x902
    d0a8:	svclt	0x002845b4
    d0ac:	mcrls	6, 0, r4, cr5, cr4, {5}
    d0b0:	beq	109768 <g_benchSeparately@@Base+0xda734>
    d0b4:			; <UNDEFINED> instruction: 0xf0814556
    d0b8:			; <UNDEFINED> instruction: 0xf8d48011
    d0bc:	stmdavs	r9, {r2, sp, lr, pc}^
    d0c0:			; <UNDEFINED> instruction: 0xf0404571
    d0c4:	cfsh32ls	mvfx8, mvfx8, #-24
    d0c8:	ldmdbls	lr, {r3, sl, ip, sp}
    d0cc:	vmlaeq.f64	d14, d6, d1
    d0d0:	svclt	0x008845f2
    d0d4:	vceq.f32	d25, d0, d6
    d0d8:			; <UNDEFINED> instruction: 0xf8d48532
    d0dc:			; <UNDEFINED> instruction: 0xf8deb000
    d0e0:	ldrbmi	r1, [r9, #-0]
    d0e4:	strhi	pc, [r4, #-0]!
    d0e8:	smlabbeq	fp, r1, sl, lr
    d0ec:	blx	fe47290c <g_benchSeparately@@Base+0xfe4438d8>
    d0f0:	blx	fec8977c <g_benchSeparately@@Base+0xfec5a748>
    d0f4:	bl	3c9700 <g_benchSeparately@@Base+0x39a6cc>
    d0f8:	stmdbls	r5, {r0, r4, r6, r7, r9, sl, fp}
    d0fc:	vmlaeq.f64	d14, d17, d30
    d100:			; <UNDEFINED> instruction: 0xf10e990f
    d104:	strmi	r0, [lr, #3588]	; 0xe04
    d108:			; <UNDEFINED> instruction: 0xf8cdbfc1
    d10c:	stmdbls	r3, {r2, r3, r4, r5, sp, lr, pc}
    d110:	tstls	fp, r9, asr #17
    d114:	stmdbls	r4, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    d118:	stmdbeq	r4, {r0, r8, r9, fp, sp, lr, pc}
    d11c:	stmdbls	fp, {r1, r3, r8, fp, ip, lr}
    d120:			; <UNDEFINED> instruction: 0xf47f4291
    d124:	bls	b8e34 <g_benchSeparately@@Base+0x89e00>
    d128:	smlatbeq	r4, fp, fp, lr
    d12c:	ldrmi	r9, [r1], #-2055	; 0xfffff7f9
    d130:	svclt	0x00284281
    d134:	stmdals	r5, {r0, r9, sl, lr}
    d138:	mvfeqdp	f7, f1
    d13c:			; <UNDEFINED> instruction: 0xf0804570
    d140:			; <UNDEFINED> instruction: 0xf8d986d9
    d144:	ldmdavs	r2, {r2, lr, pc}^
    d148:			; <UNDEFINED> instruction: 0xf0404562
    d14c:	bls	6e1a8 <g_benchSeparately@@Base+0x3f174>
    d150:	andeq	pc, r8, r9, lsl #2
    d154:	stfeqd	f7, [r7], {2}
    d158:	ldrmi	r9, [r4], #2568	; 0xa08
    d15c:	vrshl.s8	q10, q11, q8
    d160:			; <UNDEFINED> instruction: 0xf8d083dd
    d164:			; <UNDEFINED> instruction: 0xf8dc9000
    d168:	strbmi	r2, [sl, #-0]
    d16c:	bicshi	pc, r0, #0
    d170:	andeq	lr, r9, #532480	; 0x82000
    d174:			; <UNDEFINED> instruction: 0xf2a2fa92
    d178:			; <UNDEFINED> instruction: 0xf282fab2
    d17c:	vldmiaeq	r2, {d30-<overflow reg d35>}
    d180:	bl	feb3399c <g_benchSeparately@@Base+0xfeb04968>
    d184:	stmdals	r7, {r1, sl, fp}
    d188:	stfeqd	f7, [r4], {12}
    d18c:	addmi	r9, r8, #8192	; 0x2000
    d190:	svclt	0x00944462
    d194:	andcs	r2, r1, r0
    d198:			; <UNDEFINED> instruction: 0x46614291
    d19c:	andcs	fp, r0, r8, lsl pc
    d1a0:			; <UNDEFINED> instruction: 0xf0402800
    d1a4:	addmi	r8, pc, #25165824	; 0x1800000
    d1a8:	svcge	0x0000f6bf
    d1ac:	strmi	r9, [pc], -r3, lsl #20
    d1b0:	andsls	r4, fp, #570425344	; 0x22000000
    d1b4:	bls	406dac <g_benchSeparately@@Base+0x3d7d78>
    d1b8:			; <UNDEFINED> instruction: 0xf0002a00
    d1bc:			; <UNDEFINED> instruction: 0xf1a28271
    d1c0:	blx	fec8d9d0 <g_benchSeparately@@Base+0xfec5e99c>
    d1c4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d1c8:			; <UNDEFINED> instruction: 0xf1049906
    d1cc:	strmi	r3, [r9, #2559]	; 0x9ff
    d1d0:	andcs	fp, r0, #52, 30	; 0xd0
    d1d4:	andeq	pc, r1, #2
    d1d8:			; <UNDEFINED> instruction: 0xf43f2a00
    d1dc:	bl	feaf8cd4 <g_benchSeparately@@Base+0xfeac9ca0>
    d1e0:	bcs	8d9f8 <g_benchSeparately@@Base+0x5e9c4>
    d1e4:	strbmi	sp, [fp, #2315]	; 0x90b
    d1e8:	ldrthi	pc, [r8], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    d1ec:			; <UNDEFINED> instruction: 0xf8519904
    d1f0:	strbmi	r2, [r9], #-9
    d1f4:	stmdbls	fp, {r0, r1, r2, r3, r8, ip, pc}
    d1f8:			; <UNDEFINED> instruction: 0xf000428a
    d1fc:	andcs	r8, r2, #216, 12	; 0xd800000
    d200:	strt	r9, [r8], pc, lsl #4
    d204:			; <UNDEFINED> instruction: 0xf0402f00
    d208:	cdpls	2, 0, cr8, cr10, cr13, {3}
    d20c:	blls	15aa54 <g_benchSeparately@@Base+0x12ba20>
    d210:	movwcc	r9, #5642	; 0x160a
    d214:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
    d218:	addsmi	r2, r3, #8, 6	; 0x20000000
    d21c:	ldrhi	pc, [r1, #832]	; 0x340
    d220:	movwls	r9, #51976	; 0xcb08
    d224:	stmdavs	r2, {r1, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    d228:	addsmi	r9, r1, #180224	; 0x2c000
    d22c:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {3}
    d230:	stmdbls	r0!, {r1, r2, r3, r4, r9, fp, ip, pc}
    d234:	vhsub.s8	d20, d16, d10
    d238:	bls	af1f4 <g_benchSeparately@@Base+0x801c0>
    d23c:	ldmdavs	r2, {r0, r6, fp, sp, lr}^
    d240:			; <UNDEFINED> instruction: 0xf040428a
    d244:	stmdbls	r1, {r1, r2, r3, r4, r5, r9, sl, pc}
    d248:	mvfeqe	f7, f0
    d24c:	tstcc	r7, r8, lsl #20
    d250:	bls	79e29c <g_benchSeparately@@Base+0x76f268>
    d254:	vhsub.s8	d20, d16, d10
    d258:			; <UNDEFINED> instruction: 0xf8de855a
    d25c:	stmdavs	sl, {lr, pc}
    d260:			; <UNDEFINED> instruction: 0xf0004562
    d264:	b	fe0ae7a0 <g_benchSeparately@@Base+0xfe07f76c>
    d268:	blx	fe48daa0 <g_benchSeparately@@Base+0xfe45ea6c>
    d26c:	blx	fecc9cfc <g_benchSeparately@@Base+0xfec9acc8>
    d270:	bl	89c80 <g_benchSeparately@@Base+0x5ac4c>
    d274:	bls	80d9c4 <g_benchSeparately@@Base+0x7de990>
    d278:	smlabbcc	r4, r9, sl, r1
    d27c:			; <UNDEFINED> instruction: 0xf6bf428f
    d280:			; <UNDEFINED> instruction: 0x460fae95
    d284:			; <UNDEFINED> instruction: 0xe693901b
    d288:	tstcs	r1, #3620864	; 0x374000
    d28c:	lfmle	f4, 4, [ip, #588]!	; 0x24c
    d290:	bls	b3ee8 <g_benchSeparately@@Base+0x84eb4>
    d294:	ldmdavs	fp, {r3, r4, r8, fp, ip, pc}
    d298:	bls	deae0 <g_benchSeparately@@Base+0xafaac>
    d29c:	bl	fe8272c8 <g_benchSeparately@@Base+0xfe7f8294>
    d2a0:	movwls	r0, #26626	; 0x6802
    d2a4:	orrcc	pc, r0, #12582912	; 0xc00000
    d2a8:	ldrmi	r4, [r8, #1034]	; 0x40a
    d2ac:	svclt	0x0028922b
    d2b0:	cmnmi	pc, #168, 10	; 0x2a000000	; <UNPREDICTABLE>
    d2b4:	svclt	0x00249a02
    d2b8:	movwls	r3, #27647	; 0x6bff
    d2bc:	strmi	r9, [pc], -sp, lsl #22
    d2c0:	stmdals	r9, {r1, r4, fp, sp, lr}
    d2c4:	stcls	8, cr6, [ip], {27}
    d2c8:	andls	r4, fp, #152, 10	; 0x26000000
    d2cc:	andeq	lr, r4, r0, lsr #23
    d2d0:	vqadd.s8	d25, d0, d12
    d2d4:	stcls	6, cr8, [r3], {134}	; 0x86
    d2d8:	stmiapl	r2!, {r1, r2, r3, r8, sl, fp, ip, pc}^
    d2dc:			; <UNDEFINED> instruction: 0xf64fb298
    d2e0:	blx	16aee6 <g_benchSeparately@@Base+0x13beb2>
    d2e4:	lfmeq	f7, 3, [r2], {2}
    d2e8:	eorne	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    d2ec:	adcsmi	r1, r1, #364544	; 0x59000
    d2f0:	ldrtmi	fp, [r1], -r8, lsr #30
    d2f4:	andsne	pc, r0, sl, lsr #16
    d2f8:	eorcc	pc, r2, fp, asr #16
    d2fc:	ldrmi	r3, [r8, #769]	; 0x301
    d300:	blls	c1ab4 <g_benchSeparately@@Base+0x92a80>
    d304:	bls	3a7378 <g_benchSeparately@@Base+0x378344>
    d308:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    d30c:			; <UNDEFINED> instruction: 0xf8c29a0d
    d310:	bls	1ad318 <g_benchSeparately@@Base+0x17e2e4>
    d314:			; <UNDEFINED> instruction: 0x932c0c5b
    d318:	eormi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    d31c:	addsmi	r9, r4, #23552	; 0x5c00
    d320:	movwcs	fp, #3892	; 0xf34
    d324:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    d328:			; <UNDEFINED> instruction: 0xf0002b00
    d32c:	stmdals	fp, {r2, r5, r7, r8, r9, sl, pc}
    d330:	addslt	pc, r0, sp, asr #17
    d334:	sbclt	fp, r2, #805306376	; 0x30000008
    d338:	svcmi	0x0010ebb3
    d33c:	blls	5eb48 <g_benchSeparately@@Base+0x2fb14>
    d340:	tstcs	r1, ip, lsl #30
    d344:	bl	fec9574c <g_benchSeparately@@Base+0xfec66718>
    d348:			; <UNDEFINED> instruction: 0xf1036f10
    d34c:	svclt	0x000c0303
    d350:	andcs	r4, r0, #10485760	; 0xa00000
    d354:	tstcs	r0, lr, lsl r2
    d358:			; <UNDEFINED> instruction: 0x91279a08
    d35c:			; <UNDEFINED> instruction: 0x93214413
    d360:	ldrtmi	r9, [sl], -r4, lsl #22
    d364:			; <UNDEFINED> instruction: 0x4693911b
    d368:			; <UNDEFINED> instruction: 0x932f443b
    d36c:			; <UNDEFINED> instruction: 0x932e1e7b
    d370:	tstls	pc, r5, lsl fp	; <UNPREDICTABLE>
    d374:			; <UNDEFINED> instruction: 0x93203b08
    d378:			; <UNDEFINED> instruction: 0xf50d460b
    d37c:			; <UNDEFINED> instruction: 0xf5013180
    d380:	svcls	0x001c719a
    d384:	ands	r6, r8, lr, lsl #16
    d388:			; <UNDEFINED> instruction: 0xf83ab2a2
    d38c:	bcs	553dc <g_benchSeparately@@Base+0x263a8>
    d390:	blcs	3cfb8 <g_benchSeparately@@Base+0xdf84>
    d394:	msrhi	CPSR_sx, r0
    d398:	adclt	r4, sp, #486539264	; 0x1d000000
    d39c:	andscs	pc, r5, sl, lsr r8	; <UNPREDICTABLE>
    d3a0:	vaddne.f32	s2, s5, s9
    d3a4:	svclt	0x00189906
    d3a8:	addmi	r2, ip, #268435456	; 0x10000000
    d3ac:	tstcs	r0, r4, lsr pc
    d3b0:	tsteq	r1, r2	; <UNPREDICTABLE>
    d3b4:			; <UNDEFINED> instruction: 0xf0002900
    d3b8:			; <UNDEFINED> instruction: 0xf50d83b4
    d3bc:	cdpcc	2, 0, cr3, cr1, cr0, {4}
    d3c0:	adcvc	pc, r4, #8388608	; 0x800000
    d3c4:	ldmdavs	r2, {r0, r2, r5, r7, r9, ip, sp, pc}
    d3c8:	bl	fea39838 <g_benchSeparately@@Base+0xfea0a804>
    d3cc:	bcs	1cdbe4 <g_benchSeparately@@Base+0x19ebb0>
    d3d0:	strmi	sp, [r3, #2316]!	; 0x90c
    d3d4:	adcshi	pc, r6, r0, lsl #4
    d3d8:	stmdbls	r2, {r0, r1, r9, fp, ip, pc}
    d3dc:			; <UNDEFINED> instruction: 0x1e7a1910
    d3e0:	andgt	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    d3e4:	ldrmi	r5, [r4, #2698]	; 0xa8a
    d3e8:	msrhi	CPSR_x, r0
    d3ec:	adcsmi	r2, r9, #0, 2
    d3f0:	ldmdbne	sl!, {r1, r3, r6, r7, r8, ip, lr, pc}
    d3f4:	bicle	r4, r7, #144, 10	; 0x24000000
    d3f8:	stmdbeq	r3, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    d3fc:	svceq	0x0000f1b9
    d400:	smlabtcs	r0, r2, sp, sp
    d404:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    d408:	stmdane	sl!, {r4, sp}^
    d40c:			; <UNDEFINED> instruction: 0x1c20ea4f
    d410:			; <UNDEFINED> instruction: 0xf83ab292
    d414:	ldrmi	r2, [r6, #18]
    d418:	andcc	fp, r1, ip, lsr #30
    d41c:	strbtmi	r4, [r1], #-1547	; 0xfffff9f5
    d420:			; <UNDEFINED> instruction: 0x4696bf3c
    d424:	strmi	r2, [r9, #16]
    d428:			; <UNDEFINED> instruction: 0xf1bedcef
    d42c:	adcle	r0, fp, r1, lsl #30
    d430:	vrshl.s8	d20, d22, d16
    d434:	cdpne	3, 3, cr8, cr2, cr15, {3}
    d438:			; <UNDEFINED> instruction: 0xb090f8dd
    d43c:	andcs	fp, r1, #24, 30	; 0x60
    d440:	andsmi	r9, r3, #26624	; 0x6800
    d444:	teqhi	r8, r0	; <UNPREDICTABLE>
    d448:			; <UNDEFINED> instruction: 0xf64f9806
    d44c:	bl	fea2a44c <g_benchSeparately@@Base+0xfe9fb418>
    d450:	addsmi	r0, sl, #0, 4
    d454:	teqhi	r0, r0, lsl #4	; <UNPREDICTABLE>
    d458:	stcls	12, cr9, [ip, #-148]!	; 0xffffff6c
    d45c:	tstne	r4, r4, lsl #2	; <UNPREDICTABLE>
    d460:	orrcs	pc, r0, #4, 10	; 0x1000000
    d464:	eorcs	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    d468:	stmdavs	sp, {r0, r1, r3, r4, fp, sp, lr}
    d46c:	tstls	lr, #93184	; 0x16c00
    d470:	ldrmi	r1, [r3], #-2755	; 0xfffff53d
    d474:	andeq	lr, r3, r8, lsr #23
    d478:	svccc	0x0080f5b0
    d47c:	tsthi	ip, r0, lsl #1	; <UNPREDICTABLE>
    d480:			; <UNDEFINED> instruction: 0xf8dd9901
    d484:	tstcc	r7, ip, lsr #32
    d488:			; <UNDEFINED> instruction: 0x9120970f
    d48c:			; <UNDEFINED> instruction: 0xf8cd4627
    d490:	strls	sl, [r6], -ip, lsr #32
    d494:	addlt	pc, r4, sp, asr #17
    d498:	addslt	lr, r1, #19
    d49c:	orrcc	pc, r0, r1, lsl #10
    d4a0:	andsne	pc, r1, r7, lsr r8	; <UNPREDICTABLE>
    d4a4:	bne	149e4cc <g_benchSeparately@@Base+0x146f498>
    d4a8:	svccc	0x0080f5b0
    d4ac:	movweq	lr, #7075	; 0x1ba3
    d4b0:	rscshi	pc, sp, r0, lsl #1
    d4b4:	stmdbcc	r1, {r1, r2, r8, fp, ip, pc}
    d4b8:			; <UNDEFINED> instruction: 0xf0009106
    d4bc:	bl	fea2d8a4 <g_benchSeparately@@Base+0xfe9fe870>
    d4c0:	stmiapl	r9!, {r0, r1}
    d4c4:	strmi	r1, [r9, #2220]	; 0x8ac
    d4c8:	ldmdbls	lr, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    d4cc:	bl	fe874cf0 <g_benchSeparately@@Base+0xfe845cbc>
    d4d0:	stmdbls	r2, {r1, sl, fp}
    d4d4:	ldrmi	r4, [r4, #1164]!	; 0x48c
    d4d8:	ldrtmi	fp, [r4], r8, lsr #30
    d4dc:			; <UNDEFINED> instruction: 0xf1ac9e05
    d4e0:	ldrbmi	r0, [r6, #-2563]	; 0xfffff5fd
    d4e4:	ldrbhi	pc, [lr, #128]!	; 0x80	; <UNPREDICTABLE>
    d4e8:	ldrd	pc, [r4], -r4
    d4ec:	ldrbmi	r6, [r1, #-2121]!	; 0xfffff7b7
    d4f0:			; <UNDEFINED> instruction: 0x83a8f040
    d4f4:	strcc	r9, [r8], #-3592	; 0xfffff1f8
    d4f8:	bl	73980 <g_benchSeparately@@Base+0x4494c>
    d4fc:	ldrbmi	r0, [r2, #3590]!	; 0xe06
    d500:	cdpls	15, 0, cr11, cr6, cr8, {4}
    d504:	teqhi	ip, #64, 4	; <UNPREDICTABLE>
    d508:	ldrdlt	pc, [r0], -r4
    d50c:	ldrdne	pc, [r0], -lr
    d510:			; <UNDEFINED> instruction: 0xf0004559
    d514:	b	fe06e1d4 <g_benchSeparately@@Base+0xfe03f1a0>
    d518:	strls	r0, [r6], -fp, lsl #2
    d51c:			; <UNDEFINED> instruction: 0xf1a1fa91
    d520:			; <UNDEFINED> instruction: 0xf181fab1
    d524:	vfnmseq.f64	d30, d1, d14
    d528:	bl	febb3944 <g_benchSeparately@@Base+0xfeb84910>
    d52c:	stmdbls	pc, {r0, r9, sl, fp}	; <UNPREDICTABLE>
    d530:	mvfeqs	f7, #0.5
    d534:	svclt	0x00bf4571
    d538:	eors	pc, ip, sp, asr #17
    d53c:	stmiane	r9, {r0, r1, r8, fp, ip, pc}^
    d540:			; <UNDEFINED> instruction: 0xe7aa911b
    d544:	bl	7395c <g_benchSeparately@@Base+0x44928>
    d548:	stmdbpl	sl, {r2, r8, fp}
    d54c:	addsmi	r9, r1, #180224	; 0x2c000
    d550:	svcge	0x004cf47f
    d554:	bl	feaf3d64 <g_benchSeparately@@Base+0xfeac4d30>
    d558:	stmdals	r7, {r2, r8}
    d55c:	addmi	r4, r1, #285212672	; 0x11000000
    d560:	strmi	fp, [r1], -r8, lsr #30
    d564:			; <UNDEFINED> instruction: 0xf1a19805
    d568:	ldrbmi	r0, [r0, #-3587]!	; 0xfffff1fd
    d56c:	ldrthi	pc, [r9], #128	; 0x80	; <UNPREDICTABLE>
    d570:	ldrdgt	pc, [r4], -r9
    d574:	strbmi	r6, [r2, #-2130]!	; 0xfffff7ae
    d578:	mvnhi	pc, r0, asr #32
    d57c:			; <UNDEFINED> instruction: 0xf1099a01
    d580:	cps	#8
    d584:	bls	2105a8 <g_benchSeparately@@Base+0x1e1574>
    d588:	strbmi	r4, [r6, #1172]!	; 0x494
    d58c:			; <UNDEFINED> instruction: 0x81a8f240
    d590:	ldrdls	pc, [r0], -r0
    d594:	ldrdcs	pc, [r0], -ip
    d598:			; <UNDEFINED> instruction: 0xf000454a
    d59c:	b	fe0adc10 <g_benchSeparately@@Base+0xfe07ebdc>
    d5a0:	blx	fe48ddcc <g_benchSeparately@@Base+0xfe45ed98>
    d5a4:	blx	fecca034 <g_benchSeparately@@Base+0xfec9b000>
    d5a8:	bl	349fb8 <g_benchSeparately@@Base+0x31af84>
    d5ac:	bls	1508fc <g_benchSeparately@@Base+0x1218c8>
    d5b0:			; <UNDEFINED> instruction: 0x0c02ebac
    d5b4:			; <UNDEFINED> instruction: 0xf10c9807
    d5b8:	bls	905d0 <g_benchSeparately@@Base+0x6159c>
    d5bc:	strbtmi	r4, [r2], #-648	; 0xfffffd78
    d5c0:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
    d5c4:	addsmi	r2, r1, #1
    d5c8:	svclt	0x00184661
    d5cc:	stmdacs	r0, {sp}
    d5d0:	tsthi	r4, #64	; 0x40	; <UNPREDICTABLE>
    d5d4:			; <UNDEFINED> instruction: 0xf77f42b9
    d5d8:	bls	f9208 <g_benchSeparately@@Base+0xca1d4>
    d5dc:	strtmi	r4, [r2], #-1551	; 0xfffff9f1
    d5e0:	smlad	r6, fp, r2, r9
    d5e4:	bcs	33e28 <g_benchSeparately@@Base+0x4df4>
    d5e8:			; <UNDEFINED> instruction: 0xf1a2d053
    d5ec:	blx	fec8ddfc <g_benchSeparately@@Base+0xfec5edc8>
    d5f0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d5f4:			; <UNDEFINED> instruction: 0xf1049906
    d5f8:	strmi	r3, [r9, #2559]	; 0x9ff
    d5fc:	andcs	fp, r0, #52, 30	; 0xd0
    d600:	andeq	pc, r1, #2
    d604:			; <UNDEFINED> instruction: 0xf43f2a00
    d608:	bl	feaf912c <g_benchSeparately@@Base+0xfeaca0f8>
    d60c:	bcs	8de24 <g_benchSeparately@@Base+0x5edf0>
    d610:	strbmi	sp, [fp, #2315]	; 0x90b
    d614:	bichi	pc, r7, r0, asr #4
    d618:			; <UNDEFINED> instruction: 0xf8519904
    d61c:	strbmi	r2, [r9], #-9
    d620:	stmdbls	fp, {r0, r1, r2, r3, r8, ip, pc}
    d624:			; <UNDEFINED> instruction: 0xf0004291
    d628:	andcs	r8, r2, #-1426063360	; 0xab000000
    d62c:	ldrt	r9, [r3], pc, lsl #4
    d630:	stmdbls	fp, {r1, fp, sp, lr}
    d634:			; <UNDEFINED> instruction: 0xf47f4291
    d638:	ldmib	sp, {r0, r3, r4, r6, r7, r9, sl, fp, sp, pc}^
    d63c:	addmi	r2, sl, #32, 2
    d640:	ldrbhi	pc, [r1, #576]!	; 0x240	; <UNPREDICTABLE>
    d644:	stmdavs	r1, {r1, r9, fp, ip, pc}^
    d648:	addmi	r6, sl, #5373952	; 0x520000
    d64c:	strbhi	pc, [r1], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    d650:			; <UNDEFINED> instruction: 0xf1009901
    d654:	bls	210e7c <g_benchSeparately@@Base+0x1e1e48>
    d658:	ldrmi	r3, [r1], #-263	; 0xfffffef9
    d65c:	addmi	r9, sl, #32, 20	; 0x20000
    d660:	teqhi	r5, #64, 4	; <UNPREDICTABLE>
    d664:	ldrdgt	pc, [r0], -lr
    d668:	strbmi	r6, [r2, #-2058]!	; 0xfffff7f6
    d66c:	msrhi	CPSR_f, #0
    d670:	andeq	lr, ip, #532480	; 0x82000
    d674:			; <UNDEFINED> instruction: 0xf2a2fa92
    d678:			; <UNDEFINED> instruction: 0xf282fab2
    d67c:	bicseq	lr, r2, r1, lsl #22
    d680:	bne	fe273f0c <g_benchSeparately@@Base+0xfe244ed8>
    d684:	adcsmi	r3, r9, #4, 2
    d688:	mrcge	7, 5, APSR_nzcv, cr1, cr15, {3}
    d68c:	andsls	r4, fp, pc, lsl #12
    d690:	bls	7c7154 <g_benchSeparately@@Base+0x798120>
    d694:			; <UNDEFINED> instruction: 0xf0402a00
    d698:	andcs	r8, r1, #1073741854	; 0x4000001e
    d69c:	ldrbt	r9, [fp], -pc, lsl #4
    d6a0:	bcs	33f18 <g_benchSeparately@@Base+0x4ee4>
    d6a4:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    d6a8:	andls	r2, pc, #268435456	; 0x10000000
    d6ac:	svcls	0x000fe453
    d6b0:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
    d6b4:	ldrdlt	pc, [r4], sp
    d6b8:	adcsmi	r9, fp, #28, 22	; 0x7000
    d6bc:	stcge	6, cr15, [r5, #764]!	; 0x2fc
    d6c0:	bls	6f42d0 <g_benchSeparately@@Base+0x6c529c>
    d6c4:	stmdaeq	r2, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    d6c8:	orrcc	pc, r0, #54525952	; 0x3400000
    d6cc:			; <UNDEFINED> instruction: 0x73a4f503
    d6d0:	blcs	27744 <_IO_stdin_used@@Base+0xbb58>
    d6d4:	cfldrsge	mvf15, [r6, #252]	; 0xfc
    d6d8:	tsteq	r3, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
    d6dc:			; <UNDEFINED> instruction: 0xf63f2b11
    d6e0:			; <UNDEFINED> instruction: 0x2712ad91
    d6e4:	bls	8defd8 <g_benchSeparately@@Base+0x8affa4>
    d6e8:	vqsub.s8	d4, d16, d3
    d6ec:	blls	32ed88 <g_benchSeparately@@Base+0x2ffd54>
    d6f0:			; <UNDEFINED> instruction: 0xf5b318fb
    d6f4:			; <UNDEFINED> instruction: 0xf2805f80
    d6f8:	blls	2aed7c <g_benchSeparately@@Base+0x27fd48>
    d6fc:			; <UNDEFINED> instruction: 0xf1039a10
    d700:			; <UNDEFINED> instruction: 0x96020610
    d704:			; <UNDEFINED> instruction: 0xc01cf8d3
    d708:	movweq	pc, #61868	; 0xf1ac	; <UNPREDICTABLE>
    d70c:	andeq	pc, r1, ip, lsl #2
    d710:	svceq	0x000ef1bc
    d714:	mvfeqs	f7, #4.0
    d718:	strcs	pc, [r3, #-2946]	; 0xfffff47e
    d71c:	rscvc	lr, r3, #323584	; 0x4f000
    d720:			; <UNDEFINED> instruction: 0x4603441d
    d724:	strbne	lr, [r5, #3010]!	; 0xbc2
    d728:	strmi	r4, [r5], #-1586	; 0xfffff9ce
    d72c:	ldmib	sp, {r0, r3, r5, r7, r9, sl, lr}^
    d730:	svclt	0x00c80511
    d734:	andeq	lr, r9, r0, lsr #23
    d738:	blcs	3c47ac <g_benchSeparately@@Base+0x395778>
    d73c:	andeq	lr, ip, r0, lsr #23
    d740:			; <UNDEFINED> instruction: 0x461cbfd8
    d744:	strtmi	sp, [r0], #-3093	; 0xfffff3eb
    d748:	ble	15e1f0 <g_benchSeparately@@Base+0x12f1bc>
    d74c:	strcs	r2, [r1, #-256]	; 0xffffff00
    d750:	stmib	r2, {r0, r1, r4, r6, r7, r8, sp, lr}^
    d754:	tstvs	r0, r5, lsl #10
    d758:	andscc	r3, r0, #67108864	; 0x4000000
    d75c:	mlale	sl, lr, r5, r4
    d760:			; <UNDEFINED> instruction: 0xf1bc980a
    d764:	ldmdbvs	r5, {r1, r2, r3, r8, r9, sl, fp}
    d768:	svclt	0x00c86900
    d76c:	andeq	lr, r9, r0, lsr #23
    d770:	ldmdbls	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    d774:	streq	pc, [pc], #-419	; d77c <__assert_fail@plt+0xc7b8>
    d778:	strne	pc, [r4], #-2977	; 0xfffff45f
    d77c:	ldrbne	lr, [r4], #2819	; 0xb03
    d780:	strb	r3, [r0, r1, lsl #8]!
    d784:			; <UNDEFINED> instruction: 0xf8dd9f0f
    d788:			; <UNDEFINED> instruction: 0xf8dda02c
    d78c:	svccs	0x0003b080
    d790:	ldcge	7, cr15, [fp, #-508]!	; 0xfffffe04
    d794:	bls	6f43a4 <g_benchSeparately@@Base+0x6c5370>
    d798:	stmdaeq	r2, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    d79c:	addcc	pc, r0, #54525952	; 0x3400000
    d7a0:	adcvc	pc, r4, #8388608	; 0x800000
    d7a4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}
    d7a8:	addsle	r2, ip, r0, lsl #20
    d7ac:	andseq	pc, r3, #-1073741783	; 0xc0000029
    d7b0:	ldmible	r6, {r0, r4, r9, fp, sp}
    d7b4:	svccs	0x0003e797
    d7b8:			; <UNDEFINED> instruction: 0xdd799902
    d7bc:			; <UNDEFINED> instruction: 0xf1079b0c
    d7c0:			; <UNDEFINED> instruction: 0xf8dd0c01
    d7c4:	andcs	lr, r4, #40	; 0x28
    d7c8:	strlt	lr, [sl], -sp, asr #19
    d7cc:			; <UNDEFINED> instruction: 0xf8cd1d18
    d7d0:	ldrmi	r8, [r8], r8
    d7d4:			; <UNDEFINED> instruction: 0xf8dd9c09
    d7d8:			; <UNDEFINED> instruction: 0xf8cdb040
    d7dc:	eors	sl, r6, r8, lsl r0
    d7e0:			; <UNDEFINED> instruction: 0xf8de2a12
    d7e4:	svclt	0x00c95010
    d7e8:	tsteq	r3, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    d7ec:	blx	fead6402 <g_benchSeparately@@Base+0xfeaa73ce>
    d7f0:	ldmibeq	fp, {r0, r1, r8, r9, sp, lr}^
    d7f4:	movwcc	fp, #20424	; 0x4fc8
    d7f8:	strcs	r4, [r0, #-1067]	; 0xfffffbd5
    d7fc:	stmdbeq	r3, {r2, r8, ip, sp, lr, pc}
    d800:	blle	2dee0c <g_benchSeparately@@Base+0x2afdd8>
    d804:			; <UNDEFINED> instruction: 0xf50d6c0e
    d808:			; <UNDEFINED> instruction: 0xf5093980
    d80c:	ldrtmi	r7, [r2], r4, lsr #19
    d810:	ldrdvs	pc, [r0], -r9
    d814:	stmdbeq	r6, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    d818:	blle	49ee84 <g_benchSeparately@@Base+0x46fe50>
    d81c:	stmdbeq	r7, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    d820:	blx	fee5e2a8 <g_benchSeparately@@Base+0xfee2f274>
    d824:	vmlals.f16	s30, s5, s18	; <UNPREDICTABLE>
    d828:	b	13e6a58 <g_benchSeparately@@Base+0x13b7a24>
    d82c:	svclt	0x00d81959
    d830:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d834:	svceq	0x0000f1b9
    d838:			; <UNDEFINED> instruction: 0x4604bf18
    d83c:	strbvs	r6, [sp], #1102	; 0x44e
    d840:	andcc	r6, r1, #184549376	; 0xb000000
    d844:	strbmi	r3, [r2, #-1]!
    d848:	tsteq	r0, r1, lsl #2	; <UNPREDICTABLE>
    d84c:			; <UNDEFINED> instruction: 0xf8ded029
    d850:	blcs	598b8 <g_benchSeparately@@Base+0x2a884>
    d854:			; <UNDEFINED> instruction: 0xf8ded1c4
    d858:	strbmi	r5, [r5, #-28]	; 0xffffffe4
    d85c:	bl	fea3d750 <g_benchSeparately@@Base+0xfea0e71c>
    d860:	cdpls	3, 1, cr0, cr6, cr5, {0}
    d864:	beq	499a8 <g_benchSeparately@@Base+0x1a974>
    d868:	svclt	0x00b8011b
    d86c:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    d870:	svclt	0x00c92d0e
    d874:	movweq	pc, #61861	; 0xf1a5	; <UNPREDICTABLE>
    d878:	blx	feadf12e <g_benchSeparately@@Base+0xfeab00fa>
    d87c:	bl	166490 <g_benchSeparately@@Base+0x13745c>
    d880:	svclt	0x00c813d3
    d884:	bcs	49a490 <g_benchSeparately@@Base+0x46b45c>
    d888:			; <UNDEFINED> instruction: 0xf1a2bfc8
    d88c:			; <UNDEFINED> instruction: 0xf1030913
    d890:	svclt	0x00c20303
    d894:	stmdbvs	r9, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    d898:	bicsne	lr, r9, #3072	; 0xc00
    d89c:	ldrbmi	r3, [r3], #-769	; 0xfffffcff
    d8a0:			; <UNDEFINED> instruction: 0xf8dde7ac
    d8a4:			; <UNDEFINED> instruction: 0x0123a018
    d8a8:			; <UNDEFINED> instruction: 0xb60ae9dd
    d8ac:			; <UNDEFINED> instruction: 0x93269409
    d8b0:	tstcs	r1, r6, lsl fp
    d8b4:	ldrmi	r9, [r3], #-2598	; 0xfffff5da
    d8b8:	bicsvs	r4, r9, r8, lsl r6
    d8bc:	strcs	r2, [r1], #-512	; 0xfffffe00
    d8c0:	strcs	lr, [r5], #-2499	; 0xfffff63d
    d8c4:	strmi	r6, [sl], #-2050	; 0xfffff7fe
    d8c8:	stmdbcs	r4, {r0, r8, ip, sp}
    d8cc:	svccs	0x0010f843
    d8d0:	ldr	sp, [ip], #499	; 0x1f3
    d8d4:	stfeqd	f7, [r4], {12}
    d8d8:	strbmi	r3, [r6, #4]!
    d8dc:	mrcge	6, 2, APSR_nzcv, cr8, cr15, {1}
    d8e0:	ldrmi	r1, [r4, #3658]	; 0xe4a
    d8e4:			; <UNDEFINED> instruction: 0xf8bcd207
    d8e8:	stmdahi	r2, {sp, lr, pc}
    d8ec:	svclt	0x00044596
    d8f0:	stfeqd	f7, [r2], {12}
    d8f4:	strbmi	r3, [r1, #-2]!
    d8f8:			; <UNDEFINED> instruction: 0xf89cd906
    d8fc:	stmdavc	r0, {sp}
    d900:	svclt	0x00084290
    d904:	stfeqd	f7, [r1], {12}
    d908:	bl	feb34124 <g_benchSeparately@@Base+0xfeb050f0>
    d90c:	ldrb	r0, [r1], -r2, lsl #24
    d910:	stfeqd	f7, [r4], {12}
    d914:	strbmi	r3, [r6, #4]!
    d918:	stcge	6, cr15, [r3], #-252	; 0xffffff04
    d91c:	ldrmi	r1, [r4, #3658]	; 0xe4a
    d920:			; <UNDEFINED> instruction: 0xf8bcd207
    d924:	stmdahi	r2, {sp, lr, pc}
    d928:	svclt	0x00044596
    d92c:	stfeqd	f7, [r2], {12}
    d930:	strbmi	r3, [r1, #-2]!
    d934:			; <UNDEFINED> instruction: 0xf89cd906
    d938:	stmdavc	r0, {sp}
    d93c:	svclt	0x00084290
    d940:	stfeqd	f7, [r1], {12}
    d944:	bl	feb34160 <g_benchSeparately@@Base+0xfeb0512c>
    d948:	ldr	r0, [ip], #-3074	; 0xfffff3fe
    d94c:			; <UNDEFINED> instruction: 0x0c0cea82
    d950:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    d954:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    d958:	vldmiaeq	ip, {s29-s107}
    d95c:	bls	30720c <g_benchSeparately@@Base+0x2d81d8>
    d960:	stmdals	r0!, {r0, r1, r2, r8, fp, ip, pc}
    d964:			; <UNDEFINED> instruction: 0xf7fe932f
    d968:	bls	74cf4c <g_benchSeparately@@Base+0x71df18>
    d96c:			; <UNDEFINED> instruction: 0x93241d03
    d970:	movwls	r2, #62210	; 0xf302
    d974:	strt	r9, [r7], #-2863	; 0xfffff4d1
    d978:			; <UNDEFINED> instruction: 0x0c0cea82
    d97c:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    d980:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    d984:	vldmiaeq	ip, {s29-s107}
    d988:	bllt	fff8b98c <g_benchSeparately@@Base+0xfff5c958>
    d98c:	stmdbls	r7, {r0, r1, r3, r9, fp, ip, pc}
    d990:	teqls	r1, #2162688	; 0x210000
    d994:	stc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    d998:	vstrne	s18, [r3, #-120]	; 0xffffff88
    d99c:	movwcs	r9, #8999	; 0x2327
    d9a0:	blls	c725e4 <g_benchSeparately@@Base+0xc435b0>
    d9a4:	stmdbls	r3, {r1, r2, r5, r9, sl, sp, lr, pc}
    d9a8:	andcs	pc, r9, r1, asr r8	; <UNPREDICTABLE>
    d9ac:	tstls	pc, r9, asr #8
    d9b0:	addsmi	r9, r1, #180224	; 0x2c000
    d9b4:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {3}
    d9b8:			; <UNDEFINED> instruction: 0x9c0f9b14
    d9bc:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
    d9c0:	stmdbls	r7, {r5, r8, sl, fp, ip}
    d9c4:			; <UNDEFINED> instruction: 0xf7fe9331
    d9c8:	bls	30ceec <g_benchSeparately@@Base+0x2ddeb8>
    d9cc:	strls	r9, [pc], #-2347	; d9d4 <__assert_fail@plt+0xca10>
    d9d0:	strtmi	r4, [r0], -r5, lsl #12
    d9d4:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    d9d8:	strcc	r9, [r4, #-2831]	; 0xfffff4f1
    d9dc:	blls	c5424c <g_benchSeparately@@Base+0xc25218>
    d9e0:	strmi	r1, [r4], -r9, lsl #21
    d9e4:			; <UNDEFINED> instruction: 0xf181fab1
    d9e8:	b	13df05c <g_benchSeparately@@Base+0x13b0028>
    d9ec:	svclt	0x00981151
    d9f0:	stmdbcs	r0, {r8, sp}
    d9f4:	ldrthi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
    d9f8:	bl	fea74618 <g_benchSeparately@@Base+0xfea455e4>
    d9fc:	strtmi	r0, [r9], #1028	; 0x404
    da00:	svclt	0x0038429c
    da04:	blls	9df27c <g_benchSeparately@@Base+0x9b0248>
    da08:	andeq	lr, r4, #173056	; 0x2a400
    da0c:	svclt	0x0028429a
    da10:	svclt	0x002c42ab
    da14:	movwcs	r2, #769	; 0x301
    da18:	tsthi	lr, #128	; 0x80	; <UNPREDICTABLE>
    da1c:	blne	273edc <g_benchSeparately@@Base+0x244ea8>
    da20:	vmla.i8	d18, d0, d2
    da24:	blls	9eea3c <g_benchSeparately@@Base+0x9bfa08>
    da28:	svclt	0x0028429a
    da2c:	adcsmi	r4, sl, #27262976	; 0x1a00000
    da30:	blls	103e5c <g_benchSeparately@@Base+0xd4e28>
    da34:	strtmi	r9, [r3], #-2306	; 0xfffff6fe
    da38:			; <UNDEFINED> instruction: 0xf5b11ac9
    da3c:			; <UNDEFINED> instruction: 0xf6bf3f80
    da40:			; <UNDEFINED> instruction: 0x4617acfa
    da44:	adclt	r9, r3, #1811939328	; 0x6c000000
    da48:	andscc	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
    da4c:			; <UNDEFINED> instruction: 0xf4ff429c
    da50:	bne	ff938e20 <g_benchSeparately@@Base+0xff909dec>
    da54:	movwls	r2, #62210	; 0xf302
    da58:	strt	r2, [r2], #768	; 0x300
    da5c:			; <UNDEFINED> instruction: 0xf8519903
    da60:	strbmi	r2, [r9], #-9
    da64:	stmdbls	fp, {r0, r1, r2, r3, r8, ip, pc}
    da68:			; <UNDEFINED> instruction: 0xf47f4291
    da6c:	blls	538994 <g_benchSeparately@@Base+0x509960>
    da70:	bls	2f4ab4 <g_benchSeparately@@Base+0x2c5a80>
    da74:	stcne	8, cr6, [r0, #-108]!	; 0xffffff94
    da78:			; <UNDEFINED> instruction: 0x932f9907
    da7c:	stc2l	7, cr15, [ip], #1016	; 0x3f8
    da80:	stmdbls	r7!, {r0, r1, r3, r9, fp, ip, pc}
    da84:	strmi	r9, [r5], -pc, lsl #8
    da88:			; <UNDEFINED> instruction: 0xf7fe4620
    da8c:	blls	40cd88 <g_benchSeparately@@Base+0x3ddd54>
    da90:	bne	69aea8 <g_benchSeparately@@Base+0x66be74>
    da94:	bne	fe274758 <g_benchSeparately@@Base+0xfe245724>
    da98:	blx	fec5f2b0 <g_benchSeparately@@Base+0xfec3027c>
    da9c:	ldrmi	pc, [fp, #385]	; 0x181
    daa0:	cmpne	r1, pc, asr #20
    daa4:			; <UNDEFINED> instruction: 0x2100bf98
    daa8:			; <UNDEFINED> instruction: 0xf0402900
    daac:	blls	1aec5c <g_benchSeparately@@Base+0x17fc28>
    dab0:	streq	lr, [r4], #-2985	; 0xfffff457
    dab4:	addsmi	r4, ip, #-1459617792	; 0xa9000000
    dab8:	sasxmi	fp, ip, r8
    dabc:	bl	fea74754 <g_benchSeparately@@Base+0xfea45720>
    dac0:	addsmi	r0, sl, #4, 4	; 0x40000000
    dac4:	adcmi	fp, fp, #40, 30	; 0xa0
    dac8:	movwcs	fp, #7980	; 0x1f2c
    dacc:			; <UNDEFINED> instruction: 0xf0802300
    dad0:	stmdbls	ip!, {r1, r4, r6, r7, r9, pc}
    dad4:	stmdbcs	r2, {r0, r3, r8, r9, fp, ip}
    dad8:	movhi	pc, #64, 4
    dadc:	addsmi	r9, sl, #36, 22	; 0x9000
    dae0:	ldrmi	fp, [sl], -r8, lsr #30
    dae4:	stmdble	r9, {r1, r3, r4, r5, r7, r9, lr}
    dae8:	stmdbls	r2, {r0, r1, r8, r9, fp, ip, pc}
    daec:	bne	ff25eb80 <g_benchSeparately@@Base+0xff22fb4c>
    daf0:	svccc	0x0080f5b1
    daf4:	bge	1fcb5f8 <g_benchSeparately@@Base+0x1f9c5c4>
    daf8:	tstls	fp, #24117248	; 0x1700000
    dafc:			; <UNDEFINED> instruction: 0xf83ab2a3
    db00:	addsmi	r3, ip, #19
    db04:	bge	1dcaf08 <g_benchSeparately@@Base+0x1d9bed4>
    db08:	movwcs	r1, #10980	; 0x2ae4
    db0c:	movwcs	r9, #783	; 0x30f
    db10:	blt	9cbb14 <g_benchSeparately@@Base+0x99cae0>
    db14:	streq	lr, [lr], #-2980	; 0xfffff45c
    db18:	bl	fe946c2c <g_benchSeparately@@Base+0xfe917bf8>
    db1c:			; <UNDEFINED> instruction: 0xf7ff040e
    db20:			; <UNDEFINED> instruction: 0xf8ddba1f
    db24:	str	fp, [fp], #144	; 0x90
    db28:	ldrdlt	pc, [r4], sp
    db2c:	blt	1a0bb30 <g_benchSeparately@@Base+0x19dcafc>
    db30:	mvfeqs	f7, #0.5
    db34:	ldrbmi	r3, [r2, #1028]!	; 0x404
    db38:	bge	ff40b43c <g_benchSeparately@@Base+0xff3dc408>
    db3c:			; <UNDEFINED> instruction: 0xf10c9606
    db40:	strmi	r3, [lr, #511]	; 0x1ff
    db44:			; <UNDEFINED> instruction: 0xf8bed207
    db48:	stmdahi	r1!, {sp, pc}
    db4c:	svclt	0x0004458a
    db50:	mvfeqs	f7, #0.5
    db54:	ldrbmi	r3, [r4, #1026]!	; 0x402
    db58:			; <UNDEFINED> instruction: 0xf89ed906
    db5c:	stmdavc	r4!, {ip}
    db60:	svclt	0x0008428c
    db64:	mvfeqs	f7, #0.5
    db68:	bl	febb3f84 <g_benchSeparately@@Base+0xfeb84f50>
    db6c:			; <UNDEFINED> instruction: 0xf7ff0e01
    db70:			; <UNDEFINED> instruction: 0xf10ebac7
    db74:	strcc	r0, [r4], #-3588	; 0xfffff1fc
    db78:			; <UNDEFINED> instruction: 0xf63f45f2
    db7c:	strls	sl, [r6], -r5, asr #25
    db80:	mvnscc	pc, ip, lsl #2
    db84:	andle	r4, r7, #595591168	; 0x23800000
    db88:			; <UNDEFINED> instruction: 0xa000f8be
    db8c:	strmi	r8, [sl, #2081]	; 0x821
    db90:			; <UNDEFINED> instruction: 0xf10ebf04
    db94:	strcc	r0, [r2], #-3586	; 0xfffff1fe
    db98:	stmdble	r6, {r2, r4, r5, r6, r7, r8, sl, lr}
    db9c:	mulne	r0, lr, r8
    dba0:	addmi	r7, ip, #36, 16	; 0x240000
    dba4:			; <UNDEFINED> instruction: 0xf10ebf08
    dba8:	stmdbls	r5, {r0, r9, sl, fp}
    dbac:	vmlaeq.f64	d14, d17, d30
    dbb0:	ldmdbls	lr, {r0, r2, r3, r4, r5, r7, sl, sp, lr, pc}
    dbb4:			; <UNDEFINED> instruction: 0xf080428a
    dbb8:	stmdals	r7!, {r1, r7, r8, r9, pc}
    dbbc:	stmdavs	r0, {r0, r4, fp, sp, lr}
    dbc0:			; <UNDEFINED> instruction: 0xf0404281
    dbc4:	stmdbls	r7!, {r0, r4, r6, r7, r9, pc}
    dbc8:			; <UNDEFINED> instruction: 0xf1011d10
    dbcc:	ldmdbls	lr, {r2, r8, fp}
    dbd0:	vhsub.s8	d20, d16, d1
    dbd4:			; <UNDEFINED> instruction: 0xf8d98292
    dbd8:	stmdavs	r1, {sp, lr, pc}
    dbdc:			; <UNDEFINED> instruction: 0xf0004571
    dbe0:	b	fe06e5fc <g_benchSeparately@@Base+0xfe03f5c8>
    dbe4:	blx	fe44e024 <g_benchSeparately@@Base+0xfe41eff0>
    dbe8:	blx	fec8a274 <g_benchSeparately@@Base+0xfec5b240>
    dbec:	bl	4a1f8 <g_benchSeparately@@Base+0x1b1c4>
    dbf0:	bne	fe08df3c <g_benchSeparately@@Base+0xfe05ef08>
    dbf4:	tsteq	r2, ip, lsl #22
    dbf8:	blt	ff58bbfc <g_benchSeparately@@Base+0xff55cbc8>
    dbfc:	addmi	r9, sl, #32, 18	; 0x80000
    dc00:	cmphi	r9, #128	; 0x80	; <UNPREDICTABLE>
    dc04:	ldmdavs	r1, {r0, r1, r3, r5, fp, ip, pc}
    dc08:	addmi	r6, r1, #0, 16
    dc0c:	adcshi	pc, r4, #64	; 0x40
    dc10:	vldrne.16	s18, [r0, #-86]	; 0xffffffaa	; <UNPREDICTABLE>
    dc14:	stmdbeq	r4, {r0, r8, ip, sp, lr, pc}
    dc18:	addmi	r9, r1, #32, 18	; 0x80000
    dc1c:	addhi	pc, ip, #64, 4
    dc20:	ldrd	pc, [r0], -r9
    dc24:	ldrbmi	r6, [r1, #-2049]!	; 0xfffff7ff
    dc28:	rsbshi	pc, pc, #0
    dc2c:	smlabbeq	lr, r1, sl, lr
    dc30:			; <UNDEFINED> instruction: 0xf1a1fa91
    dc34:			; <UNDEFINED> instruction: 0xf181fab1
    dc38:	sbcseq	lr, r1, r0, lsl #22
    dc3c:	bl	31464c <g_benchSeparately@@Base+0x2e5618>
    dc40:	strb	r0, [r7], #258	; 0x102
    dc44:	vmlaeq.f32	s28, s29, s2
    dc48:	mcr2	10, 5, pc, cr14, cr14, {4}	; <UNPREDICTABLE>
    dc4c:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
    dc50:	vfnmaeq.f32	s29, s28, s30
    dc54:	b	fe086e08 <g_benchSeparately@@Base+0xfe057dd4>
    dc58:	blx	fe791498 <g_benchSeparately@@Base+0xfe762464>
    dc5c:	blx	fefcd71c <g_benchSeparately@@Base+0xfef9e6e8>
    dc60:	b	140d6a0 <g_benchSeparately@@Base+0x13de66c>
    dc64:			; <UNDEFINED> instruction: 0xf7ff0ede
    dc68:	blls	33c59c <g_benchSeparately@@Base+0x30d568>
    dc6c:			; <UNDEFINED> instruction: 0xf10c3204
    dc70:	addsmi	r0, r3, #4, 24	; 0x400
    dc74:	mrcge	6, 3, APSR_nzcv, cr12, cr14, {1}
    dc78:	addsmi	r9, sl, #30720	; 0x7800
    dc7c:	ldmdahi	r0, {r0, r1, r2, r9, ip, lr, pc}
    dc80:			; <UNDEFINED> instruction: 0x3000f8bc
    dc84:	svclt	0x00044298
    dc88:			; <UNDEFINED> instruction: 0xf10c3202
    dc8c:	blls	1d0c9c <g_benchSeparately@@Base+0x1a1c68>
    dc90:	stmdble	r5, {r0, r1, r4, r7, r9, lr}
    dc94:			; <UNDEFINED> instruction: 0xf89c7813
    dc98:	addsmi	r0, r8, #0
    dc9c:	andcc	fp, r1, #8, 30
    dca0:	bne	ff4b48c8 <g_benchSeparately@@Base+0xff485894>
    dca4:	mrclt	7, 3, APSR_nzcv, cr3, cr14, {7}
    dca8:	blx	fe49de18 <g_benchSeparately@@Base+0xfe46ede4>
    dcac:	blx	fecca73c <g_benchSeparately@@Base+0xfec9b708>
    dcb0:	ldmeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    dcb4:	mcrlt	7, 3, pc, cr11, cr14, {7}	; <UNPREDICTABLE>
    dcb8:	tstcc	r4, r8, lsl #16
    dcbc:	svclt	0x0078f7fe
    dcc0:	tstcc	r4, r0, lsr #20
    dcc4:	mvfeqs	f7, #0.5
    dcc8:			; <UNDEFINED> instruction: 0xf63f428a
    dccc:	bls	579000 <g_benchSeparately@@Base+0x549fcc>
    dcd0:	addsmi	r3, r1, #24576	; 0x6000
    dcd4:			; <UNDEFINED> instruction: 0xf8b1d208
    dcd8:			; <UNDEFINED> instruction: 0xf8bec000
    dcdc:	ldrmi	r2, [r4]
    dce0:	tstcc	r2, r4, lsl #30
    dce4:	mvfeqs	f7, #0.5
    dce8:	addmi	r9, sl, #28672	; 0x7000
    dcec:	stmdavc	sl, {r0, r2, r8, fp, ip, lr, pc}
    dcf0:	mulgt	r0, lr, r8
    dcf4:	svclt	0x00084594
    dcf8:	bls	85a104 <g_benchSeparately@@Base+0x82b0d0>
    dcfc:	strb	r1, [r1], #2697	; 0xa89
    dd00:	tstcc	r4, lr, lsl sl
    dd04:	mvfeqs	f7, #0.5
    dd08:			; <UNDEFINED> instruction: 0xf63f428a
    dd0c:	bls	5787ac <g_benchSeparately@@Base+0x549778>
    dd10:	addsmi	r3, r1, #24576	; 0x6000
    dd14:			; <UNDEFINED> instruction: 0xf8b1d208
    dd18:			; <UNDEFINED> instruction: 0xf8bec000
    dd1c:	ldrmi	r2, [r4]
    dd20:	tstcc	r2, r4, lsl #30
    dd24:	mvfeqs	f7, #0.5
    dd28:	addmi	r9, sl, #28672	; 0x7000
    dd2c:	stmdavc	sl, {r0, r2, r8, fp, ip, lr, pc}
    dd30:	mulgt	r0, lr, r8
    dd34:	svclt	0x00084594
    dd38:	bls	81a144 <g_benchSeparately@@Base+0x7eb110>
    dd3c:			; <UNDEFINED> instruction: 0xf7ff1a89
    dd40:	blls	9bc7b8 <g_benchSeparately@@Base+0x98d784>
    dd44:	bls	59f8b0 <g_benchSeparately@@Base+0x57087c>
    dd48:	ldmib	r3, {r0, r1, r4, sl, lr}^
    dd4c:	blls	26f958 <g_benchSeparately@@Base+0x240924>
    dd50:	movwls	r1, #52187	; 0xcbdb
    dd54:	blls	5b3d8c <g_benchSeparately@@Base+0x584d58>
    dd58:	movwne	lr, #2819	; 0xb03
    dd5c:	ldmdavs	r9, {r1, r3, r4, r7, fp, sp, lr}^
    dd60:	umullsvs	r4, pc, r0, r2	; <UNPREDICTABLE>
    dd64:	andhi	pc, r4, r3, asr #17
    dd68:	stmdals	ip, {r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    dd6c:	blle	2b55cc <g_benchSeparately@@Base+0x286598>
    dd70:	ldrmi	r1, [r5], -r0, lsl #21
    dd74:	bl	19f5ac <g_benchSeparately@@Base+0x170578>
    dd78:	ldmvs	sl, {r8, r9, ip}
    dd7c:	addmi	r6, r2, #5832704	; 0x590000
    dd80:			; <UNDEFINED> instruction: 0x605c609d
    dd84:	stmib	sp, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
    dd88:	strcs	sl, [r0, -r2, lsl #18]
    dd8c:	ldrdgt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    dd90:			; <UNDEFINED> instruction: 0xf8dd25ff
    dd94:			; <UNDEFINED> instruction: 0xf04f8004
    dd98:			; <UNDEFINED> instruction: 0xf8dd0ef0
    dd9c:			; <UNDEFINED> instruction: 0xf8dd9074
    dda0:	teqeq	sl, r8, asr r0
    dda4:	movweq	lr, #11018	; 0x2b0a
    dda8:	mcrcs	8, 0, r6, cr1, cr14, {4}
    ddac:			; <UNDEFINED> instruction: 0xf108bf04
    ddb0:	strcc	r0, [r1, -r1, lsl #16]
    ddb4:			; <UNDEFINED> instruction: 0xf50dd072
    ddb8:			; <UNDEFINED> instruction: 0xf10c3080
    ddbc:			; <UNDEFINED> instruction: 0xf5000301
    ddc0:	bl	fea2a040 <g_benchSeparately@@Base+0xfe9fb00c>
    ddc4:	stmdavs	r0, {r0, r3, r8}
    ddc8:	ldmdals	r0, {r3, r4, r6, r8, ip, sp, pc}
    ddcc:	streq	pc, [r1], #-2976	; 0xfffff460
    ddd0:	andeq	pc, r8, r1, lsl #2
    ddd4:	sbcsne	lr, r4, r0, lsl #22
    ddd8:	ldrmi	r9, [r8], #-3103	; 0xfffff3e1
    dddc:			; <UNDEFINED> instruction: 0xf4fe4284
    dde0:	ldrbmi	sl, [r2], #-3699	; 0xfffff18d
    dde4:			; <UNDEFINED> instruction: 0xf8d2290e
    dde8:	svclt	0x009cb004
    ddec:			; <UNDEFINED> instruction: 0xf88c010a
    ddf0:	stmdble	ip, {sp}
    ddf4:	andeq	pc, pc, #1073741864	; 0x40000028
    ddf8:	and	pc, r0, ip, lsl #17
    ddfc:	stmdble	r4, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}
    de00:			; <UNDEFINED> instruction: 0xf8033aff
    de04:	bcs	fffa4a10 <g_benchSeparately@@Base+0xfff759dc>
    de08:			; <UNDEFINED> instruction: 0xf803d8fa
    de0c:	ldrmi	r2, [r9], #-2817	; 0xfffff4ff
    de10:	ldmdavs	r4, {r1, r3, r6, r9, sl, lr}
    de14:	ldmdavs	r0, {r3, r8, r9, ip, sp}^
    de18:			; <UNDEFINED> instruction: 0xf8433208
    de1c:			; <UNDEFINED> instruction: 0xf8434c08
    de20:	addsmi	r0, r9, #4, 24	; 0x400
    de24:			; <UNDEFINED> instruction: 0xf50dd8f5
    de28:	strmi	r3, [fp], -r0, lsl #1
    de2c:	addsvc	pc, lr, r0, lsl #10
    de30:			; <UNDEFINED> instruction: 0xf8231f32
    de34:	stmdavs	r0, {r1, r8, r9, fp, ip, sp, pc}
    de38:	ldmdals	r0, {r3, r6, r8, ip, sp, pc}
    de3c:	andmi	pc, r2, r0, lsr #23
    de40:	bl	f4ec4 <g_benchSeparately@@Base+0xc5e90>
    de44:	ldrdcc	r1, [r6], -r0
    de48:			; <UNDEFINED> instruction: 0xf4fe4284
    de4c:	bcs	3b9748 <g_benchSeparately@@Base+0x38a714>
    de50:	muleq	r0, ip, r8
    de54:			; <UNDEFINED> instruction: 0xf1a6d930
    de58:	andcc	r0, pc, r3, lsl r4	; <UNPREDICTABLE>
    de5c:	svcvc	0x00fff5b4
    de60:	andeq	pc, r0, ip, lsl #17
    de64:	tstcc	r4, ip, lsl #6
    de68:	ldrbtvc	pc, [pc], #1444	; de70 <__assert_fail@plt+0xceac>	; <UNPREDICTABLE>
    de6c:			; <UNDEFINED> instruction: 0xf5b4460b
    de70:			; <UNDEFINED> instruction: 0xf8017fff
    de74:			; <UNDEFINED> instruction: 0xf8015c02
    de78:			; <UNDEFINED> instruction: 0xf1015c01
    de7c:	rscsle	r0, r3, #-2147483648	; 0x80000000
    de80:			; <UNDEFINED> instruction: 0xf1032cfe
    de84:	stmdble	r5, {r0, sl, fp}
    de88:	ldclcc	6, cr4, [pc], #104	; def8 <__assert_fail@plt+0xcf34>
    de8c:			; <UNDEFINED> instruction: 0xf8024663
    de90:	ldrmi	r5, [r4], r2, lsl #22
    de94:	ldrtmi	r7, [r0], #28
    de98:			; <UNDEFINED> instruction: 0x46c14437
    de9c:	adcsmi	r9, fp, #9216	; 0x2400
    dea0:	svcge	0x007ff73f
    dea4:	rsbsls	pc, r4, sp, asr #17
    dea8:	rsbgt	pc, r4, sp, asr #17
    deac:	stmdbge	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    deb0:	andhi	pc, r4, sp, asr #17
    deb4:	mrclt	7, 1, APSR_nzcv, cr2, cr14, {7}
    deb8:			; <UNDEFINED> instruction: 0xf88c4402
    debc:	ldrmi	r2, [ip], r0
    dec0:	subsmi	lr, r1, r9, ror #15
    dec4:			; <UNDEFINED> instruction: 0xf1a1fa91
    dec8:			; <UNDEFINED> instruction: 0xf181fab1
    decc:			; <UNDEFINED> instruction: 0xf7ff08c9
    ded0:	ldrsbmi	fp, [r1], #-148	; 0xffffff6c
    ded4:			; <UNDEFINED> instruction: 0xf1a1fa91
    ded8:			; <UNDEFINED> instruction: 0xf181fab1
    dedc:			; <UNDEFINED> instruction: 0xf7ff08c9
    dee0:			; <UNDEFINED> instruction: 0xf8ddbbd1
    dee4:	mcrne	0, 2, ip, cr10, cr4, {0}
    dee8:	andeq	pc, r4, r9, lsl #2
    deec:			; <UNDEFINED> instruction: 0xf4bf4594
    def0:	ldrbt	sl, [r8], #3330	; 0xd02
    def4:			; <UNDEFINED> instruction: 0xc014f8dd
    def8:			; <UNDEFINED> instruction: 0xf1091e4a
    defc:	ldrmi	r0, [r4, #4]
    df00:	cfldrsge	mvf15, [r7, #-764]	; 0xfffffd04
    df04:			; <UNDEFINED> instruction: 0xf50de50d
    df08:	blls	7da910 <g_benchSeparately@@Base+0x7ab8dc>
    df0c:	addsvc	pc, ip, #8388608	; 0x800000
    df10:	tstls	pc, #5120	; 0x1400
    df14:			; <UNDEFINED> instruction: 0xf6406812
    df18:	addsmi	r7, r3, #-67108861	; 0xfc000003
    df1c:	ldrmi	fp, [r3], -r8, lsr #30
    df20:	blls	b72bb4 <g_benchSeparately@@Base+0xb43b80>
    df24:			; <UNDEFINED> instruction: 0xf67e4283
    df28:	ldmdbls	r0!, {r1, r8, r9, fp, sp, pc}
    df2c:	rscseq	pc, r0, r4, lsl #2
    df30:	addeq	pc, r1, #72, 4	; 0x80000004
    df34:	addeq	pc, r0, #200, 4	; 0x8000000c
    df38:	tstls	r9, r3, ror #24
    df3c:	smlatbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
    df40:	andsls	r9, sp, #184320	; 0x2d000
    df44:	bicsne	lr, r1, #3072	; 0xc00
    df48:	blls	546400 <g_benchSeparately@@Base+0x5173cc>
    df4c:	stcls	8, cr9, [r4], {6}
    df50:	andcc	r6, r4, fp, lsl r8
    df54:	bls	1743cc <g_benchSeparately@@Base+0x145398>
    df58:			; <UNDEFINED> instruction: 0xf7fe441c
    df5c:	vstrne	s30, [r5, #-500]	; 0xfffffe0c
    df60:	stmdbne	r3, {r1, r2, fp, ip, pc}^
    df64:			; <UNDEFINED> instruction: 0xf0004299
    df68:	strtmi	r8, [r1], -lr, lsr #3
    df6c:	ldrdcs	lr, [r5], -sp
    df70:	blx	12cbf70 <g_benchSeparately@@Base+0x129cf3c>
    df74:			; <UNDEFINED> instruction: 0xf7fe4604
    df78:	blls	17d92c <g_benchSeparately@@Base+0x14e8f8>
    df7c:	bllt	138bf7c <g_benchSeparately@@Base+0x135cf48>
    df80:	stmdals	pc, {r2, r4, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    df84:	ldmdavs	fp, {r2, sl, fp, ip, pc}
    df88:	stmdbls	pc!, {r2, ip, sp}	; <UNPREDICTABLE>
    df8c:	ldrmi	r9, [ip], #-2571	; 0xfffff5f5
    df90:	blx	18cbf90 <g_benchSeparately@@Base+0x189cf5c>
    df94:	stmdals	pc, {r0, r2, r8, sl, fp, ip}	; <UNPREDICTABLE>
    df98:	addsmi	r1, r9, #1097728	; 0x10c000
    df9c:			; <UNDEFINED> instruction: 0x81a1f000
    dfa0:	stmdals	pc, {r0, r5, r9, sl, lr}	; <UNPREDICTABLE>
    dfa4:			; <UNDEFINED> instruction: 0xf7fe9a0b
    dfa8:	strmi	pc, [r4], -pc, lsr #20
    dfac:	blls	547444 <g_benchSeparately@@Base+0x518410>
    dfb0:	stcls	8, cr9, [r4], {15}
    dfb4:	andcc	r6, r4, fp, lsl r8
    dfb8:	bls	2f4478 <g_benchSeparately@@Base+0x2c5444>
    dfbc:			; <UNDEFINED> instruction: 0xf7fe441c
    dfc0:	vstrne	s30, [r5, #-300]	; 0xfffffed4
    dfc4:	stmdbne	r3, {r0, r1, r2, r3, fp, ip, pc}^
    dfc8:			; <UNDEFINED> instruction: 0xf0004299
    dfcc:			; <UNDEFINED> instruction: 0x46218198
    dfd0:	bls	2f4014 <g_benchSeparately@@Base+0x2c4fe0>
    dfd4:	blx	64bfd4 <g_benchSeparately@@Base+0x61cfa0>
    dfd8:	strb	r4, [r8, #-1540]!	; 0xfffff9fc
    dfdc:			; <UNDEFINED> instruction: 0xf7fe9b0b
    dfe0:	blls	2fddac <g_benchSeparately@@Base+0x2ced78>
    dfe4:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    dfe8:	stmiane	fp, {r0, r1, r3, r4, r8, r9, fp, ip, pc}^
    dfec:	blcs	94a60 <g_benchSeparately@@Base+0x65a2c>
    dff0:	movwcs	sp, #10511	; 0x290f
    dff4:			; <UNDEFINED> instruction: 0xf04f1a54
    dff8:	movwls	r0, #27392	; 0x6b00
    dffc:	bllt	174bffc <g_benchSeparately@@Base+0x171cfc8>
    e000:	movweq	lr, #6786	; 0x1a82
    e004:			; <UNDEFINED> instruction: 0xf3a3fa93
    e008:			; <UNDEFINED> instruction: 0xf383fab3
    e00c:			; <UNDEFINED> instruction: 0xf7fe08db
    e010:	movwcs	fp, #11911	; 0x2e87
    e014:			; <UNDEFINED> instruction: 0xf04f9c02
    e018:	movwls	r0, #27392	; 0x6b00
    e01c:	bllt	134c01c <g_benchSeparately@@Base+0x131cfe8>
    e020:			; <UNDEFINED> instruction: 0xc018f8dd
    e024:	cdpne	0, 6, cr3, cr10, cr4, {0}
    e028:	andle	r4, r7, #148, 10	; 0x25000000
    e02c:			; <UNDEFINED> instruction: 0xa000f8bc
    e030:	ldrmi	r8, [r2, #2050]	; 0x802
    e034:			; <UNDEFINED> instruction: 0xf10cbf04
    e038:	andcc	r0, r2, r2, lsl #24
    e03c:	stmdble	r6, {r0, r2, r5, r6, r8, sl, lr}
    e040:	mulcs	r0, ip, r8
    e044:	addsmi	r7, r0, #0, 16
    e048:			; <UNDEFINED> instruction: 0xf10cbf08
    e04c:	bls	191058 <g_benchSeparately@@Base+0x162024>
    e050:			; <UNDEFINED> instruction: 0x0c02ebac
    e054:	bllt	ffe4c054 <g_benchSeparately@@Base+0xffe1d020>
    e058:	bls	9f4d18 <g_benchSeparately@@Base+0x9c5ce4>
    e05c:	bl	fe8df0b0 <g_benchSeparately@@Base+0xfe8b007c>
    e060:	blcs	8ec8c <g_benchSeparately@@Base+0x5fc58>
    e064:	rschi	pc, ip, r0, asr #4
    e068:	bl	fea56c78 <g_benchSeparately@@Base+0xfea27c44>
    e06c:	movwls	r0, #62466	; 0xf402
    e070:			; <UNDEFINED> instruction: 0xf7ff2300
    e074:	blls	b3c6d4 <g_benchSeparately@@Base+0xb0d6a0>
    e078:	ldrmi	r9, [r3], #-2596	; 0xfffff5dc
    e07c:	movweq	lr, #39843	; 0x9ba3
    e080:	vqdmulh.s<illegal width 8>	d18, d0, d2
    e084:	movwcs	r8, #8419	; 0x20e3
    e088:	streq	lr, [r2], #-2985	; 0xfffff457
    e08c:	movwcs	r9, #783	; 0x30f
    e090:	svclt	0x0066f7fe
    e094:			; <UNDEFINED> instruction: 0xf10e9a0c
    e098:			; <UNDEFINED> instruction: 0xf10c0e04
    e09c:	ldrbmi	r0, [r2, #-3076]!	; 0xfffff3fc
    e0a0:	mcrge	6, 1, pc, cr14, cr14, {1}	; <UNPREDICTABLE>
    e0a4:	ldrmi	r9, [r6, #2590]	; 0xa1e
    e0a8:			; <UNDEFINED> instruction: 0xf8bed209
    e0ac:			; <UNDEFINED> instruction: 0xf8bc1000
    e0b0:	addsmi	r2, r1, #0
    e0b4:			; <UNDEFINED> instruction: 0xf10ebf04
    e0b8:			; <UNDEFINED> instruction: 0xf10c0e02
    e0bc:	bls	1d10cc <g_benchSeparately@@Base+0x1a2098>
    e0c0:	stmdble	r7, {r1, r4, r5, r6, r8, sl, lr}
    e0c4:	mulcs	r0, lr, r8
    e0c8:	mulne	r0, ip, r8
    e0cc:	svclt	0x00084291
    e0d0:	mvfeqs	f7, #0.5
    e0d4:	movweq	lr, #15278	; 0x3bae
    e0d8:	mcrlt	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    e0dc:			; <UNDEFINED> instruction: 0xe014f8dd
    e0e0:	str	r3, [ip, #-1028]!	; 0xfffffbfc
    e0e4:			; <UNDEFINED> instruction: 0xe014f8dd
    e0e8:	strb	r3, [r9, #-1028]	; 0xfffffbfc
    e0ec:	andcc	r9, r4, lr, lsl r9
    e0f0:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    e0f4:			; <UNDEFINED> instruction: 0xf63f4281
    e0f8:	ldmdbls	r5, {r1, r2, r3, r5, r6, r8, sl, fp, sp, pc}
    e0fc:	addmi	r3, r8, #98304	; 0x18000
    e100:			; <UNDEFINED> instruction: 0xf8b0d208
    e104:			; <UNDEFINED> instruction: 0xf8b9e000
    e108:	strmi	r1, [lr]
    e10c:	andcc	fp, r2, r4, lsl #30
    e110:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    e114:	addmi	r9, r1, #114688	; 0x1c000
    e118:	stmdavc	r1, {r0, r2, r8, fp, ip, lr, pc}
    e11c:	mul	r0, r9, r8
    e120:	svclt	0x0008458e
    e124:	bne	fe09a130 <g_benchSeparately@@Base+0xfe06b0fc>
    e128:	stmdbls	r0!, {r2, r5, r6, r8, sl, sp, lr, pc}
    e12c:			; <UNDEFINED> instruction: 0xf1093004
    e130:	addmi	r0, r1, #4, 18	; 0x10000
    e134:	ldclge	6, cr15, [r4, #-252]!	; 0xffffff04
    e138:	stmdbcc	r6, {r0, r2, r4, r8, fp, ip, pc}
    e13c:	andle	r4, r8, #136, 4	; 0x80000008
    e140:			; <UNDEFINED> instruction: 0xe000f8b0
    e144:			; <UNDEFINED> instruction: 0x1000f8b9
    e148:	svclt	0x0004458e
    e14c:			; <UNDEFINED> instruction: 0xf1093002
    e150:	stmdbls	r7, {r1, r8, fp}
    e154:	stmdble	r5, {r0, r7, r9, lr}
    e158:			; <UNDEFINED> instruction: 0xf8997801
    e15c:	strmi	lr, [lr]
    e160:	andcc	fp, r1, r8, lsl #30
    e164:	strb	r1, [sl, #-2690]!	; 0xfffff57e
    e168:	andeq	lr, r0, #528384	; 0x81000
    e16c:			; <UNDEFINED> instruction: 0xf2a2fa92
    e170:			; <UNDEFINED> instruction: 0xf282fab2
    e174:	ldr	r0, [sp, #-2258]!	; 0xfffff72e
    e178:	andeq	lr, r0, #528384	; 0x81000
    e17c:			; <UNDEFINED> instruction: 0xf2a2fa92
    e180:			; <UNDEFINED> instruction: 0xf282fab2
    e184:	ldrb	r0, [sl, #-2258]	; 0xfffff72e
    e188:	vpadd.i8	d25, d8, d5
    e18c:	bls	74e798 <g_benchSeparately@@Base+0x71f764>
    e190:	orreq	pc, r0, r8, asr #5
    e194:			; <UNDEFINED> instruction: 0xf1041a9c
    e198:	sfmne	f0, 2, [r3], #-960	; 0xfffffc40
    e19c:	andne	pc, r2, #164864	; 0x28400
    e1a0:	bicsne	lr, r2, #3072	; 0xc00
    e1a4:	andcc	r9, r5, #126976	; 0x1f000
    e1a8:	bls	672a2c <g_benchSeparately@@Base+0x6439f8>
    e1ac:	bls	7df200 <g_benchSeparately@@Base+0x7b01cc>
    e1b0:	andsle	r4, r5, #-1610612727	; 0xa0000009
    e1b4:	orrcc	pc, r0, #54525952	; 0x3400000
    e1b8:	orrsvc	pc, lr, #12582912	; 0xc00000
    e1bc:	blcs	68230 <g_benchSeparately@@Base+0x391fc>
    e1c0:	cfstrsge	mvf15, [lr], {62}	; 0x3e
    e1c4:	blls	7f4a30 <g_benchSeparately@@Base+0x7c59fc>
    e1c8:	vpmin.s8	d17, d24, d11
    e1cc:			; <UNDEFINED> instruction: 0xf1030281
    e1d0:	vmls.i<illegal width 8>	d16, d24, d3[7]
    e1d4:	blcc	4ebdc <g_benchSeparately@@Base+0x1fba8>
    e1d8:	strcs	pc, [r4], #-2978	; 0xfffff45e
    e1dc:	ldrbne	lr, [r4], #2979	; 0xba3
    e1e0:			; <UNDEFINED> instruction: 0x2c0e9b1d
    e1e4:	ldmdals	r9, {r0, r2, r3, r5, r9, fp, ip, pc}
    e1e8:	bl	fe8df27c <g_benchSeparately@@Base+0xfe8b0248>
    e1ec:	teqls	r2, #134217728	; 0x8000000
    e1f0:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    e1f4:	ldcge	6, cr15, [fp], #248	; 0xf8
    e1f8:			; <UNDEFINED> instruction: 0x01229919
    e1fc:			; <UNDEFINED> instruction: 0xf7fe700a
    e200:	bls	23d518 <g_benchSeparately@@Base+0x20e4e4>
    e204:	stfeqd	f7, [r4], {1}
    e208:	movwcs	lr, #9526	; 0x2536
    e20c:	movwls	r9, #27650	; 0x6c02
    e210:	blt	14cc210 <g_benchSeparately@@Base+0x149d1dc>
    e214:			; <UNDEFINED> instruction: 0xf1009920
    e218:	ldrb	r0, [r8, #-3588]!	; 0xfffff1fc
    e21c:	ldrbmi	r2, [ip], -r2, lsl #4
    e220:			; <UNDEFINED> instruction: 0xf7fe920f
    e224:	stmdbls	r1!, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, pc}
    e228:	mvfeqs	f7, f0
    e22c:	andcs	lr, r2, #331350016	; 0x13c00000
    e230:	andls	r4, pc, #92, 12	; 0x5c00000
    e234:	ldmlt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e238:	ldrbmi	r9, [r9], r8, lsl #22
    e23c:	str	r9, [r9, #777]	; 0x309
    e240:	ldrbmi	r2, [ip], -r2, lsl #6
    e244:	movwcs	r9, #783	; 0x30f
    e248:	stmialt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e24c:	ldrbmi	r2, [ip], -r2, lsl #6
    e250:	movwcs	r9, #783	; 0x30f
    e254:	mcrlt	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    e258:	bls	5f4ee8 <g_benchSeparately@@Base+0x5c5eb4>
    e25c:			; <UNDEFINED> instruction: 0xf43e4213
    e260:			; <UNDEFINED> instruction: 0xf50dac5a
    e264:	strls	r3, [sl, #-896]	; 0xfffffc80
    e268:	orrsvc	pc, sl, #12582912	; 0xc00000
    e26c:	movwcs	r6, #14366	; 0x381e
    e270:			; <UNDEFINED> instruction: 0xf7fe9309
    e274:	bls	6bcc58 <g_benchSeparately@@Base+0x68dc24>
    e278:	andmi	r9, sl, #376832	; 0x5c000
    e27c:	svcge	0x00c5f43e
    e280:			; <UNDEFINED> instruction: 0xf50d931b
    e284:			; <UNDEFINED> instruction: 0xf5033380
    e288:	svcls	0x001c739a
    e28c:			; <UNDEFINED> instruction: 0xf7ff681e
    e290:	bls	6bc604 <g_benchSeparately@@Base+0x68d5d0>
    e294:	andmi	r9, sl, #376832	; 0x5c000
    e298:	svcge	0x00b7f43e
    e29c:			; <UNDEFINED> instruction: 0xf50d931b
    e2a0:			; <UNDEFINED> instruction: 0xf5033380
    e2a4:			; <UNDEFINED> instruction: 0x2703739a
    e2a8:			; <UNDEFINED> instruction: 0xf7fe681e
    e2ac:			; <UNDEFINED> instruction: 0xf8ddbeac
    e2b0:	ldrmi	ip, [lr], r8, asr #32
    e2b4:			; <UNDEFINED> instruction: 0xf8dde6f6
    e2b8:	ldrmi	r9, [r0], -ip, lsr #1
    e2bc:			; <UNDEFINED> instruction: 0xf8dde73c
    e2c0:			; <UNDEFINED> instruction: 0x4610909c
    e2c4:	blls	187f30 <g_benchSeparately@@Base+0x158efc>
    e2c8:			; <UNDEFINED> instruction: 0xf00200ea
    e2cc:	stmdbls	r7, {r3, r4, r9}
    e2d0:	eoreq	pc, r0, #-2147483600	; 0x80000030
    e2d4:	blx	18f4324 <g_benchSeparately@@Base+0x18c52f0>
    e2d8:			; <UNDEFINED> instruction: 0xf7fef202
    e2dc:	strmi	pc, [r5], #-2237	; 0xfffff743
    e2e0:	blls	307bf4 <g_benchSeparately@@Base+0x2d8bc0>
    e2e4:			; <UNDEFINED> instruction: 0xf00200ea
    e2e8:	stmdbls	r7, {r3, r4, r9}
    e2ec:	eoreq	pc, r0, #-2147483600	; 0x80000030
    e2f0:	blx	18f43a4 <g_benchSeparately@@Base+0x18c5370>
    e2f4:			; <UNDEFINED> instruction: 0xf7fef202
    e2f8:	strmi	pc, [r5], #-2223	; 0xfffff751
    e2fc:	blls	307c44 <g_benchSeparately@@Base+0x2d8c10>
    e300:			; <UNDEFINED> instruction: 0xf00200ea
    e304:	stmdbls	r7, {r3, r4, r9}
    e308:	eoreq	pc, r0, #-2147483600	; 0x80000030
    e30c:	blx	18f43b0 <g_benchSeparately@@Base+0x18c537c>
    e310:			; <UNDEFINED> instruction: 0xf7fef202
    e314:	strmi	pc, [r5], #-2209	; 0xfffff75f
    e318:			; <UNDEFINED> instruction: 0xf104e659
    e31c:	vqsub.s8	q8, q12, q8
    e320:	vaddw.s8	q8, q12, d1
    e324:	stmdals	sp!, {r7, r8}
    e328:	blx	fe8554be <g_benchSeparately@@Base+0xfe82648a>
    e32c:	ldmdbls	r0!, {r1, r9, ip}
    e330:	tstls	r9, sp, lsl r0
    e334:	bicsne	lr, r2, #3072	; 0xc00
    e338:	stclt	7, cr15, [fp], {254}	; 0xfe
    e33c:	rsbmi	r9, r2, #4, 22	; 0x1000
    e340:	bl	f43b8 <g_benchSeparately@@Base+0xc5384>
    e344:	sbcseq	r0, r2, fp, lsl #2
    e348:			; <UNDEFINED> instruction: 0xf0029b05
    e34c:			; <UNDEFINED> instruction: 0xf1c20218
    e350:	blx	18cebd8 <g_benchSeparately@@Base+0x189fba4>
    e354:			; <UNDEFINED> instruction: 0xf7fef202
    e358:	strmi	pc, [r4], #-2135	; 0xfffff7a9
    e35c:	ldcllt	7, cr15, [r8], #-1016	; 0xfffffc08
    e360:	stmdbls	r4, {r1, r5, r6, r9, lr}
    e364:	ldrmi	r9, [r9], #-2095	; 0xfffff7d1
    e368:	blls	2ce6b8 <g_benchSeparately@@Base+0x29f684>
    e36c:	andseq	pc, r8, #2
    e370:	eoreq	pc, r0, #-2147483600	; 0x80000030
    e374:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q9.5>
    e378:			; <UNDEFINED> instruction: 0xf846f7fe
    e37c:			; <UNDEFINED> instruction: 0xf7ff4404
    e380:	rsbmi	fp, r2, #60416	; 0xec00
    e384:	stmdals	lr!, {r2, r8, fp, ip, pc}
    e388:	sbcseq	r4, r2, r9, lsl r4
    e38c:			; <UNDEFINED> instruction: 0xf0029b0b
    e390:			; <UNDEFINED> instruction: 0xf1c20218
    e394:	blx	18cec1c <g_benchSeparately@@Base+0x189fbe8>
    e398:			; <UNDEFINED> instruction: 0xf7fef202
    e39c:	strmi	pc, [r4], #-2101	; 0xfffff7cb
    e3a0:	bllt	fe18c3a4 <g_benchSeparately@@Base+0xfe15d370>
    e3a4:	stc	7, cr15, [ip, #-968]	; 0xfffffc38
    e3a8:	svcmi	0x00f0e92d
    e3ac:	ldmdavs	lr, {r0, r1, r3, r4, r5, r7, ip, sp, pc}
    e3b0:			; <UNDEFINED> instruction: 0xf1b69026
    e3b4:			; <UNDEFINED> instruction: 0xf8dd4ffc
    e3b8:	teqls	r6, #20, 2
    e3bc:	andcs	fp, r0, r8, lsl #31
    e3c0:	teqcs	r3, sp, asr #19
    e3c4:			; <UNDEFINED> instruction: 0xf500d83c
    e3c8:			; <UNDEFINED> instruction: 0xf1b82580
    e3cc:	ldrls	r0, [r8, #-3840]!	; 0xfffff100
    e3d0:			; <UNDEFINED> instruction: 0x462f4634
    e3d4:	ldrtmi	r6, [r5], #-2093	; 0xfffff7d3
    e3d8:	ldcle	0, cr6, [r4, #-244]!	; 0xffffff0c
    e3dc:	stccs	6, cr4, [ip, #-276]	; 0xfffffeec
    e3e0:	stceq	0, cr15, [ip], {79}	; 0x4f
    e3e4:	b	ffa4c768 <g_benchSeparately@@Base+0xffa1d734>
    e3e8:	strcs	fp, [ip, #-4008]	; 0xfffff058
    e3ec:			; <UNDEFINED> instruction: 0xf505fb0c
    e3f0:	bl	39f7f0 <g_benchSeparately@@Base+0x3707bc>
    e3f4:			; <UNDEFINED> instruction: 0xf85e0c05
    e3f8:			; <UNDEFINED> instruction: 0xf8dc5005
    e3fc:	strls	r7, [sp, -r4]!
    e400:			; <UNDEFINED> instruction: 0xf0012d00
    e404:	lfmls	f0, 1, [r8], #-940	; 0xfffffc54
    e408:	svceq	0x000bf1b8
    e40c:	svclt	0x00d49d46
    e410:	strcs	r2, [r1, -r0, lsl #14]
    e414:	mulsmi	sl, r4, r9
    e418:	strcs	r9, [r0, #-1283]	; 0xfffffafd
    e41c:	strls	r1, [r4, -r4, ror #22]
    e420:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    e424:	strpl	lr, [r5], #-2509	; 0xfffff633
    e428:			; <UNDEFINED> instruction: 0xf8dc9d2d
    e42c:	strls	r4, [r1, #-8]
    e430:	strls	r9, [r2], #-3396	; 0xfffff2bc
    e434:			; <UNDEFINED> instruction: 0xf7fe9500
    e438:	stmdacs	r0, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
    e43c:	cmnhi	r9, r0, asr #6	; <UNPREDICTABLE>
    e440:	pop	{r0, r1, r3, r4, r5, ip, sp, pc}
    e444:	movwcs	r8, #8176	; 0x1ff0
    e448:	vst2.8	{d25-d28}, [pc], r9
    e44c:			; <UNDEFINED> instruction: 0x932d7380
    e450:	movwcs	r9, #2614	; 0xa36
    e454:	blls	ce64a8 <g_benchSeparately@@Base+0xcb7474>
    e458:	ldrmi	r9, [r3], #-2628	; 0xfffff5bc
    e45c:	blls	11b3114 <g_benchSeparately@@Base+0x11840e0>
    e460:			; <UNDEFINED> instruction: 0xf0012b02
    e464:	cdpcs	2, 0, cr8, cr12, cr13, {7}
    e468:	msrhi	(UNDEF: 121), r0
    e46c:	ldmibne	r3, {r2, r4, r5, r9, fp, ip, pc}
    e470:	blcc	33314c <g_benchSeparately@@Base+0x304118>
    e474:	addsmi	r9, sl, #-1811939328	; 0x94000000
    e478:	msrhi	(UNDEF: 97), r0
    e47c:			; <UNDEFINED> instruction: 0xf6479b26
    e480:			; <UNDEFINED> instruction: 0xf6c914b1
    e484:	strtls	r6, [r9], #-1079	; 0xfffffbc9
    e488:	orrcs	pc, r0, r3, lsl #10
    e48c:	bcc	4b8a0 <g_benchSeparately@@Base+0x1c86c>
    e490:	movwne	pc, #16643	; 0x4103	; <UNPREDICTABLE>
    e494:	strmi	r9, [r8], -pc, lsr #6
    e498:	tstcc	ip, sl, lsl #12
    e49c:			; <UNDEFINED> instruction: 0xf1009131
    e4a0:			; <UNDEFINED> instruction: 0x91240110
    e4a4:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    e4a8:	andscc	r9, r4, #3473408	; 0x350000
    e4ac:			; <UNDEFINED> instruction: 0xf1a09228
    e4b0:	tstls	pc, #8, 6	; 0x20000000
    e4b4:	svcne	0x00429b33
    e4b8:			; <UNDEFINED> instruction: 0x46d39210
    e4bc:	tstls	ip, #184320	; 0x2d000
    e4c0:	teqls	r0, r4, lsr fp
    e4c4:	bne	14968cc <g_benchSeparately@@Base+0x1467898>
    e4c8:	stmib	sp, {r1, r2, r3, r4, r8, ip, pc}^
    e4cc:	svclt	0x0018111a
    e4d0:	tstls	fp, r1, lsl #4
    e4d4:	tstls	sp, r7, lsr r2
    e4d8:	movwls	r9, #58146	; 0xe322
    e4dc:	blls	bf4d74 <g_benchSeparately@@Base+0xbc5d40>
    e4e0:			; <UNDEFINED> instruction: 0xf8d2990e
    e4e4:	bls	c6e4ec <g_benchSeparately@@Base+0xc3f4b8>
    e4e8:	ldmdavs	r7, {r0, r1, r3, r4, fp, sp, lr}
    e4ec:	ldrmi	r1, [sl], -ip, asr #21
    e4f0:	ldrtmi	r9, [sl], #-780	; 0xfffffcf4
    e4f4:	bls	c32d4c <g_benchSeparately@@Base+0xc03d18>
    e4f8:	orrcc	pc, r0, #8, 10	; 0x2000000
    e4fc:	blls	a1ef74 <g_benchSeparately@@Base+0x9eff40>
    e500:			; <UNDEFINED> instruction: 0xf5a4bf28
    e504:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, fp, lr}
    e508:			; <UNDEFINED> instruction: 0xf1a8bf28
    e50c:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, fp}
    e510:	bls	39ff5c <g_benchSeparately@@Base+0x370f28>
    e514:			; <UNDEFINED> instruction: 0xf8d2429c
    e518:	vhadd.s8	d26, d1, d0
    e51c:			; <UNDEFINED> instruction: 0xf8dd8378
    e520:			; <UNDEFINED> instruction: 0xf64fc030
    e524:	stmdals	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp, lr}
    e528:	ldrd	pc, [r4], sp	; <UNPREDICTABLE>
    e52c:	andcs	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    e530:	blx	3bafb2 <g_benchSeparately@@Base+0x38bf7e>
    e534:	lfmeq	f7, 3, [r2], {2}
    e538:	eorne	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    e53c:	adcmi	r1, r9, #364544	; 0x59000
    e540:	strtmi	fp, [r9], -r8, lsr #30
    e544:	andsne	pc, r6, fp, lsr #16
    e548:	eorcc	pc, r2, r0, asr #16
    e54c:	addsmi	r3, ip, #67108864	; 0x4000000
    e550:	blls	3c2d08 <g_benchSeparately@@Base+0x393cd4>
    e554:	bls	a685c8 <g_benchSeparately@@Base+0xa39594>
    e558:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    e55c:	andsvs	r9, r4, r8, lsr #20
    e560:	mrrceq	10, 2, r9, fp, cr6
    e564:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    e568:	strbmi	r9, [r4, #-2871]	; 0xfffff4c9
    e56c:	movwcs	fp, #3892	; 0xf34
    e570:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    e574:			; <UNDEFINED> instruction: 0xf0002b00
    e578:	blx	7eec54 <g_benchSeparately@@Base+0x7bfc20>
    e57c:	blx	180afac <g_benchSeparately@@Base+0x17dbf78>
    e580:	bl	feccb3b0 <g_benchSeparately@@Base+0xfec9c37c>
    e584:			; <UNDEFINED> instruction: 0xf04f4f1a
    e588:			; <UNDEFINED> instruction: 0xf8cd0100
    e58c:	svclt	0x000cb028
    e590:	strmi	r2, [sl], -r1, lsl #4
    e594:	svcvs	0x001aebb3
    e598:	tstls	r2, sp, lsr #28
    e59c:	ldrmi	fp, [r3], -ip, lsl #30
    e5a0:	tstls	r1, #11534336	; 0xb00000
    e5a4:	vldrne	d9, [sl, #-56]	; 0xffffffc8
    e5a8:	bls	d72dec <g_benchSeparately@@Base+0xd43db8>
    e5ac:	bcc	1a0020 <g_benchSeparately@@Base+0x170fec>
    e5b0:			; <UNDEFINED> instruction: 0x464a9217
    e5b4:			; <UNDEFINED> instruction: 0x901619d0
    e5b8:	andsls	r1, r5, r8, ror lr
    e5bc:	andls	r2, sp, r3
    e5c0:	blls	3466bc <g_benchSeparately@@Base+0x317688>
    e5c4:	strtmi	r9, [r3], #-2573	; 0xfffff5f3
    e5c8:	bpl	fe61cdd4 <g_benchSeparately@@Base+0xfe5edda0>
    e5cc:	andcs	pc, r2, fp, lsr r8	; <UNPREDICTABLE>
    e5d0:			; <UNDEFINED> instruction: 0xf0004282
    e5d4:	bls	2ae9d4 <g_benchSeparately@@Base+0x27f9a0>
    e5d8:			; <UNDEFINED> instruction: 0xf832b2a3
    e5dc:	bls	25a630 <g_benchSeparately@@Base+0x22b5fc>
    e5e0:	svclt	0x00142b01
    e5e4:			; <UNDEFINED> instruction: 0xf0022200
    e5e8:	mvnlt	r0, r1, lsl #4
    e5ec:			; <UNDEFINED> instruction: 0xf0002900
    e5f0:			; <UNDEFINED> instruction: 0xf1a180df
    e5f4:	blx	fec8ee04 <g_benchSeparately@@Base+0xfec5fdd0>
    e5f8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    e5fc:	strbmi	r1, [r5, #-3685]	; 0xfffff19b
    e600:	andcs	fp, r0, #52, 30	; 0xd0
    e604:	andeq	pc, r1, #2
    e608:	blne	ebabd8 <g_benchSeparately@@Base+0xe8bba4>
    e60c:	stmdble	sl, {r1, r9, fp, sp}
    e610:	vhsub.s8	d20, d16, d31
    e614:			; <UNDEFINED> instruction: 0xf859810e
    e618:	bl	256634 <g_benchSeparately@@Base+0x227600>
    e61c:	tstls	r3, r5, lsl #2
    e620:			; <UNDEFINED> instruction: 0xf0004592
    e624:	smlabtcs	r2, r1, r1, r8
    e628:	strmi	r1, [r0, #2788]!	; 0xae4
    e62c:	movwcs	fp, #3980	; 0xf8c
    e630:	cdpcs	3, 0, cr2, cr0, cr1, {0}
    e634:	movwcs	fp, #3848	; 0xf08
    e638:			; <UNDEFINED> instruction: 0xf0002b00
    e63c:	adcmi	r8, r7, #1073741843	; 0x40000013
    e640:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    e644:			; <UNDEFINED> instruction: 0xf859d9bd
    e648:	bl	25a660 <g_benchSeparately@@Base+0x22b62c>
    e64c:	ldrmi	r0, [sl, #4]
    e650:	blls	442d5c <g_benchSeparately@@Base+0x413d28>
    e654:	ldrbmi	r1, [sl], #-2874	; 0xfffff4c6
    e658:	svclt	0x0028429a
    e65c:	blls	3dfecc <g_benchSeparately@@Base+0x3b0e98>
    e660:	stfeqd	f7, [r3], {162}	; 0xa2
    e664:			; <UNDEFINED> instruction: 0xf0804563
    e668:	stmdavs	r3, {r0, r2, r6, r9, pc}^
    e66c:	ldrdpl	pc, [r4], -fp
    e670:			; <UNDEFINED> instruction: 0xf04042ab
    e674:			; <UNDEFINED> instruction: 0xf10b816c
    e678:	andcc	r0, r8, r8, lsl #10
    e67c:	vrshl.s8	d20, d28, d16
    e680:	stmdavs	r3, {r1, r4, r6, r8, pc}
    e684:	ldrd	pc, [r0], -r5
    e688:			; <UNDEFINED> instruction: 0xf0004573
    e68c:	b	fe0eebb0 <g_benchSeparately@@Base+0xfe0bfb7c>
    e690:	blx	fe4cf2d0 <g_benchSeparately@@Base+0xfe4a029c>
    e694:	blx	fed0b528 <g_benchSeparately@@Base+0xfecdc4f4>
    e698:	bl	18b4ac <g_benchSeparately@@Base+0x15c478>
    e69c:	blls	3cfdf0 <g_benchSeparately@@Base+0x3a0dbc>
    e6a0:	ldmdals	r0, {r0, r2, r3, r5, r6, r7, r9, fp, ip}
    e6a4:	bl	2dbabc <g_benchSeparately@@Base+0x2aca88>
    e6a8:	addsmi	r0, r0, #335544320	; 0x14000000
    e6ac:	svclt	0x009446ae
    e6b0:	andcs	r2, r1, r0
    e6b4:	svclt	0x0018429a
    e6b8:	stmdacs	r0, {sp}
    e6bc:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    e6c0:	ldrmi	r9, [lr, #2829]	; 0xb0d
    e6c4:			; <UNDEFINED> instruction: 0xf8cdbfc1
    e6c8:	blls	3467a0 <g_benchSeparately@@Base+0x31776c>
    e6cc:	tstls	sp, #442368	; 0x6c000
    e6d0:	bls	8884dc <g_benchSeparately@@Base+0x8594a8>
    e6d4:	stmdals	fp, {r0, r4, r6, r7, r9, sl, lr}
    e6d8:			; <UNDEFINED> instruction: 0x46114290
    e6dc:	bne	4c2f14 <g_benchSeparately@@Base+0x493ee0>
    e6e0:	bne	fe034730 <g_benchSeparately@@Base+0xfe0056fc>
    e6e4:	stmdacs	r3, {r1, r4, ip, pc}
    e6e8:	teqhi	lr, #67108864	; 0x4000000	; <UNPREDICTABLE>
    e6ec:			; <UNDEFINED> instruction: 0xf8cd9a1e
    e6f0:	andsls	fp, fp, #72	; 0x48
    e6f4:	andls	r9, fp, #106496	; 0x1a000
    e6f8:	stmdbls	r2!, {r1, r2, r3, r9, fp, ip, pc}
    e6fc:	bls	1195048 <g_benchSeparately@@Base+0x1166014>
    e700:			; <UNDEFINED> instruction: 0xf0012a00
    e704:	vhsub.s8	d24, d8, d17
    e708:	vaddl.s8	q8, d24, d1
    e70c:	setend	le
    e710:	blx	fe80ef3a <g_benchSeparately@@Base+0xfe7dff06>
    e714:	bl	9e720 <g_benchSeparately@@Base+0x6f6ec>
    e718:	stmdals	r0!, {r4, r6, r7, r9, ip}
    e71c:			; <UNDEFINED> instruction: 0x46024410
    e720:	addsmi	r9, r0, #44, 16	; 0x2c0000
    e724:	andshi	pc, r0, #129	; 0x81
    e728:	blcs	b5448 <g_benchSeparately@@Base+0x86414>
    e72c:	sbcshi	pc, sl, #1
    e730:	bls	e16738 <g_benchSeparately@@Base+0xde7704>
    e734:	ldrbvc	r2, [r3], r1, lsl #6
    e738:	pop	{r0, r1, r3, r4, r5, ip, sp, pc}
    e73c:			; <UNDEFINED> instruction: 0xf1068ff0
    e740:	vcge.s8	q8, q12, q8
    e744:	vsubl.s8	q8, d24, d1
    e748:	ldmdbls	r3!, {r7, r9}
    e74c:	blx	fe895916 <g_benchSeparately@@Base+0xfe8668e2>
    e750:	bls	d17364 <g_benchSeparately@@Base+0xce8330>
    e754:	eorls	r9, r2, #28, 2
    e758:	sbcsne	lr, r3, r0, lsl #22
    e75c:	blcs	3547c <g_benchSeparately@@Base+0x6448>
    e760:	orrhi	pc, sp, r1, asr #32
    e764:			; <UNDEFINED> instruction: 0x2c0e9b22
    e768:	bl	f47e0 <g_benchSeparately@@Base+0xc57ac>
    e76c:			; <UNDEFINED> instruction: 0xf1000504
    e770:	vcgt.s8	d16, d1, d1
    e774:			; <UNDEFINED> instruction: 0xf1a48247
    e778:	mvnscs	r0, pc, lsl #4
    e77c:	strdvc	r2, [r1], -lr
    e780:	mvnscs	sp, r5, lsl #18
    e784:			; <UNDEFINED> instruction: 0xf8033aff
    e788:	bcs	fff95394 <g_benchSeparately@@Base+0xfff66360>
    e78c:			; <UNDEFINED> instruction: 0x4618d8fa
    e790:	blcs	8c798 <g_benchSeparately@@Base+0x5d764>
    e794:	ldrmi	r4, [r8], -r3, lsl #12
    e798:	strtmi	r9, [r2], -r2, lsr #18
    e79c:	b	ffe4c76c <g_benchSeparately@@Base+0xffe1d738>
    e7a0:	strtmi	r9, [r0], #-2867	; 0xfffff4cd
    e7a4:	blls	d152ac <g_benchSeparately@@Base+0xce6278>
    e7a8:	blls	d95364 <g_benchSeparately@@Base+0xd66330>
    e7ac:			; <UNDEFINED> instruction: 0xe644601d
    e7b0:	tstcs	r1, r1, lsl sl
    e7b4:			; <UNDEFINED> instruction: 0xf43f2a00
    e7b8:	ldmib	sp, {r0, r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}^
    e7bc:	ldrbmi	r0, [r2], -pc, lsl #2
    e7c0:			; <UNDEFINED> instruction: 0xf7fd9313
    e7c4:	bls	48e0f0 <g_benchSeparately@@Base+0x45f0bc>
    e7c8:	stfnes	f2, [r3, #-8]
    e7cc:	blls	4f341c <g_benchSeparately@@Base+0x4c43e8>
    e7d0:	ldmdavs	sl, {r2, r4, r8, r9, sl, sp, lr, pc}
    e7d4:			; <UNDEFINED> instruction: 0xf47f4592
    e7d8:	bls	3fa3d8 <g_benchSeparately@@Base+0x3cb3a4>
    e7dc:	adcmi	r9, sl, #1984	; 0x7c0
    e7e0:	orrshi	pc, r2, r1, lsl #1
    e7e4:			; <UNDEFINED> instruction: 0xf8db685a
    e7e8:	addmi	r0, r2, #4
    e7ec:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
    e7f0:	andeq	pc, r8, #-1073741822	; 0xc0000002
    e7f4:	stfeqd	f7, [r8], {3}
    e7f8:	vqsub.s8	d20, d17, d5
    e7fc:			; <UNDEFINED> instruction: 0xf8dc8188
    e800:	ldmdavs	r5, {}	; <UNPREDICTABLE>
    e804:			; <UNDEFINED> instruction: 0xf00042a8
    e808:	rsbmi	r8, r8, r8, ror #1
    e80c:			; <UNDEFINED> instruction: 0xf0a0fa90
    e810:			; <UNDEFINED> instruction: 0xf080fab0
    e814:	sbcseq	lr, r0, #2048	; 0x800
    e818:	bne	4b485c <g_benchSeparately@@Base+0x485828>
    e81c:	andcc	r9, r4, #851968	; 0xd0000
    e820:	addmi	r9, r2, #1856	; 0x740
    e824:	ldrmi	fp, [sp], -sl, asr #31
    e828:	ldrmi	r4, [r3], -r3, lsl #12
    e82c:	movwls	r9, #54557	; 0xd51d
    e830:	stmdbls	ip, {r0, r4, r6, r7, r9, sl, sp, lr, pc}
    e834:	strtmi	r5, [r9], #-2378	; 0xfffff6b6
    e838:	ldrmi	r9, [r2, #275]	; 0x113
    e83c:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
    e840:	ldrbmi	r9, [r2], -r4, lsr #22
    e844:	ldmdbls	r0, {r0, r1, r4, sl, fp, ip, pc}
    e848:	stcne	8, cr6, [r0, #-108]!	; 0xffffff94
    e84c:			; <UNDEFINED> instruction: 0xf7fd9318
    e850:	ldmdbls	r4, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    e854:	ldrls	r4, [r3], #-1618	; 0xfffff9ae
    e858:	strtmi	r4, [r0], -r3, lsl #12
    e85c:	tstls	r9, #4, 6	; 0x10000000
    e860:	ldc2l	7, cr15, [r2, #1012]	; 0x3f4
    e864:	blls	6350b8 <g_benchSeparately@@Base+0x606084>
    e868:	blls	65f2ec <g_benchSeparately@@Base+0x6302b8>
    e86c:	andeq	lr, r0, #165888	; 0x28800
    e870:	bl	fe860088 <g_benchSeparately@@Base+0xfe831054>
    e874:	blx	fec4ec84 <g_benchSeparately@@Base+0xfec1fc50>
    e878:	b	140ae84 <g_benchSeparately@@Base+0x13dbe50>
    e87c:	svclt	0x00981151
    e880:	stmdbcs	r0, {r8, sp}
    e884:	addhi	pc, r7, #65	; 0x41
    e888:	ldmdbls	r2, {r2, r3, r5, r8, r9, fp, ip}
    e88c:	ldrmi	r4, [sp], #-1348	; 0xfffffabc
    e890:			; <UNDEFINED> instruction: 0x4644bf38
    e894:	addmi	r1, sl, #43008	; 0xa800
    e898:	addsmi	fp, r9, #40, 30	; 0xa0
    e89c:	smlawbhi	sp, r0, r0, pc	; <UNPREDICTABLE>
    e8a0:	blne	6f54fc <g_benchSeparately@@Base+0x6c64c8>
    e8a4:	vqdmulh.s<illegal width 8>	d18, d0, d2
    e8a8:	blls	4aed74 <g_benchSeparately@@Base+0x47fd40>
    e8ac:	svclt	0x0028429a
    e8b0:	blls	360120 <g_benchSeparately@@Base+0x3310ec>
    e8b4:	stmdble	r8, {r1, r3, r4, r7, r9, lr}
    e8b8:	strtmi	r9, [r3], #-2828	; 0xfffff4f4
    e8bc:	smlatbeq	r3, fp, fp, lr
    e8c0:	svccc	0x0080f5b1
    e8c4:	andls	sp, sp, #8, 20	; 0x8000
    e8c8:	bls	2b3544 <g_benchSeparately@@Base+0x284510>
    e8cc:			; <UNDEFINED> instruction: 0xf832b2a3
    e8d0:	addsmi	r3, ip, #19
    e8d4:	rschi	pc, sp, r1, lsl #1
    e8d8:			; <UNDEFINED> instruction: 0xf8dd9b0d
    e8dc:	blcs	fa984 <g_benchSeparately@@Base+0xcb950>
    e8e0:	addhi	pc, r4, r0, lsl #6
    e8e4:	movwcc	r9, #6926	; 0x1b0e
    e8e8:	blls	3b3528 <g_benchSeparately@@Base+0x3844f4>
    e8ec:	addsmi	r9, r3, #151552	; 0x25000
    e8f0:	ldclge	6, cr15, [r4, #508]!	; 0x1fc
    e8f4:	bls	8b55d0 <g_benchSeparately@@Base+0x88659c>
    e8f8:	vpmin.s8	d17, d24, d12
    e8fc:			; <UNDEFINED> instruction: 0xf1040281
    e900:	vrsra.s64	q8, q8, #56
    e904:	sfmne	f0, 2, [r0], #-512	; 0xfffffe00
    e908:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    e90c:	sbcsne	lr, r3, r0, lsl #22
    e910:	blcs	b5630 <g_benchSeparately@@Base+0x865fc>
    e914:	svcge	0x0022f47f
    e918:	stmialt	lr!, {r0, ip, sp, lr, pc}
    e91c:	andcc	r3, r4, r4, lsl #10
    e920:			; <UNDEFINED> instruction: 0xf63f45ac
    e924:	cdpne	14, 5, cr10, cr3, cr14, {5}
    e928:	andle	r4, r6, #-805306359	; 0xd0000009
    e92c:			; <UNDEFINED> instruction: 0xc000f8b0
    e930:	ldrmi	r8, [ip, #2091]	; 0x82b
    e934:	strcc	fp, [r2, #-3844]	; 0xfffff0fc
    e938:	adcmi	r3, sl, #2
    e93c:	stmdavc	fp!, {r2, r8, fp, ip, lr, pc}
    e940:	addsmi	r7, r8, #0, 16
    e944:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    e948:	bne	ffb7558c <g_benchSeparately@@Base+0xffb46558>
    e94c:	subsmi	lr, sp, r9, lsr #13
    e950:			; <UNDEFINED> instruction: 0xf5a5fa95
    e954:			; <UNDEFINED> instruction: 0xf585fab5
    e958:	strt	r0, [r2], sp, ror #17
    e95c:	addsmi	r9, r3, #126976	; 0x1f000
    e960:	bicshi	pc, r5, r1, lsl #1
    e964:	stmdavs	r2, {r2, r4, fp, ip, pc}
    e968:	addmi	r6, r2, #24, 16	; 0x180000
    e96c:	eorhi	pc, sp, r1, asr #32
    e970:			; <UNDEFINED> instruction: 0xf1039a1f
    e974:	ldmdals	r4, {r2, r9, sl, fp}
    e978:			; <UNDEFINED> instruction: 0xf1004572
    e97c:	vhadd.s8	d16, d1, d4
    e980:	stmdavs	r2, {r1, r3, pc}
    e984:	ldrdgt	pc, [r0], -lr
    e988:			; <UNDEFINED> instruction: 0xf0004562
    e98c:	b	fe0b0988 <g_benchSeparately@@Base+0xfe081954>
    e990:	blx	fe48f1c8 <g_benchSeparately@@Base+0xfe460194>
    e994:	blx	feccb424 <g_benchSeparately@@Base+0xfec9c3f0>
    e998:	bl	3cb3a8 <g_benchSeparately@@Base+0x39c374>
    e99c:	bl	feb924ec <g_benchSeparately@@Base+0xfeb634b8>
    e9a0:	bl	14f5b4 <g_benchSeparately@@Base+0x120580>
    e9a4:	str	r0, [fp], r3, lsl #28
    e9a8:	ldrbmi	r9, [r2], -r4, lsr #22
    e9ac:	ldmdbls	r6, {r0, r1, r4, fp, ip, pc}
    e9b0:	andcc	r6, r4, fp, lsl r8
    e9b4:	streq	lr, [r3], #-2825	; 0xfffff4f7
    e9b8:	stc2l	7, cr15, [lr, #-1012]	; 0xfffffc0c
    e9bc:	ldmdals	r3, {r0, r1, r8, sl, fp, ip}
    e9c0:	addsmi	r1, r1, #12713984	; 0xc20000
    e9c4:	cmphi	r7, r1	; <UNPREDICTABLE>
    e9c8:	ldmdals	r3, {r0, r5, r9, sl, lr}
    e9cc:	tstls	r8, #85983232	; 0x5200000
    e9d0:	ldc2	7, cr15, [sl, #-1012]	; 0xfffffc0c
    e9d4:			; <UNDEFINED> instruction: 0x46049b18
    e9d8:	ldmdals	pc, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    e9dc:			; <UNDEFINED> instruction: 0xf10c3204
    e9e0:	addsmi	r0, r0, #4, 24	; 0x400
    e9e4:	svcge	0x000bf63f
    e9e8:	ldmlt	r1, {r0, ip, sp, lr, pc}
    e9ec:			; <UNDEFINED> instruction: 0x46d99b1d
    e9f0:	blls	3b3684 <g_benchSeparately@@Base+0x384650>
    e9f4:	blls	37367c <g_benchSeparately@@Base+0x344648>
    e9f8:	blls	d7369c <g_benchSeparately@@Base+0xd44668>
    e9fc:	teqls	r9, #6144	; 0x1800
    ea00:	movwcs	lr, #55773	; 0xd9dd
    ea04:	bls	95fa58 <g_benchSeparately@@Base+0x930a24>
    ea08:	addsmi	r9, r3, #-2080374784	; 0x84000000
    ea0c:	addhi	pc, r1, r0, asr #4
    ea10:	strbmi	r9, [fp], r2, lsr #18
    ea14:	blls	735254 <g_benchSeparately@@Base+0x706220>
    ea18:	stmdbls	r6, {r1, r4, r6, r9, fp, ip}^
    ea1c:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    ea20:			; <UNDEFINED> instruction: 0x81a8f041
    ea24:	vpmax.s8	d18, d1, d14
    ea28:	lfmls	f0, 1, [ip], {4}
    ea2c:	smlatbeq	pc, r2, r1, pc	; <UNPREDICTABLE>
    ea30:			; <UNDEFINED> instruction: 0xf04f29fe
    ea34:	strdvc	r0, [r0], -r0	; <UNPREDICTABLE>
    ea38:	rscscs	sp, pc, r5, lsl #18
    ea3c:			; <UNDEFINED> instruction: 0xf80339ff
    ea40:	ldmibcs	lr!, {r0, r8, r9, fp}^
    ea44:			; <UNDEFINED> instruction: 0xf803d8fa
    ea48:	stmdbls	r2!, {r0, r8, r9, fp, ip}
    ea4c:	stmdavs	ip, {r1, r3, r4, sl, lr}
    ea50:	stmdavs	r8, {r3, r8, r9, ip, sp}^
    ea54:			; <UNDEFINED> instruction: 0xf8433108
    ea58:			; <UNDEFINED> instruction: 0xf8434c08
    ea5c:	addsmi	r0, sl, #4, 24	; 0x400
    ea60:	ldmdals	sp, {r0, r2, r4, r5, r6, r7, fp, ip, lr, pc}
    ea64:	stmdbls	lr, {r0, r1, r4, r9, sl, lr}
    ea68:			; <UNDEFINED> instruction: 0xf8231a09
    ea6c:	stmdbls	sp, {r1, r8, r9, fp, ip}
    ea70:	stmdbls	r6, {r3, r8, r9, sl, fp, ip}^
    ea74:	vrhadd.s8	<illegal reg q13.5>, q4, <illegal reg q8.5>
    ea78:	vaddw.s8	q8, q12, d1
    ea7c:	blx	fe84f086 <g_benchSeparately@@Base+0xfe820052>
    ea80:	stflss	f4, [ip], #-0
    ea84:	bicsne	lr, r1, r3, lsl #22
    ea88:	addmi	r3, ip, #-2147483647	; 0x80000001
    ea8c:	mcrge	4, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    ea90:	stmdacs	lr, {r2, r3, r4, r8, sl, fp, ip, pc}
    ea94:	vadd.i8	d23, d1, d28
    ea98:	stmdbls	sp, {r0, r4, r6, r7, r8, pc}
    ea9c:	eorvc	r3, ip, pc, lsl #8
    eaa0:			; <UNDEFINED> instruction: 0xf5b13913
    eaa4:	movwle	r7, #57343	; 0xdfff
    eaa8:	rscscs	r3, pc, r4, lsl #4
    eaac:	mvnsvc	pc, r1, lsr #11
    eab0:			; <UNDEFINED> instruction: 0xf5b14613
    eab4:			; <UNDEFINED> instruction: 0xf8027fff
    eab8:			; <UNDEFINED> instruction: 0xf8020c02
    eabc:			; <UNDEFINED> instruction: 0xf1020c01
    eac0:	rscsle	r0, r3, #536870912	; 0x20000000
    eac4:			; <UNDEFINED> instruction: 0xf10329fe
    eac8:	andsls	r0, ip, r1
    eacc:	ldmibcc	pc!, {r1, r2, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ead0:			; <UNDEFINED> instruction: 0x4603461a
    ead4:			; <UNDEFINED> instruction: 0xf80220ff
    ead8:	andsls	r0, ip, #2048	; 0x800
    eadc:	andsvc	r9, r9, r1, lsr #20
    eae0:	andls	r9, lr, #536870914	; 0x20000002
    eae4:	submi	lr, r2, r1, lsl #14
    eae8:			; <UNDEFINED> instruction: 0xf2a2fa92
    eaec:			; <UNDEFINED> instruction: 0xf282fab2
    eaf0:			; <UNDEFINED> instruction: 0xe69308d2
    eaf4:	andcc	r9, r4, pc, lsl #26
    eaf8:	blls	588754 <g_benchSeparately@@Base+0x559720>
    eafc:	blne	16d4e30 <g_benchSeparately@@Base+0x16a5dfc>
    eb00:	svclt	0x00842b02
    eb04:	tstcs	r2, ip, ror #20
    eb08:	stcge	6, cr15, [pc, #252]	; ec0c <__assert_fail@plt+0xdc48>
    eb0c:	tstcs	r2, ip, lsr r6
    eb10:	stmdbls	r4!, {r0, r1, r3, r7, r8, sl, sp, lr, pc}
    eb14:			; <UNDEFINED> instruction: 0xf8d19b0d
    eb18:	cdpne	0, 9, cr11, cr10, cr0, {0}
    eb1c:	blls	bf4f5c <g_benchSeparately@@Base+0xbc5f28>
    eb20:	stmne	sl, {r1, r2, r4, r9, ip, pc}
    eb24:	ldmdavs	fp, {r0, r4, r5, r8, fp, ip, pc}
    eb28:			; <UNDEFINED> instruction: 0xf8d1920f
    eb2c:	ldrmi	sl, [r1], -r0
    eb30:	bne	ff3203a0 <g_benchSeparately@@Base+0xff2f136c>
    eb34:	eorls	r4, sl, #1375731712	; 0x52000000
    eb38:	tstls	r1, #48, 20	; 0x30000
    eb3c:	orrcc	pc, r0, #46137344	; 0x2c00000
    eb40:	blls	a1f5b8 <g_benchSeparately@@Base+0x9f0584>
    eb44:	svclt	0x00246812
    eb48:	blmi	200c1e0 <g_benchSeparately@@Base+0x1fdd1ac>
    eb4c:	bleq	b200 <__assert_fail@plt+0xa23c>
    eb50:	andsls	r6, r2, #1769472	; 0x1b0000
    eb54:	addsmi	r9, ip, #61440	; 0xf000
    eb58:	ldrdhi	pc, [r0], -r2
    eb5c:	msrhi	LR_fiq, r1
    eb60:			; <UNDEFINED> instruction: 0xf64f9f11
    eb64:	stmdals	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp, lr}
    eb68:	ldrdgt	pc, [r4], sp	; <UNPREDICTABLE>
    eb6c:	addslt	r5, lr, #16384000	; 0xfa0000
    eb70:	vqdmulh.s<illegal width 8>	d15, d2, d12
    eb74:			; <UNDEFINED> instruction: 0xf8500c52
    eb78:	bne	1652c08 <g_benchSeparately@@Base+0x1623bd4>
    eb7c:	svclt	0x002842a9
    eb80:			; <UNDEFINED> instruction: 0xf8294629
    eb84:			; <UNDEFINED> instruction: 0xf8401016
    eb88:	movwcc	r3, #4130	; 0x1022
    eb8c:			; <UNDEFINED> instruction: 0xd1ed429c
    eb90:	ldmdavs	fp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    eb94:	blx	b5442 <g_benchSeparately@@Base+0x8640e>
    eb98:	bls	a4b7ac <g_benchSeparately@@Base+0xa1c778>
    eb9c:	bls	9a6bf4 <g_benchSeparately@@Base+0x977bc0>
    eba0:			; <UNDEFINED> instruction: 0xf8520c5b
    eba4:	ldrbmi	r4, [ip, #-35]	; 0xffffffdd
    eba8:	svcge	0x0032f4ff
    ebac:	vmovl.s8	<illegal reg q7.5>, d15
    ebb0:			; <UNDEFINED> instruction: 0xf388fa5f
    ebb4:	svcmi	0x0018ebb2
    ebb8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ebbc:	eorls	pc, r8, sp, asr #17
    ebc0:	svclt	0x000c468e
    ebc4:	strmi	r2, [sl], -r1, lsl #4
    ebc8:	svcvs	0x0018ebb3
    ebcc:	stcls	14, cr9, [sp, #-52]!	; 0xffffffcc
    ebd0:	svclt	0x000c4608
    ebd4:			; <UNDEFINED> instruction: 0x460b4613
    ebd8:			; <UNDEFINED> instruction: 0x46c19318
    ebdc:	tstls	r9, pc, lsl #22
    ebe0:	tstls	r5, #4, 6	; 0x10000000
    ebe4:	subsmi	r9, sl, #22528	; 0x5800
    ebe8:	bls	4b349c <g_benchSeparately@@Base+0x484468>
    ebec:	tstls	r4, #1811939331	; 0x6c000003
    ebf0:	eorsls	r4, r2, #1375731712	; 0x52000000
    ebf4:	rscscc	pc, pc, #-2147483646	; 0x80000002
    ebf8:	eors	r9, pc, lr, lsr #4
    ebfc:	blls	47543c <g_benchSeparately@@Base+0x446408>
    ec00:	strtmi	r4, [r3], #-1074	; 0xfffffbce
    ec04:	stcvc	8, cr15, [r1], {50}	; 0x32
    ec08:	bls	515274 <g_benchSeparately@@Base+0x4e6240>
    ec0c:	addsmi	r5, r7, #565248	; 0x8a000
    ec10:	adchi	pc, r5, r0
    ec14:	adclt	r9, r3, #40960	; 0xa000
    ec18:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    ec1c:	blcs	75448 <g_benchSeparately@@Base+0x46414>
    ec20:	andcs	fp, r0, #20, 30	; 0x50
    ec24:	andeq	pc, r1, #2
    ec28:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, ip, sp, pc}
    ec2c:	addhi	pc, r7, r0
    ec30:	andeq	pc, r2, #160, 2	; 0x28
    ec34:			; <UNDEFINED> instruction: 0xf282fab2
    ec38:			; <UNDEFINED> instruction: 0x1e670952
    ec3c:	svclt	0x0034455f
    ec40:			; <UNDEFINED> instruction: 0xf0022200
    ec44:	cmnlt	r2, r1, lsl #4
    ec48:	andeq	lr, r4, #174080	; 0x2a800
    ec4c:	stmdble	r9, {r1, r9, fp, sp}
    ec50:	vqrshl.s8	d20, d26, d16
    ec54:	ldmdbls	r2, {r0, r1, r2, r3, r4, r5, r7, pc}
    ec58:	stmdaeq	r7, {r0, r8, r9, fp, sp, lr, pc}
    ec5c:	ldrmi	r5, [r1, #2506]	; 0x9ca
    ec60:	strbthi	pc, [sl], -r0	; <UNPREDICTABLE>
    ec64:	bne	ff916c74 <g_benchSeparately@@Base+0xff8e7c40>
    ec68:	svclt	0x008c45a3
    ec6c:	movwcs	r2, #4864	; 0x1300
    ec70:	svclt	0x00082d00
    ec74:	blcs	1787c <__assert_fail@plt+0x168b8>
    ec78:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    ec7c:			; <UNDEFINED> instruction: 0xf10545a2
    ec80:	ldmible	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    ec84:	ldmdbpl	r3, {r1, r4, r9, fp, ip, pc}
    ec88:	ldrmi	r4, [r9, #1058]	; 0x422
    ec8c:	svcls	0x000fd1c2
    ec90:	smlatbeq	r4, sl, fp, lr
    ec94:	ldrtmi	r9, [r9], #-2832	; 0xfffff4f0
    ec98:	svclt	0x00284299
    ec9c:	blls	560508 <g_benchSeparately@@Base+0x5314d4>
    eca0:	stfeqd	f7, [r3], {161}	; 0xa1
    eca4:	strbmi	r9, [r3, #-268]!	; 0xfffffef4
    eca8:	strbhi	pc, [r6], r0, lsl #1	; <UNPREDICTABLE>
    ecac:			; <UNDEFINED> instruction: 0x46396853
    ecb0:	adcsmi	r6, fp, #8323072	; 0x7f0000
    ecb4:	ldrhi	pc, [r7, #64]!	; 0x40
    ecb8:	strcc	r4, [r8, -pc, lsl #12]
    ecbc:			; <UNDEFINED> instruction: 0xf10245bc
    ecc0:	svclt	0x00880808
    ecc4:	vmla.i8	d25, d0, d12
    ecc8:			; <UNDEFINED> instruction: 0xf8d88595
    eccc:			; <UNDEFINED> instruction: 0xf8d73000
    ecd0:	ldrbmi	lr, [r3, #-0]!
    ecd4:	strhi	pc, [r7]
    ecd8:	movweq	lr, #60035	; 0xea83
    ecdc:	blx	fe4f3114 <g_benchSeparately@@Base+0xfe4c40e0>
    ece0:	blx	fed0bb74 <g_benchSeparately@@Base+0xfecdcb40>
    ece4:	bl	20baf8 <g_benchSeparately@@Base+0x1dcac4>
    ece8:	blls	550c3c <g_benchSeparately@@Base+0x521c08>
    ecec:	vldmdbne	fp!, {s2-s256}
    ecf0:	ldmdbls	r3, {r0, r1, r4, r8, r9, ip, pc}
    ecf4:			; <UNDEFINED> instruction: 0xf8dd9b0f
    ecf8:	strmi	ip, [fp], #-76	; 0xffffffb4
    ecfc:	svcls	0x00179317
    ed00:	ldmdbls	r0, {r2, r3, r8, r9, fp, ip, pc}
    ed04:	blx	fedd5c88 <g_benchSeparately@@Base+0xfeda6c54>
    ed08:	addsmi	pc, r9, #35389440	; 0x21c0000
    ed0c:	ldrbne	lr, [r7, -pc, asr #20]
    ed10:			; <UNDEFINED> instruction: 0x2700bf98
    ed14:	svccs	0x000046be
    ed18:	ldrbhi	pc, [sp, #64]	; 0x40	; <UNPREDICTABLE>
    ed1c:	blcs	3597c <g_benchSeparately@@Base+0x6948>
    ed20:	strhi	pc, [r9, #64]	; 0x40
    ed24:	ldrmi	r9, [r4, #2582]!	; 0xa16
    ed28:	svcge	0x0074f77f
    ed2c:	ldmdbne	r3, {r0, r1, r2, r3, r8, fp, ip, pc}
    ed30:	stmne	sl, {r1, r2, r5, r6, r9, sl, lr}
    ed34:	bls	473568 <g_benchSeparately@@Base+0x444534>
    ed38:	tstls	fp, #13828096	; 0xd30000
    ed3c:	bls	648aec <g_benchSeparately@@Base+0x619ab8>
    ed40:	bcs	16d4c <__assert_fail@plt+0x15d88>
    ed44:	strbmi	sp, [sl], -pc, lsl #1
    ed48:	ldmdals	r5, {r4, r8, fp, ip, pc}
    ed4c:			; <UNDEFINED> instruction: 0xf7fd930c
    ed50:	bls	64db64 <g_benchSeparately@@Base+0x61eb30>
    ed54:	andcs	r1, r2, r3, lsl #26
    ed58:	blls	3339c4 <g_benchSeparately@@Base+0x304990>
    ed5c:	ldmdavs	sl, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    ed60:			; <UNDEFINED> instruction: 0xf47f4591
    ed64:	bls	5baac8 <g_benchSeparately@@Base+0x58ba94>
    ed68:			; <UNDEFINED> instruction: 0xf0402a00
    ed6c:	andcs	r8, r0, #187695104	; 0xb300000
    ed70:	pkhbtmi	r9, ip, r5, lsl #18
    ed74:	strmi	r9, [ip, #2335]	; 0x91f
    ed78:	ldrbhi	pc, [r0, r0, lsl #1]	; <UNPREDICTABLE>
    ed7c:	ldmdavs	r9, {r0, r1, r2, r3, r8, r9, sl, fp, ip, pc}^
    ed80:	adcsmi	r6, r9, #8323072	; 0x7f0000
    ed84:	ldrbhi	pc, [r0], -r0, asr #32	; <UNPREDICTABLE>
    ed88:			; <UNDEFINED> instruction: 0xf1039f0f
    ed8c:			; <UNDEFINED> instruction: 0xf1070c08
    ed90:	svcls	0x001f0108
    ed94:	vhsub.s8	d20, d16, d15
    ed98:			; <UNDEFINED> instruction: 0xf8dc862f
    ed9c:			; <UNDEFINED> instruction: 0xf8d17000
    eda0:	ldrbmi	lr, [r7, #-0]!
    eda4:	strthi	pc, [r1], -r0
    eda8:	streq	lr, [lr, -r7, lsl #21]
    edac:			; <UNDEFINED> instruction: 0xf7a7fa97
    edb0:			; <UNDEFINED> instruction: 0xf787fab7
    edb4:	bicseq	lr, r7, r1, lsl #22
    edb8:	blne	ff276a14 <g_benchSeparately@@Base+0xff2479e0>
    edbc:	bne	fe25b1d4 <g_benchSeparately@@Base+0xfe22c1a0>
    edc0:			; <UNDEFINED> instruction: 0xf77f42b1
    edc4:	ldrmi	sl, [r3], #-3879	; 0xfffff0d9
    edc8:	blls	3f3a3c <g_benchSeparately@@Base+0x3c4a08>
    edcc:	ldrmi	r4, [r3], #-1550	; 0xfffff9f2
    edd0:	ldr	r9, [pc, -fp, lsl #6]
    edd4:	bl	75220 <g_benchSeparately@@Base+0x461ec>
    edd8:	stmibpl	sl, {r0, r1, r2, fp}^
    eddc:			; <UNDEFINED> instruction: 0xf47f4591
    ede0:	blls	93aaec <g_benchSeparately@@Base+0x90bab8>
    ede4:	ldmdbls	r0, {r1, r3, r6, r9, sl, lr}
    ede8:	andeq	pc, r4, r8, lsl #2
    edec:	movwls	r6, #51227	; 0xc81b
    edf0:	blx	cccdee <g_benchSeparately@@Base+0xc9ddba>
    edf4:	strbmi	r9, [sl], -sl, lsr #18
    edf8:	strbmi	r4, [r0], -r3, lsl #12
    edfc:	tstls	r3, #4, 6	; 0x10000000
    ee00:	blx	ccdfe <g_benchSeparately@@Base+0x9ddca>
    ee04:	ldrmi	r9, [sl, #2828]	; 0xb0c
    ee08:	bl	fea35a5c <g_benchSeparately@@Base+0xfea06a28>
    ee0c:	strmi	r0, [r4], -r0, lsl #4
    ee10:	smlatbeq	r2, r1, fp, lr
    ee14:			; <UNDEFINED> instruction: 0xf181fab1
    ee18:	cmpne	r1, pc, asr #20
    ee1c:			; <UNDEFINED> instruction: 0x2100bf98
    ee20:			; <UNDEFINED> instruction: 0xf0402900
    ee24:	blne	f30da0 <g_benchSeparately@@Base+0xf01d6c>
    ee28:	ldrbmi	r9, [ip, #-2329]	; 0xfffff6e7
    ee2c:	svclt	0x0038441f
    ee30:	blne	ea07a8 <g_benchSeparately@@Base+0xe71774>
    ee34:	svclt	0x0028428a
    ee38:			; <UNDEFINED> instruction: 0xf0804299
    ee3c:	blls	bb073c <g_benchSeparately@@Base+0xb81708>
    ee40:	blcs	95ab4 <g_benchSeparately@@Base+0x66a80>
    ee44:	strbhi	pc, [r2], -r0, asr #4	; <UNPREDICTABLE>
    ee48:	blcs	35aa8 <g_benchSeparately@@Base+0x6a74>
    ee4c:	ldrbhi	pc, [ip, -r0, asr #32]	; <UNPREDICTABLE>
    ee50:	addsmi	r9, sl, #25600	; 0x6400
    ee54:	ldrmi	fp, [sl], -r8, lsr #30
    ee58:	stmdble	r9, {r1, r4, r5, r7, r9, lr}
    ee5c:	stmdals	pc, {r0, r4, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    ee60:	bne	ff05fef4 <g_benchSeparately@@Base+0xff030ec0>
    ee64:	svccc	0x0080f5b1
    ee68:	ldrmi	sp, [r6], -r9, lsl #20
    ee6c:	andls	r9, fp, fp, lsl r3
    ee70:	adclt	r9, r3, #40960	; 0xa000
    ee74:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    ee78:			; <UNDEFINED> instruction: 0xf080429c
    ee7c:	blls	370c48 <g_benchSeparately@@Base+0x341c14>
    ee80:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    ee84:			; <UNDEFINED> instruction: 0x961242b3
    ee88:	cfstrdge	mvd15, [r2, #252]	; 0xfc
    ee8c:	stmdbls	r0!, {r1, r2, r3, r8, r9, fp, ip, pc}
    ee90:	ldrmi	r4, [sl], -fp, lsl #5
    ee94:	stmdals	r7!, {r4, r8, fp, ip, lr, pc}
    ee98:	strmi	r9, [r3], #-3083	; 0xfffff3f5
    ee9c:	blls	75f914 <g_benchSeparately@@Base+0x7308e0>
    eea0:	svclt	0x00389c23
    eea4:	tstls	sp, #36700160	; 0x2300000
    eea8:	ldrmi	fp, [r3], -ip, lsr #30
    eeac:	movwls	r4, #58891	; 0xe60b
    eeb0:	svclt	0x00389b0d
    eeb4:	movwls	r4, #54787	; 0xd603
    eeb8:	bls	3b5aec <g_benchSeparately@@Base+0x386ab8>
    eebc:	blcs	95930 <g_benchSeparately@@Base+0x668fc>
    eec0:	blls	4c5ee8 <g_benchSeparately@@Base+0x496eb4>
    eec4:	blls	6f3b00 <g_benchSeparately@@Base+0x6c4acc>
    eec8:	blls	2f3b44 <g_benchSeparately@@Base+0x2c4b10>
    eecc:	ldr	r9, [r7, #782]	; 0x30e
    eed0:	muleq	r0, r0, sl
    eed4:	strbmi	r9, [sl], sp, lsl #18
    eed8:	eorls	r4, r1, #167772160	; 0xa000000
    eedc:	andcc	r9, r1, #28, 20	; 0x1c000
    eee0:	blcs	473768 <g_benchSeparately@@Base+0x444734>
    eee4:	bls	385f54 <g_benchSeparately@@Base+0x356f20>
    eee8:	bcs	4b5f38 <g_benchSeparately@@Base+0x486f04>
    eeec:	stcls	8, cr9, [fp, #-56]	; 0xffffffc8
    eef0:	smlatbeq	r4, r4, r1, pc	; <UNPREDICTABLE>
    eef4:	andscs	fp, r2, #168, 30	; 0x2a0
    eef8:	strtmi	r4, [r9], #-1040	; 0xfffffbf0
    eefc:	svclt	0x00844288
    ef00:	bcc	115370 <g_benchSeparately@@Base+0xe633c>
    ef04:	blcs	15a58 <__assert_fail@plt+0x14a94>
    ef08:	bls	306330 <g_benchSeparately@@Base+0x2d72fc>
    ef0c:	andls	r4, fp, #436207616	; 0x1a000000
    ef10:	ldrmi	r9, [sl], #-2587	; 0xfffff5e5
    ef14:	bls	4b3788 <g_benchSeparately@@Base+0x484754>
    ef18:	tstls	r2, #864256	; 0xd3000
    ef1c:	blls	2f576c <g_benchSeparately@@Base+0x2c6738>
    ef20:	bls	95ff74 <g_benchSeparately@@Base+0x930f40>
    ef24:	addsmi	r9, r3, #-1677721600	; 0x9c000000
    ef28:	rscshi	pc, r0, r0, asr #4
    ef2c:	ldrbmi	r9, [r3], fp, lsl #22
    ef30:	addmi	r9, fp, #540672	; 0x84000
    ef34:	stmdbls	r2!, {r1, r3, r4, r9, sl, lr}
    ef38:	bls	3bec38 <g_benchSeparately@@Base+0x38fc04>
    ef3c:	movwls	r1, #55963	; 0xda9b
    ef40:	bls	835b80 <g_benchSeparately@@Base+0x806b4c>
    ef44:	stmdbls	r6, {r0, r1, r3, r4, r6, r9, fp, ip}^
    ef48:	vand	<illegal reg q13.5>, q4, <illegal reg q8.5>
    ef4c:	vaddl.s8	q8, d24, d1
    ef50:			; <UNDEFINED> instruction: 0xf1030080
    ef54:	blx	fe80f37e <g_benchSeparately@@Base+0xfe7e034a>
    ef58:	bl	5ef6c <g_benchSeparately@@Base+0x2ff38>
    ef5c:	stmdals	ip!, {r4, r6, r7, r8, ip}
    ef60:	addmi	r4, r8, #285212672	; 0x11000000
    ef64:	blge	ff84c368 <g_benchSeparately@@Base+0xff81d334>
    ef68:	vqdmulh.s<illegal width 8>	d18, d0, d14
    ef6c:	ldcls	6, cr8, [ip], {88}	; 0x58
    ef70:	smlatbeq	pc, r3, r1, pc	; <UNPREDICTABLE>
    ef74:			; <UNDEFINED> instruction: 0xf04f29fe
    ef78:	strdvc	r0, [r0], -r0	; <UNPREDICTABLE>
    ef7c:	rscscs	sp, pc, r5, lsl #18
    ef80:			; <UNDEFINED> instruction: 0xf80239ff
    ef84:	ldmibcs	lr!, {r0, r8, r9, fp}^
    ef88:			; <UNDEFINED> instruction: 0xf802d8fa
    ef8c:	stmdbls	r2!, {r0, r8, r9, fp, ip}
    ef90:	stmdavs	ip, {r0, r1, r4, sl, lr}
    ef94:	stmdavs	r8, {r3, r9, ip, sp}^
    ef98:			; <UNDEFINED> instruction: 0xf8423108
    ef9c:			; <UNDEFINED> instruction: 0xf8424c08
    efa0:	addsmi	r0, r3, #4, 24	; 0x400
    efa4:	ldmdals	sp, {r0, r2, r4, r5, r6, r7, fp, ip, lr, pc}
    efa8:	bls	3a0814 <g_benchSeparately@@Base+0x3717e0>
    efac:	stmdals	r6, {r1, r4, r9, fp, ip}^
    efb0:	blcs	cd03c <g_benchSeparately@@Base+0x9e008>
    efb4:	bcc	1357f0 <g_benchSeparately@@Base+0x1067bc>
    efb8:	vrhadd.s8	<illegal reg q13.5>, q4, q8
    efbc:	vaddl.s8	q8, d24, d1
    efc0:	blx	fe80f1ca <g_benchSeparately@@Base+0xfe7e0196>
    efc4:	stcls	0, cr4, [ip], #-8
    efc8:	sbcsne	lr, r0, r1, lsl #22
    efcc:	addmi	r3, r4, #6
    efd0:	blge	feacc3d4 <g_benchSeparately@@Base+0xfea9d3a0>
    efd4:	bcs	3b604c <g_benchSeparately@@Base+0x387018>
    efd8:	vadd.i8	d23, d0, d16
    efdc:	bls	3708b8 <g_benchSeparately@@Base+0x341884>
    efe0:	eorvc	r3, r0, pc
    efe4:			; <UNDEFINED> instruction: 0xf5b23a13
    efe8:	movwle	r7, #57343	; 0xdfff
    efec:	rscscs	r3, pc, r4, lsl #6
    eff0:	rscsvc	pc, pc, #679477248	; 0x28800000
    eff4:			; <UNDEFINED> instruction: 0xf5b24619
    eff8:			; <UNDEFINED> instruction: 0xf8037fff
    effc:			; <UNDEFINED> instruction: 0xf8030c02
    f000:			; <UNDEFINED> instruction: 0xf1030c01
    f004:	rscsle	r0, r3, #134217728	; 0x8000000
    f008:			; <UNDEFINED> instruction: 0xf1012afe
    f00c:			; <UNDEFINED> instruction: 0xf1010401
    f010:	ldrls	r0, [ip], #-770	; 0xfffffcfe
    f014:	ldrhi	pc, [sl], r0, lsl #4
    f018:	ldmib	sp, {r1, r3, ip, sp, lr}^
    f01c:	strmi	r1, [sl], #-525	; 0xfffffdf3
    f020:	eorls	r9, r2, #180224	; 0x2c000
    f024:	bls	1195a5c <g_benchSeparately@@Base+0x1166a28>
    f028:	vand	<illegal reg q13.5>, q4, q9
    f02c:	vaddw.s8	q8, q12, d1
    f030:	cps	#0
    f034:	blx	fe84f85e <g_benchSeparately@@Base+0xfe82082a>
    f038:	bl	8f450 <g_benchSeparately@@Base+0x6041c>
    f03c:	stmdbls	ip!, {r0, r4, r6, r7, r9, ip}
    f040:	addsmi	r4, r1, #436207616	; 0x1a000000
    f044:	blge	1c4c448 <g_benchSeparately@@Base+0x1c1d414>
    f048:			; <UNDEFINED> instruction: 0xf2402c0e
    f04c:	ldmdals	ip, {r0, r1, r5, r6, r7, r8, sl, pc}
    f050:	andeq	pc, pc, #164, 2	; 0x29
    f054:			; <UNDEFINED> instruction: 0xf04f2afe
    f058:	strdvc	r0, [r1], -r0	; <UNPREDICTABLE>
    f05c:	mvnscs	sp, r5, lsl #18
    f060:			; <UNDEFINED> instruction: 0xf8033aff
    f064:	bcs	fff95c70 <g_benchSeparately@@Base+0xfff66c3c>
    f068:			; <UNDEFINED> instruction: 0xf803d8fa
    f06c:	bls	899c78 <g_benchSeparately@@Base+0x86ac44>
    f070:	ldmdavs	r0, {r2, r3, r4, sl, lr}
    f074:	ldmdavs	r1, {r3, r8, r9, ip, sp}^
    f078:			; <UNDEFINED> instruction: 0xf8433208
    f07c:			; <UNDEFINED> instruction: 0xf8430c08
    f080:	addsmi	r1, ip, #4, 24	; 0x400
    f084:	bls	705460 <g_benchSeparately@@Base+0x6d642c>
    f088:	blls	2e0914 <g_benchSeparately@@Base+0x2b18e0>
    f08c:			; <UNDEFINED> instruction: 0xf8211a9b
    f090:	blls	49dca0 <g_benchSeparately@@Base+0x46ec6c>
    f094:	blls	1196d04 <g_benchSeparately@@Base+0x1167cd0>
    f098:	vrhadd.s8	<illegal reg q13.5>, q4, <illegal reg q9.5>
    f09c:	vsubw.s8	q8, q12, d1
    f0a0:	blx	fe8cfeaa <g_benchSeparately@@Base+0xfe8a0e76>
    f0a4:	stmdals	ip!, {r1, r8, r9}
    f0a8:	bicsne	lr, r3, #1024	; 0x400
    f0ac:	addsmi	r3, r8, #402653184	; 0x18000000
    f0b0:	blge	ecc4b4 <g_benchSeparately@@Base+0xe9d480>
    f0b4:	bcs	3b512c <g_benchSeparately@@Base+0x3860f8>
    f0b8:	vadd.i8	d23, d0, d3
    f0bc:	bls	4b0834 <g_benchSeparately@@Base+0x481800>
    f0c0:	andvc	r3, r3, pc, lsl #6
    f0c4:			; <UNDEFINED> instruction: 0xf5b23a13
    f0c8:	movwle	r7, #57343	; 0xdfff
    f0cc:	rscscs	r1, pc, r3, lsr #26
    f0d0:	rscsvc	pc, pc, #679477248	; 0x28800000
    f0d4:			; <UNDEFINED> instruction: 0xf5b24619
    f0d8:			; <UNDEFINED> instruction: 0xf8037fff
    f0dc:			; <UNDEFINED> instruction: 0xf8030c02
    f0e0:			; <UNDEFINED> instruction: 0xf1030c01
    f0e4:	rscsle	r0, r3, #134217728	; 0x8000000
    f0e8:			; <UNDEFINED> instruction: 0xf1012afe
    f0ec:	andsls	r0, ip, r1
    f0f0:	bcc	5510 <__assert_fail@plt+0x454c>
    f0f4:	strmi	r4, [r1], -fp, lsl #12
    f0f8:			; <UNDEFINED> instruction: 0xf80320ff
    f0fc:	tstls	ip, #2048	; 0x800
    f100:	andvc	r9, sl, r7, lsr #22
    f104:	movwls	r9, #58146	; 0xe322
    f108:	bllt	ffc0d10c <g_benchSeparately@@Base+0xffbde0d8>
    f10c:	blls	4b55a4 <g_benchSeparately@@Base+0x486570>
    f110:	ldrdhi	pc, [r0], -r1
    f114:	stmdbls	fp, {r1, r3, r4, r6, r7, r9, sl, fp, ip}
    f118:	andsls	r9, r7, #48128	; 0xbc00
    f11c:	ldmdbls	r1!, {r1, r3, r7, fp, ip}
    f120:	andsls	r6, r1, #1769472	; 0x1b0000
    f124:	ldrmi	r6, [r1], -pc, lsl #16
    f128:	bne	ff320998 <g_benchSeparately@@Base+0xff2f1964>
    f12c:	eorls	r4, sl, #973078528	; 0x3a000000
    f130:	tstls	r3, #48, 20	; 0x30000
    f134:	orrcc	pc, r0, #8, 10	; 0x2000000
    f138:	blls	a1fbb0 <g_benchSeparately@@Base+0x9f0b7c>
    f13c:	svclt	0x00246812
    f140:	ldmdami	pc!, {r2, r5, r7, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    f144:	ldmeq	pc!, {r3, r5, r7, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    f148:			; <UNDEFINED> instruction: 0x4691681b
    f14c:	addsmi	r9, ip, #69632	; 0x11000
    f150:	andls	r6, ip, #1179648	; 0x120000
    f154:	mvnhi	pc, #64, 4
    f158:	ldrdgt	pc, [ip], #-141	; 0xffffff73
    f15c:	ldrbvc	pc, [pc, #1615]!	; f7b3 <__assert_fail@plt+0xe7ef>	; <UNPREDICTABLE>
    f160:			; <UNDEFINED> instruction: 0xf8dd9826
    f164:			; <UNDEFINED> instruction: 0xf85ce0a4
    f168:	addslt	r2, lr, #3
    f16c:	vqdmulh.s<illegal width 8>	d15, d2, d14
    f170:			; <UNDEFINED> instruction: 0xf8500c52
    f174:	bne	1653204 <g_benchSeparately@@Base+0x16241d0>
    f178:	svclt	0x002842a9
    f17c:			; <UNDEFINED> instruction: 0xf82a4629
    f180:			; <UNDEFINED> instruction: 0xf8401016
    f184:	movwcc	r3, #4130	; 0x1022
    f188:			; <UNDEFINED> instruction: 0xd1ec429c
    f18c:	ldmdavs	fp, {r0, r4, r8, r9, fp, ip, pc}
    f190:	blx	b5a3e <g_benchSeparately@@Base+0x86a0a>
    f194:	bls	a4bda8 <g_benchSeparately@@Base+0xa1cd74>
    f198:	bls	9a71f0 <g_benchSeparately@@Base+0x9781bc>
    f19c:			; <UNDEFINED> instruction: 0xf8520c5b
    f1a0:	strbmi	r4, [r4, #-35]	; 0xffffffdd
    f1a4:	mcrge	4, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    f1a8:	tstcs	r0, ip, lsl #16
    f1ac:	eorge	pc, r8, sp, asr #17
    f1b0:			; <UNDEFINED> instruction: 0xf8dd46ca
    f1b4:	addlt	fp, r2, #72	; 0x48
    f1b8:	bl	fecbbccc <g_benchSeparately@@Base+0xfec8cc98>
    f1bc:	stcls	15, cr4, [sp, #-64]!	; 0xffffffc0
    f1c0:	svclt	0x000c9123
    f1c4:	strmi	r2, [sl], -r1, lsl #4
    f1c8:	svcvs	0x0010ebb3
    f1cc:	ldrmi	fp, [r3], -ip, lsl #30
    f1d0:	tstls	r9, #11534336	; 0xb00000
    f1d4:	movwcc	r9, #19217	; 0x4b11
    f1d8:	blls	5f3e38 <g_benchSeparately@@Base+0x5c4e04>
    f1dc:	eorls	r4, fp, #-1610612731	; 0xa0000005
    f1e0:			; <UNDEFINED> instruction: 0x464a43db
    f1e4:	ldmibne	r0, {r0, r2, r4, r8, r9, ip, pc}^
    f1e8:	mrcne	0, 3, r9, cr8, cr2, {1}
    f1ec:	sub	r9, r2, lr, lsr #32
    f1f0:	blls	4f5a24 <g_benchSeparately@@Base+0x4c69f0>
    f1f4:	strtmi	r4, [r3], #-1114	; 0xfffffba6
    f1f8:	stcvs	8, cr15, [r1], {50}	; 0x32
    f1fc:	andeq	lr, fp, r3, lsl #22
    f200:	bpl	fe0b5a5c <g_benchSeparately@@Base+0xfe086a28>
    f204:			; <UNDEFINED> instruction: 0xf0004296
    f208:	bls	2af4b8 <g_benchSeparately@@Base+0x280484>
    f20c:			; <UNDEFINED> instruction: 0xf832b2a3
    f210:	blls	267264 <g_benchSeparately@@Base+0x238230>
    f214:	svclt	0x00142e01
    f218:			; <UNDEFINED> instruction: 0xf0032300
    f21c:	mvnslt	r0, r1, lsl #6
    f220:			; <UNDEFINED> instruction: 0xf0002900
    f224:			; <UNDEFINED> instruction: 0xf1a1808e
    f228:	blx	feccfe38 <g_benchSeparately@@Base+0xfeca0e04>
    f22c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    f230:	ldmibcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    f234:	svclt	0x003445c1
    f238:			; <UNDEFINED> instruction: 0xf0032300
    f23c:	cmnlt	fp, r1, lsl #6
    f240:	blcs	95f34 <g_benchSeparately@@Base+0x66f00>
    f244:	strbmi	sp, [pc, #-2315]	; e941 <__assert_fail@plt+0xd97d>
    f248:	orrhi	pc, r9, r0, asr #4
    f24c:	andeq	lr, r9, #10240	; 0x2800
    f250:	andcc	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    f254:	bls	333a98 <g_benchSeparately@@Base+0x304a64>
    f258:			; <UNDEFINED> instruction: 0xf000429a
    f25c:	tstcs	r2, r4, asr r2
    f260:	strmi	r1, [r0, #2980]!	; 0xba4
    f264:	movwcs	fp, #3980	; 0xf8c
    f268:	stccs	3, cr2, [r0, #-4]
    f26c:	movwcs	fp, #3848	; 0xf08
    f270:			; <UNDEFINED> instruction: 0xf0002b00
    f274:	adcsmi	r8, ip, #175	; 0xaf
    f278:	ldrbcc	pc, [pc, #261]!	; f385 <__assert_fail@plt+0xe3c1>	; <UNPREDICTABLE>
    f27c:			; <UNDEFINED> instruction: 0xf85ad2b8
    f280:	bl	29b298 <g_benchSeparately@@Base+0x26c264>
    f284:	stmdals	ip, {r2, r9}
    f288:			; <UNDEFINED> instruction: 0xd1be4298
    f28c:	blne	e36ad8 <g_benchSeparately@@Base+0xe07aa4>
    f290:	ldrtmi	r9, [r0], #-2832	; 0xfffff4f0
    f294:	svclt	0x00284298
    f298:	blls	5a0b00 <g_benchSeparately@@Base+0x571acc>
    f29c:	stfeqd	f7, [r3], {160}	; 0xa0
    f2a0:	strbmi	r9, [r3, #-15]!
    f2a4:	rsbhi	pc, fp, #128	; 0x80
    f2a8:			; <UNDEFINED> instruction: 0x46306853
    f2ac:	adcsmi	r6, r3, #7733248	; 0x760000
    f2b0:	bichi	pc, pc, r0, asr #32
    f2b4:	strcc	r4, [r8], -r6, lsl #12
    f2b8:			; <UNDEFINED> instruction: 0xf10245b4
    f2bc:	svclt	0x00880908
    f2c0:	vadd.i8	d25, d0, d15
    f2c4:			; <UNDEFINED> instruction: 0xf8d981ae
    f2c8:			; <UNDEFINED> instruction: 0xf8d63000
    f2cc:	ldrbmi	lr, [r3, #-0]!
    f2d0:	movhi	pc, r0
    f2d4:	movweq	lr, #60035	; 0xea83
    f2d8:	blx	fe4f331c <g_benchSeparately@@Base+0xfe4c42e8>
    f2dc:	blx	fed0c170 <g_benchSeparately@@Base+0xfecdd13c>
    f2e0:	bl	1cc0f4 <g_benchSeparately@@Base+0x19d0c0>
    f2e4:	blls	590e38 <g_benchSeparately@@Base+0x561e04>
    f2e8:	vldmdbne	r3!, {s2-s247}
    f2ec:	ldmdals	r4, {r2, r4, r8, r9, ip, pc}
    f2f0:	strmi	r9, [r3], #-2833	; 0xfffff4ef
    f2f4:	ldmib	sp, {r3, r4, r8, r9, ip, pc}^
    f2f8:	cdpls	0, 1, cr3, cr8, cr15, {0}
    f2fc:			; <UNDEFINED> instruction: 0x469c4298
    f300:			; <UNDEFINED> instruction: 0xf04fbf94
    f304:			; <UNDEFINED> instruction: 0xf04f0c00
    f308:	adcsmi	r0, r3, #256	; 0x100
    f30c:			; <UNDEFINED> instruction: 0xf04fbf18
    f310:	strbtmi	r0, [r0], -r0, lsl #24
    f314:			; <UNDEFINED> instruction: 0xf8dd46e6
    f318:	stmdacs	r0, {r4, r6, lr, pc}
    f31c:	bichi	pc, r2, r0, asr #32
    f320:	blcs	35f84 <g_benchSeparately@@Base+0x6f50>
    f324:	orrshi	pc, ip, r0, asr #32
    f328:	ldrbmi	r9, [ip, #2583]	; 0xa17
    f32c:	svcge	0x006df77f
    f330:	stmiane	r3!, {r0, r4, fp, ip, pc}
    f334:	stmne	r2, {r0, r1, r5, r6, r7, r9, sl, lr}
    f338:	bls	4f3ba8 <g_benchSeparately@@Base+0x4c4b74>
    f33c:	tstls	lr, #13828096	; 0xd30000
    f340:	blls	6890d4 <g_benchSeparately@@Base+0x65a0a0>
    f344:	blcs	17750 <__assert_fail@plt+0x1678c>
    f348:	ldmdbls	r0, {r1, r3, r7, ip, lr, pc}
    f34c:	ldmdals	r6, {r2, r3, r9, fp, ip, pc}
    f350:			; <UNDEFINED> instruction: 0xf882f7fd
    f354:	stfnes	f2, [r3, #-8]
    f358:	blls	673fec <g_benchSeparately@@Base+0x644fb8>
    f35c:	ldmdavs	sl, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    f360:	addsmi	r9, r0, #12, 16	; 0xc0000
    f364:	svcge	0x0051f47f
    f368:	bcs	35bcc <g_benchSeparately@@Base+0x6b98>
    f36c:	andshi	pc, r9, #64	; 0x40
    f370:	ldmdals	r6, {r9, sp}
    f374:	ldmdals	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    f378:			; <UNDEFINED> instruction: 0xf0804286
    f37c:	mrcls	2, 0, r8, cr1, cr0, {1}
    f380:	ldmdavs	r6!, {r3, r4, r6, fp, sp, lr}^
    f384:			; <UNDEFINED> instruction: 0xf04042b0
    f388:	mrcls	1, 0, r8, cr1, cr3, {7}
    f38c:	mvfeqe	f7, f3
    f390:			; <UNDEFINED> instruction: 0x3608981f
    f394:	vqsub.s8	d20, d16, d16
    f398:			; <UNDEFINED> instruction: 0xf8de81d4
    f39c:			; <UNDEFINED> instruction: 0xf8d60000
    f3a0:	strbmi	ip, [r0, #-0]!
    f3a4:	bichi	pc, r6, r0
    f3a8:	andeq	lr, ip, r0, lsl #21
    f3ac:			; <UNDEFINED> instruction: 0xf0a0fa90
    f3b0:			; <UNDEFINED> instruction: 0xf080fab0
    f3b4:	sbcseq	lr, r0, r6, lsl #22
    f3b8:	blne	fe036c18 <g_benchSeparately@@Base+0xfe007be4>
    f3bc:	bne	fe01b3d4 <g_benchSeparately@@Base+0xfdfec3a0>
    f3c0:			; <UNDEFINED> instruction: 0xf77f4558
    f3c4:	ldrmi	sl, [r3], #-3874	; 0xfffff0de
    f3c8:	blls	474048 <g_benchSeparately@@Base+0x445014>
    f3cc:	ldrmi	r4, [r3], #-1667	; 0xfffff97d
    f3d0:			; <UNDEFINED> instruction: 0xe71a931a
    f3d4:			; <UNDEFINED> instruction: 0xf8dd9a12
    f3d8:	ldrbmi	sl, [sl, #-40]	; 0xffffffd8
    f3dc:			; <UNDEFINED> instruction: 0xf43f9b20
    f3e0:	bls	37aa7c <g_benchSeparately@@Base+0x34ba48>
    f3e4:	andcc	r9, r3, #229376	; 0x38000
    f3e8:	ldmdbls	sl, {r1, r3, sl, lr}
    f3ec:	andle	r4, ip, #268435465	; 0x10000009
    f3f0:	addsmi	r9, r1, #135168	; 0x21000
    f3f4:	stmdbge	sp!, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}^
    f3f8:	ldmdbls	lr, {r1, r3, r4, r9, fp, ip, pc}
    f3fc:			; <UNDEFINED> instruction: 0xf8cd9b0e
    f400:	bne	ff4fb528 <g_benchSeparately@@Base+0xff4cc4f4>
    f404:	andls	r9, fp, #-1073741818	; 0xc0000006
    f408:	bls	3089bc <g_benchSeparately@@Base+0x2d9988>
    f40c:	addmi	r9, sl, #540672	; 0x84000
    f410:	eorle	r4, r1, #20, 12	; 0x1400000
    f414:	bne	4b5454 <g_benchSeparately@@Base+0x486420>
    f418:	svclt	0x00c82a11
    f41c:	lfmle	f1, 1, [fp], {13}
    f420:	cdpls	13, 1, cr9, cr2, cr13, {0}
    f424:			; <UNDEFINED> instruction: 0xf1a62d12
    f428:	strtmi	r0, [r1], #-260	; 0xfffffefc
    f42c:	ldrcs	fp, [r2, #-4008]	; 0xfffff058
    f430:	strls	r4, [sp, #-1064]	; 0xfffffbd8
    f434:	svclt	0x00824288
    f438:	stmdbcc	r4, {r0, r4, r5, r7, fp, ip}
    f43c:	stmdbls	sp, {r0, r2, r3, r8, ip, pc}
    f440:	bcs	15e70 <__assert_fail@plt+0x14eac>
    f444:	stmdbls	fp, {r3, r8, sl, fp, ip, lr, pc}
    f448:	tstls	fp, r1, lsl r4
    f44c:	ldrmi	r9, [r1], #-2331	; 0xfffff6e5
    f450:	ldmdbls	r2, {r0, r1, r3, r4, r8, ip, pc}
    f454:	andsls	r1, r2, #565248	; 0x8a000
    f458:	stmdbls	r2!, {r1, r2, r3, r9, fp, ip, pc}
    f45c:	bls	1195da8 <g_benchSeparately@@Base+0x1166d74>
    f460:	vrhadd.s8	d27, d24, d2
    f464:	vaddl.s8	q8, d24, d1
    f468:	setend	le
    f46c:	blx	fe80fc96 <g_benchSeparately@@Base+0xfe7e0c62>
    f470:	bl	9f47c <g_benchSeparately@@Base+0x70448>
    f474:	stmdals	r0!, {r4, r6, r7, r9, ip}
    f478:			; <UNDEFINED> instruction: 0x46024410
    f47c:	addsmi	r9, r0, #44, 16	; 0x2c0000
    f480:	ldmdbge	r2, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr, pc}^
    f484:	vmla.i8	d18, d0, d14
    f488:	ldflsd	f0, [ip], {9}
    f48c:	andeq	pc, pc, #1073741864	; 0x40000028
    f490:			; <UNDEFINED> instruction: 0xf04f2afe
    f494:	strdvc	r0, [r0], -r0	; <UNPREDICTABLE>
    f498:	rscscs	sp, pc, r5, lsl #18
    f49c:			; <UNDEFINED> instruction: 0xf8033aff
    f4a0:	bcs	fff920ac <g_benchSeparately@@Base+0xfff63078>
    f4a4:			; <UNDEFINED> instruction: 0xf803d8fa
    f4a8:	bls	89a0b4 <g_benchSeparately@@Base+0x86b080>
    f4ac:	ldmdavs	r4, {r0, r3, r4, sl, lr}
    f4b0:	ldmdavs	r0, {r3, r8, r9, ip, sp}^
    f4b4:			; <UNDEFINED> instruction: 0xf8433208
    f4b8:			; <UNDEFINED> instruction: 0xf8434c08
    f4bc:	addsmi	r0, r9, #4, 24	; 0x400
    f4c0:	bls	78589c <g_benchSeparately@@Base+0x756868>
    f4c4:	blls	3a0cec <g_benchSeparately@@Base+0x371cb8>
    f4c8:			; <UNDEFINED> instruction: 0xf8201a9b
    f4cc:	blls	35e0dc <g_benchSeparately@@Base+0x32f0a8>
    f4d0:	blls	1197140 <g_benchSeparately@@Base+0x116810c>
    f4d4:	vrhadd.s8	<illegal reg q13.5>, q4, <illegal reg q9.5>
    f4d8:	vsubw.s8	q8, q12, d1
    f4dc:	blx	fe8d02e6 <g_benchSeparately@@Base+0xfe8a12b2>
    f4e0:	stcls	3, cr4, [ip], #-8
    f4e4:	bicsne	lr, r3, #0, 22
    f4e8:	addsmi	r3, ip, #402653184	; 0x18000000
    f4ec:	ldmdbge	ip, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr, pc}
    f4f0:	bcs	3b6568 <g_benchSeparately@@Base+0x387534>
    f4f4:	vadd.i8	d23, d0, d19
    f4f8:	bls	36f904 <g_benchSeparately@@Base+0x3408d0>
    f4fc:	eorvc	r3, r3, pc, lsl #6
    f500:			; <UNDEFINED> instruction: 0xf5b23a13
    f504:	movwle	r7, #57343	; 0xdfff
    f508:	mvnscs	r1, fp, lsl #26
    f50c:	rscsvc	pc, pc, #679477248	; 0x28800000
    f510:			; <UNDEFINED> instruction: 0xf5b24618
    f514:			; <UNDEFINED> instruction: 0xf8037fff
    f518:			; <UNDEFINED> instruction: 0xf8031c02
    f51c:			; <UNDEFINED> instruction: 0xf1031c01
    f520:	rscsle	r0, r3, #134217728	; 0x8000000
    f524:			; <UNDEFINED> instruction: 0xf1002afe
    f528:	tstls	ip, r1, lsl #2
    f52c:	bcc	594c <__assert_fail@plt+0x4988>
    f530:	strmi	r4, [r8], -r3, lsl #12
    f534:			; <UNDEFINED> instruction: 0xf80321ff
    f538:	tstls	ip, #2048	; 0x800
    f53c:	ldmib	sp, {r1, ip, sp, lr}^
    f540:	ldmdbls	ip, {r0, r2, r3, r8, r9, sp}
    f544:			; <UNDEFINED> instruction: 0x93224413
    f548:	tstcc	r1, fp, lsl fp
    f54c:			; <UNDEFINED> instruction: 0x91209a12
    f550:	blls	2f41cc <g_benchSeparately@@Base+0x2c5198>
    f554:	movwls	r9, #57869	; 0xe20d
    f558:			; <UNDEFINED> instruction: 0x93214413
    f55c:	bls	509294 <g_benchSeparately@@Base+0x4da260>
    f560:	andcc	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    f564:	andls	r4, pc, #1241513984	; 0x4a000000
    f568:	addsmi	r9, sl, #12, 20	; 0xc000
    f56c:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
    f570:	ldmib	sp, {r2, r5, r8, r9, fp, ip, pc}^
    f574:	bls	31f9b8 <g_benchSeparately@@Base+0x2f0984>
    f578:	stcne	8, cr6, [r0, #-108]!	; 0xffffff94
    f57c:			; <UNDEFINED> instruction: 0xf7fc9314
    f580:	bls	34f334 <g_benchSeparately@@Base+0x320300>
    f584:	strls	r9, [pc], #-2346	; f58c <__assert_fail@plt+0xe5c8>
    f588:	strtmi	r4, [r0], -r6, lsl #12
    f58c:			; <UNDEFINED> instruction: 0xff3cf7fc
    f590:	strcc	r9, [r4], -pc, lsl #22
    f594:	blls	515e04 <g_benchSeparately@@Base+0x4e6dd0>
    f598:	strmi	r1, [r4], -r9, lsl #21
    f59c:			; <UNDEFINED> instruction: 0xf181fab1
    f5a0:	b	13e0024 <g_benchSeparately@@Base+0x13b0ff0>
    f5a4:	svclt	0x00981151
    f5a8:	stmdbcs	r0, {r8, sp}
    f5ac:	teqhi	ip, #64	; 0x40	; <UNPREDICTABLE>
    f5b0:	streq	lr, [r4], #-2985	; 0xfffff457
    f5b4:	strbmi	r9, [r4, #-2595]	; 0xfffff5dd
    f5b8:	svclt	0x003844b1
    f5bc:	bl	fea60ed4 <g_benchSeparately@@Base+0xfea31ea0>
    f5c0:	addsmi	r0, r3, #4, 6	; 0x10000000
    f5c4:	adcsmi	fp, r2, #40, 30	; 0xa0
    f5c8:	sbcshi	pc, sp, r0, lsl #1
    f5cc:	blne	4b5e8c <g_benchSeparately@@Base+0x486e58>
    f5d0:	vpmax.s8	d18, d0, d2
    f5d4:	bls	5ef968 <g_benchSeparately@@Base+0x5c0934>
    f5d8:			; <UNDEFINED> instruction: 0xf0402a00
    f5dc:	bls	8efbcc <g_benchSeparately@@Base+0x8c0b98>
    f5e0:	svclt	0x00284293
    f5e4:	ldrbmi	r4, [fp, #-1555]	; 0xfffff9ed
    f5e8:	bls	505a18 <g_benchSeparately@@Base+0x4d69e4>
    f5ec:	strtmi	r9, [r2], #-2065	; 0xfffff7ef
    f5f0:			; <UNDEFINED> instruction: 0xf5b11a81
    f5f4:			; <UNDEFINED> instruction: 0xf6bf3f80
    f5f8:	ldrmi	sl, [fp], sp, ror #29
    f5fc:	andsls	r9, sl, lr, lsl r2
    f600:	adclt	r9, r3, #40960	; 0xa000
    f604:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    f608:			; <UNDEFINED> instruction: 0xf4ff429c
    f60c:	bne	ff93b1a0 <g_benchSeparately@@Base+0xff90c16c>
    f610:	strt	r2, [r6], -r2, lsl #2
    f614:			; <UNDEFINED> instruction: 0xf1093604
    f618:	ldrmi	r0, [r4, #2308]!	; 0x904
    f61c:	mrcge	6, 2, APSR_nzcv, cr3, cr15, {1}
    f620:	blls	3f3664 <g_benchSeparately@@Base+0x3c4630>
    f624:	addsmi	r3, lr, #1024	; 0x400
    f628:			; <UNDEFINED> instruction: 0xf8b9d207
    f62c:	ldmdahi	r3!, {lr, pc}
    f630:	svclt	0x0004459c
    f634:			; <UNDEFINED> instruction: 0xf1093602
    f638:	blls	3d1a48 <g_benchSeparately@@Base+0x3a2a14>
    f63c:	stmdble	r5, {r0, r1, r4, r5, r7, r9, lr}
    f640:			; <UNDEFINED> instruction: 0xf8997833
    f644:	ldrmi	ip, [ip]
    f648:	strcc	fp, [r1], -r8, lsl #30
    f64c:	bne	ffdb62ac <g_benchSeparately@@Base+0xffd87278>
    f650:	subsmi	lr, lr, fp, asr #12
    f654:			; <UNDEFINED> instruction: 0xf6a6fa96
    f658:			; <UNDEFINED> instruction: 0xf686fab6
    f65c:			; <UNDEFINED> instruction: 0xe64408f6
    f660:	ldmdavs	fp, {r2, r5, r8, r9, fp, ip, pc}
    f664:	vmlaeq.f64	d14, d20, d19
    f668:	ldrmi	r9, [lr, #2859]	; 0xb2b
    f66c:			; <UNDEFINED> instruction: 0x469ebfb8
    f670:	svceq	0x0000f1be
    f674:	andcs	fp, r0, #168, 30	; 0x2a0
    f678:	mrcge	6, 2, APSR_nzcv, cr7, cr15, {5}
    f67c:	ldmdals	r1, {r0, r1, r4, r9, sl, lr}
    f680:	and	r2, r2, r0, lsl #4
    f684:	ldrmi	r3, [r6, #2561]	; 0xa01
    f688:			; <UNDEFINED> instruction: 0xf810d005
    f68c:			; <UNDEFINED> instruction: 0xf8139d01
    f690:	ldrmi	r6, [r1, #3329]!	; 0xd01
    f694:	bl	feb43a74 <g_benchSeparately@@Base+0xfeb14a40>
    f698:	strb	r0, [r6], -r2, lsl #24
    f69c:	tsteq	sl, ip, lsl r8
    f6a0:	str	r7, [r2, -r2]
    f6a4:	addsmi	r9, lr, #31744	; 0x7c00
    f6a8:	subhi	pc, r9, #128	; 0x80
    f6ac:			; <UNDEFINED> instruction: 0xf8d6982a
    f6b0:	stmdavs	r0, {lr, pc}
    f6b4:			; <UNDEFINED> instruction: 0xf0404560
    f6b8:			; <UNDEFINED> instruction: 0xf1068103
    f6bc:	stmdals	sl!, {r2, r8, fp}
    f6c0:			; <UNDEFINED> instruction: 0xf100454b
    f6c4:	svclt	0x00840e04
    f6c8:	blls	636f20 <g_benchSeparately@@Base+0x607eec>
    f6cc:	sbcshi	pc, ip, r0, asr #4
    f6d0:	ldrdeq	pc, [r0], -lr
    f6d4:	ldrdgt	pc, [r0], -r9
    f6d8:			; <UNDEFINED> instruction: 0xf0004560
    f6dc:	b	fe02fa10 <g_benchSeparately@@Base+0xfe0009dc>
    f6e0:	ldrls	r0, [r4], -ip
    f6e4:			; <UNDEFINED> instruction: 0xf0a0fa90
    f6e8:	blx	fec34350 <g_benchSeparately@@Base+0xfec0531c>
    f6ec:	bl	28b8f4 <g_benchSeparately@@Base+0x25c8c0>
    f6f0:	bl	feb12a38 <g_benchSeparately@@Base+0xfeae3a04>
    f6f4:	blls	512708 <g_benchSeparately@@Base+0x4e36d4>
    f6f8:			; <UNDEFINED> instruction: 0xe611449c
    f6fc:	blls	72076c <g_benchSeparately@@Base+0x6f1738>
    f700:	andsvc	r9, sl, ip, lsl r0
    f704:	blls	949378 <g_benchSeparately@@Base+0x91a344>
    f708:	ldmdbls	r2!, {r0, r1, r2, r3, fp, ip, pc}
    f70c:	andcc	r6, r4, fp, lsl r8
    f710:	bl	2b5f48 <g_benchSeparately@@Base+0x286f14>
    f714:			; <UNDEFINED> instruction: 0xf7fc0403
    f718:	stcne	14, cr15, [r6, #-636]	; 0xfffffd84
    f71c:	stmibne	r3, {r0, r1, r2, r3, fp, ip, pc}
    f720:			; <UNDEFINED> instruction: 0xf0004299
    f724:	strtmi	r8, [r1], -r3, lsr #2
    f728:	bls	33576c <g_benchSeparately@@Base+0x306738>
    f72c:	mcr2	7, 3, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    f730:	ldr	r4, [sp, -r4, lsl #12]!
    f734:			; <UNDEFINED> instruction: 0x3604981f
    f738:	mvfeqs	f7, #0.5
    f73c:			; <UNDEFINED> instruction: 0xf63f42b0
    f740:	ldmdals	r9!, {r2, r3, r5, r9, sl, fp, sp, pc}
    f744:	andle	r4, r7, #1610612744	; 0x60000008
    f748:			; <UNDEFINED> instruction: 0xc000f8be
    f74c:	strmi	r8, [r4, #2096]	; 0x830
    f750:	strcc	fp, [r2], -r4, lsl #30
    f754:	mvfeqs	f7, #0.5
    f758:	adcsmi	r9, r0, #16, 16	; 0x100000
    f75c:	ldmdavc	r0!, {r0, r2, r8, fp, ip, lr, pc}
    f760:	mulgt	r0, lr, r8
    f764:	svclt	0x00084584
    f768:	ldmdals	r6, {r0, r9, sl, ip, sp}
    f76c:			; <UNDEFINED> instruction: 0xe6251a30
    f770:	blx	fe41f938 <g_benchSeparately@@Base+0xfe3f0904>
    f774:	blx	fec4b9fc <g_benchSeparately@@Base+0xfec1c9c8>
    f778:	stmiaeq	r0, {r7, ip, sp, lr, pc}^
    f77c:	mrcls	6, 0, lr, cr6, cr14, {0}
    f780:	stmdbeq	r4, {r1, r8, ip, sp, lr, pc}
    f784:	blls	bc94c0 <g_benchSeparately@@Base+0xb9a48c>
    f788:	bl	fe8d5adc <g_benchSeparately@@Base+0xfe8a6aa8>
    f78c:	blcs	903b8 <g_benchSeparately@@Base+0x61384>
    f790:	bl	fea7f5a8 <g_benchSeparately@@Base+0xfea50574>
    f794:	tstcs	r2, r2, lsl #8
    f798:	stclge	6, cr15, [r3, #-252]!	; 0xffffff04
    f79c:	tstcs	r2, ip, lsr r6
    f7a0:	bls	b08d24 <g_benchSeparately@@Base+0xad9cf0>
    f7a4:	stmdbeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    f7a8:	svclt	0x00b84591
    f7ac:			; <UNDEFINED> instruction: 0xf1b94691
    f7b0:			; <UNDEFINED> instruction: 0xf6bf0f00
    f7b4:	mrcls	13, 0, sl, cr1, cr13, {6}
    f7b8:	andcs	r4, r0, #24, 12	; 0x1800000
    f7bc:	bcc	877d0 <g_benchSeparately@@Base+0x5879c>
    f7c0:			; <UNDEFINED> instruction: 0xf43f4591
    f7c4:			; <UNDEFINED> instruction: 0xf816add6
    f7c8:			; <UNDEFINED> instruction: 0xf810ed01
    f7cc:	strbmi	ip, [r6, #3329]!	; 0xd01
    f7d0:	ldmdals	r6, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    f7d4:	ldmdals	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    f7d8:			; <UNDEFINED> instruction: 0xf4ff4286
    f7dc:	mrcls	13, 0, sl, cr6, cr0, {6}
    f7e0:	mvfeqs	f7, f3
    f7e4:	strcc	lr, [r4, -sp, lsr #15]
    f7e8:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    f7ec:			; <UNDEFINED> instruction: 0xf63f45bc
    f7f0:	tstls	ip, ip, ror #20
    f7f4:	blcc	7642c <g_benchSeparately@@Base+0x473f8>
    f7f8:	andle	r4, r7, #-268435447	; 0xf0000009
    f7fc:			; <UNDEFINED> instruction: 0xc000f8b8
    f800:	ldrmi	r8, [ip, #2107]	; 0x83b
    f804:	strcc	fp, [r2, -r4, lsl #30]
    f808:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
    f80c:	adcsmi	r9, fp, #12, 22	; 0x3000
    f810:	ldmdavc	fp!, {r0, r2, r8, fp, ip, lr, pc}
    f814:	mulgt	r0, r8, r8
    f818:	svclt	0x0008459c
    f81c:	blls	55d428 <g_benchSeparately@@Base+0x52e3f4>
    f820:			; <UNDEFINED> instruction: 0xf7ff1aff
    f824:	subsmi	fp, pc, r4, ror #20
    f828:			; <UNDEFINED> instruction: 0xf7a7fa97
    f82c:			; <UNDEFINED> instruction: 0xf787fab7
    f830:			; <UNDEFINED> instruction: 0xf7ff08ff
    f834:	blls	93e1ac <g_benchSeparately@@Base+0x90f178>
    f838:	bl	fe8e98ac <g_benchSeparately@@Base+0xfe8ba878>
    f83c:	blls	ad3054 <g_benchSeparately@@Base+0xaa4020>
    f840:	svclt	0x00b8459e
    f844:			; <UNDEFINED> instruction: 0xf1be469e
    f848:	svclt	0x00a80f00
    f84c:			; <UNDEFINED> instruction: 0xf6bf2200
    f850:	ldrmi	sl, [r3], -sl, ror #20
    f854:	andcs	r9, r0, #245760	; 0x3c000
    f858:	bcc	87868 <g_benchSeparately@@Base+0x58834>
    f85c:	mulle	r5, r6, r5
    f860:	stchi	8, cr15, [r1, #-68]	; 0xffffffbc
    f864:	stcvc	8, cr15, [r1, #-76]	; 0xffffffb4
    f868:	ldrhtle	r4, [r6], #88	; 0x58
    f86c:			; <UNDEFINED> instruction: 0x0c02ebac
    f870:	blt	168d874 <g_benchSeparately@@Base+0x165e840>
    f874:			; <UNDEFINED> instruction: 0xf109981f
    f878:			; <UNDEFINED> instruction: 0xf10e0904
    f87c:	strbmi	r0, [r8, #-3588]	; 0xfffff1fc
    f880:	svcge	0x0026f63f
    f884:	tstls	r8, #20, 12	; 0x1400000
    f888:	strmi	r9, [r1, #2105]	; 0x839
    f88c:			; <UNDEFINED> instruction: 0xf8bed209
    f890:			; <UNDEFINED> instruction: 0xf8b9c000
    f894:	strmi	r0, [r4]
    f898:			; <UNDEFINED> instruction: 0xf109bf04
    f89c:			; <UNDEFINED> instruction: 0xf10e0902
    f8a0:	ldmdals	r0, {r1, r9, sl, fp}
    f8a4:	stmdble	r7, {r3, r6, r8, sl, lr}
    f8a8:	muleq	r0, r9, r8
    f8ac:	mulgt	r0, lr, r8
    f8b0:	svclt	0x00084584
    f8b4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    f8b8:	bl	fea76520 <g_benchSeparately@@Base+0xfea474ec>
    f8bc:	ldr	r0, [sl, -r3, lsl #24]
    f8c0:			; <UNDEFINED> instruction: 0x0c0cea80
    f8c4:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
    f8c8:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    f8cc:	vldmiaeq	ip, {s29-s107}
    f8d0:	tstcs	r2, r1, lsl r7
    f8d4:	blls	808bf0 <g_benchSeparately@@Base+0x7d9bbc>
    f8d8:	addsmi	r9, pc, #23, 30	; 0x5c
    f8dc:	addshi	pc, r4, #128	; 0x80
    f8e0:			; <UNDEFINED> instruction: 0xf8d7992a
    f8e4:	stmdavs	r9, {lr, pc}
    f8e8:			; <UNDEFINED> instruction: 0xf0404561
    f8ec:			; <UNDEFINED> instruction: 0xf10781f3
    f8f0:	stmdbls	sl!, {r2, fp}
    f8f4:			; <UNDEFINED> instruction: 0xf1014543
    f8f8:	svclt	0x00840c04
    f8fc:	blls	5f7550 <g_benchSeparately@@Base+0x5c851c>
    f900:	bichi	pc, ip, r0, asr #4
    f904:	ldrdne	pc, [r0], -ip
    f908:	ldrd	pc, [r0], -r8
    f90c:			; <UNDEFINED> instruction: 0xf0004571
    f910:	b	fe070004 <g_benchSeparately@@Base+0xfe040fd0>
    f914:	tstls	r7, #-2147483645	; 0x80000003
    f918:			; <UNDEFINED> instruction: 0xf1a1fa91
    f91c:	blx	fec75570 <g_benchSeparately@@Base+0xfec4653c>
    f920:	bl	24bf2c <g_benchSeparately@@Base+0x21cef8>
    f924:	bl	fea11c70 <g_benchSeparately@@Base+0xfe9e2c3c>
    f928:	ldmdbls	r3, {r0, r1, r8, r9}
    f92c:	pkhbtmi	r4, ip, r9, lsl #8
    f930:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f934:	strt	r9, [fp], #-2828	; 0xfffff4f4
    f938:	strbmi	r9, [sl], -r4, lsr #22
    f93c:			; <UNDEFINED> instruction: 0xf1089c12
    f940:	ldmdbls	r2!, {r2}
    f944:	ldrmi	r6, [ip], #-2075	; 0xfffff7e5
    f948:	stc2	7, cr15, [r6, #1008]	; 0x3f0
    f94c:	bl	216d60 <g_benchSeparately@@Base+0x1e7d2c>
    f950:	addsmi	r0, r1, #805306368	; 0x30000000
    f954:	eorshi	pc, r5, #0
    f958:	strbmi	r4, [r0], -r1, lsr #12
    f95c:	movwls	r4, #50762	; 0xc64a
    f960:	ldc2l	7, cr15, [r2, #-1008]	; 0xfffffc10
    f964:	strmi	r9, [r4], -ip, lsl #22
    f968:	blt	178d96c <g_benchSeparately@@Base+0x175e938>
    f96c:	rscseq	r9, r2, ip, lsl #22
    f970:	andseq	pc, r8, #2
    f974:			; <UNDEFINED> instruction: 0xf1c29910
    f978:	stmdals	sl!, {r5, r9}
    f97c:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q9.5>
    f980:	stc2l	7, cr15, [sl, #-1008]!	; 0xfffffc10
    f984:	strb	r4, [lr], r6, lsl #8
    f988:			; <UNDEFINED> instruction: 0xf10e9a1f
    f98c:	andcc	r0, r4, r4, lsl #28
    f990:			; <UNDEFINED> instruction: 0xf63e4572
    f994:	bls	5fb974 <g_benchSeparately@@Base+0x5cc940>
    f998:	andle	r4, r8, #629145600	; 0x25800000
    f99c:			; <UNDEFINED> instruction: 0xc000f8b0
    f9a0:			; <UNDEFINED> instruction: 0x2000f8be
    f9a4:	svclt	0x00044594
    f9a8:	mvfeqs	f7, #0.5
    f9ac:	bls	41b9bc <g_benchSeparately@@Base+0x3ec988>
    f9b0:	stmdble	r6, {r1, r4, r5, r6, r8, sl, lr}
    f9b4:	mulcs	r0, lr, r8
    f9b8:	addsmi	r7, r0, #0, 16
    f9bc:			; <UNDEFINED> instruction: 0xf10ebf08
    f9c0:	bl	feb931cc <g_benchSeparately@@Base+0xfeb64198>
    f9c4:			; <UNDEFINED> instruction: 0xf7fe0303
    f9c8:	b	fe0bf980 <g_benchSeparately@@Base+0xfe09094c>
    f9cc:	blx	fe4d05d4 <g_benchSeparately@@Base+0xfe4a15a0>
    f9d0:	blx	fed0c864 <g_benchSeparately@@Base+0xfecdd830>
    f9d4:	ldmeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    f9d8:	svclt	0x00e3f7fe
    f9dc:	svclt	0x00942f80
    f9e0:	movwcs	r2, #4864	; 0x1300
    f9e4:			; <UNDEFINED> instruction: 0xf7fe9309
    f9e8:	svcls	0x001fbd33
    f9ec:			; <UNDEFINED> instruction: 0xf10c3104
    f9f0:	addmi	r0, pc, #4, 24	; 0x400
    f9f4:	ldmibge	r1, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}^
    f9f8:	adcsmi	r9, r9, #57, 30	; 0xe4
    f9fc:			; <UNDEFINED> instruction: 0xf8bcd207
    fa00:	stmdahi	pc, {sp, lr, pc}	; <UNPREDICTABLE>
    fa04:	svclt	0x000445be
    fa08:			; <UNDEFINED> instruction: 0xf10c3102
    fa0c:	svcls	0x00100c02
    fa10:	stmdble	r5, {r0, r1, r2, r3, r7, r9, lr}
    fa14:			; <UNDEFINED> instruction: 0xf89c780f
    fa18:	ldrmi	ip, [ip, #0]!
    fa1c:	tstcc	r1, r8, lsl #30
    fa20:	blne	ff27767c <g_benchSeparately@@Base+0xff248648>
    fa24:	stmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fa28:	blx	fe45fc14 <g_benchSeparately@@Base+0xfe430be0>
    fa2c:	blx	fec8c0b8 <g_benchSeparately@@Base+0xfec5d084>
    fa30:	stmiaeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    fa34:	stmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fa38:			; <UNDEFINED> instruction: 0xf1029f15
    fa3c:	ldrb	r0, [r9], r4, lsl #16
    fa40:	vmlacs.f64	d9, d12, d28
    fa44:	streq	pc, [r5, #-419]	; 0xfffffe5d
    fa48:	mvnhi	pc, r0, asr #6
    fa4c:	ldmibne	r3, {r2, r4, r5, r9, fp, ip, pc}
    fa50:	blcc	33472c <g_benchSeparately@@Base+0x3056f8>
    fa54:	addsmi	r9, sl, #-1811939328	; 0x94000000
    fa58:	strls	fp, [ip, #-3992]!	; 0xfffff068
    fa5c:	stcge	6, cr15, [lr, #-504]	; 0xfffffe08
    fa60:	rscseq	pc, r0, r6, lsl #2
    fa64:			; <UNDEFINED> instruction: 0xf00b21ff
    fa68:	blls	d4eddc <g_benchSeparately@@Base+0xd1fda8>
    fa6c:	strls	r3, [ip, #-1537]!	; 0xfffff9ff
    fa70:	blls	cf4700 <g_benchSeparately@@Base+0xcc56cc>
    fa74:	ldrtmi	r9, [r0], #-796	; 0xfffffce4
    fa78:	movwcc	r9, #23340	; 0x5b2c
    fa7c:	blls	734734 <g_benchSeparately@@Base+0x705700>
    fa80:	blls	b20ae8 <g_benchSeparately@@Base+0xaf1ab4>
    fa84:			; <UNDEFINED> instruction: 0xf4be4283
    fa88:	blls	11bb444 <g_benchSeparately@@Base+0x118c410>
    fa8c:			; <UNDEFINED> instruction: 0xf43e2b01
    fa90:	bls	73b3d4 <g_benchSeparately@@Base+0x70c3a0>
    fa94:	bne	fe6f674c <g_benchSeparately@@Base+0xfe6c7718>
    fa98:	addeq	pc, r1, #72, 4	; 0x80000004
    fa9c:	strbteq	pc, [pc], #259	; faa4 <__assert_fail@plt+0xeae0>	; <UNPREDICTABLE>
    faa0:	addeq	pc, r0, #200, 4	; 0x8000000c
    faa4:	blx	fe89e6b2 <g_benchSeparately@@Base+0xfe86f67e>
    faa8:	bl	fe8d8ac0 <g_benchSeparately@@Base+0xfe8a9a8c>
    faac:			; <UNDEFINED> instruction: 0xf7fe14d4
    fab0:	bne	ff93f41c <g_benchSeparately@@Base+0xff9103e8>
    fab4:			; <UNDEFINED> instruction: 0xf7fe2102
    fab8:	blls	bbf1a0 <g_benchSeparately@@Base+0xb9016c>
    fabc:	blne	ff6d5df0 <g_benchSeparately@@Base+0xff6a6dbc>
    fac0:	svclt	0x00842b02
    fac4:	andcs	r1, r2, ip, ror sl
    fac8:	stmiage	lr, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}^
    facc:	andcs	r4, r2, r4, asr r6
    fad0:	stmialt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fad4:	bl	feab6388 <g_benchSeparately@@Base+0xfea87354>
    fad8:	ldrmi	r0, [r0, #2052]	; 0x804
    fadc:			; <UNDEFINED> instruction: 0x4690bfb8
    fae0:	svceq	0x0000f1b8
    fae4:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}^
    fae8:	ldrmi	r9, [r9], -pc, lsl #30
    faec:	and	r2, r3, r0, lsl #4
    faf0:	ldrmi	r3, [r0, #2561]	; 0xa01
    faf4:	ldmdbge	ip!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    faf8:	stc	8, cr15, [r1, #-92]	; 0xffffffa4
    fafc:	stcgt	8, cr15, [r1, #-68]	; 0xffffffbc
    fb00:	rscsle	r4, r5, r6, ror #11
    fb04:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fb08:			; <UNDEFINED> instruction: 0xf1039a0f
    fb0c:	ldmdals	r7, {r2, sl, fp}
    fb10:	andle	r4, r7, #536870920	; 0x20000008
    fb14:			; <UNDEFINED> instruction: 0x5000f8bc
    fb18:	addmi	r8, r5, #16, 16	; 0x100000
    fb1c:	andcc	fp, r2, #4, 30
    fb20:	stfeqd	f7, [r2], {12}
    fb24:	addsmi	r9, r0, #16, 16	; 0x100000
    fb28:	ldmdavc	r0, {r0, r2, r8, fp, ip, lr, pc}
    fb2c:	mulpl	r0, ip, r8
    fb30:	svclt	0x00084285
    fb34:	stmdals	pc, {r0, r9, ip, sp}	; <UNPREDICTABLE>
    fb38:			; <UNDEFINED> instruction: 0xf7fe1a12
    fb3c:			; <UNDEFINED> instruction: 0xf8ddbe6f
    fb40:			; <UNDEFINED> instruction: 0xf8dd9060
    fb44:	ldr	lr, [pc], r8, lsr #1
    fb48:	vmla.i8	d18, d0, d14
    fb4c:	ldcls	0, cr8, [ip], {227}	; 0xe3
    fb50:	andeq	pc, pc, #1073741864	; 0x40000028
    fb54:			; <UNDEFINED> instruction: 0xf04f2afe
    fb58:	strdvc	r0, [r0], -r0	; <UNPREDICTABLE>
    fb5c:	rscscs	sp, pc, r5, lsl #18
    fb60:			; <UNDEFINED> instruction: 0xf8033aff
    fb64:	bcs	fff92770 <g_benchSeparately@@Base+0xfff6373c>
    fb68:			; <UNDEFINED> instruction: 0xf803d8fa
    fb6c:	bls	89a778 <g_benchSeparately@@Base+0x86b744>
    fb70:	ldmdavs	r4, {r0, r3, r4, sl, lr}
    fb74:	ldmdavs	r0, {r3, r8, r9, ip, sp}^
    fb78:			; <UNDEFINED> instruction: 0xf8433208
    fb7c:			; <UNDEFINED> instruction: 0xf8434c08
    fb80:	addsmi	r0, r9, #4, 24	; 0x400
    fb84:	bls	785f60 <g_benchSeparately@@Base+0x756f2c>
    fb88:	blls	3a13b0 <g_benchSeparately@@Base+0x37237c>
    fb8c:			; <UNDEFINED> instruction: 0xf8201a9b
    fb90:	blls	35e7a0 <g_benchSeparately@@Base+0x32f76c>
    fb94:	blls	1197804 <g_benchSeparately@@Base+0x11687d0>
    fb98:	vrhadd.s8	<illegal reg q13.5>, q4, <illegal reg q9.5>
    fb9c:	vsubw.s8	q8, q12, d1
    fba0:	blx	fe8d09aa <g_benchSeparately@@Base+0xfe8a1976>
    fba4:	stcls	3, cr4, [ip], #-8
    fba8:	bicsne	lr, r3, #0, 22
    fbac:	addsmi	r3, ip, #402653184	; 0x18000000
    fbb0:	cfldrsge	mvf15, [sl, #1016]!	; 0x3f8
    fbb4:	bcs	3b6c2c <g_benchSeparately@@Base+0x387bf8>
    fbb8:	vadd.i8	d23, d0, d19
    fbbc:	bls	36fe90 <g_benchSeparately@@Base+0x340e5c>
    fbc0:	eorvc	r3, r3, pc, lsl #6
    fbc4:			; <UNDEFINED> instruction: 0xf5b23a13
    fbc8:	movwle	r7, #57343	; 0xdfff
    fbcc:	mvnscs	r1, fp, lsl #26
    fbd0:	rscsvc	pc, pc, #679477248	; 0x28800000
    fbd4:			; <UNDEFINED> instruction: 0xf5b24618
    fbd8:			; <UNDEFINED> instruction: 0xf8037fff
    fbdc:			; <UNDEFINED> instruction: 0xf8031c02
    fbe0:			; <UNDEFINED> instruction: 0xf1031c01
    fbe4:	rscsle	r0, r3, #134217728	; 0x8000000
    fbe8:			; <UNDEFINED> instruction: 0xf1002afe
    fbec:	tstls	ip, r1, lsl #2
    fbf0:	bcc	6010 <__assert_fail@plt+0x504c>
    fbf4:	strmi	r4, [r8], -r3, lsl #12
    fbf8:			; <UNDEFINED> instruction: 0xf80321ff
    fbfc:	tstls	ip, #2048	; 0x800
    fc00:	adds	r7, r3, r2
    fc04:			; <UNDEFINED> instruction: 0x0122991c
    fc08:			; <UNDEFINED> instruction: 0xf7fe700a
    fc0c:	ldrbmi	fp, [r3], -r4, asr #27
    fc10:	stclt	7, cr15, [r1], #1016	; 0x3f8
    fc14:			; <UNDEFINED> instruction: 0x0122991c
    fc18:			; <UNDEFINED> instruction: 0xf7ff700a
    fc1c:	ldmdals	ip, {r3, r5, r9, fp, ip, sp, pc}
    fc20:	andvc	r0, r1, r9, lsl r1
    fc24:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fc28:	bl	2a05b8 <g_benchSeparately@@Base+0x271584>
    fc2c:	blls	310040 <g_benchSeparately@@Base+0x2e100c>
    fc30:	ldmdals	r2!, {r1, r4, r6, r7}
    fc34:	andseq	pc, r8, #2
    fc38:	eoreq	pc, r0, #-2147483600	; 0x80000030
    fc3c:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q9.5>
    fc40:	blx	ff8cdc3a <g_benchSeparately@@Base+0xff89ec06>
    fc44:	ldrt	r4, [r3], #1028	; 0x404
    fc48:	ldmdals	ip, {r1, sl, lr}
    fc4c:	tstls	ip, r3, lsl #6
    fc50:			; <UNDEFINED> instruction: 0xf7ff7002
    fc54:	sbcseq	fp, sl, r2, ror #19
    fc58:			; <UNDEFINED> instruction: 0xf0029910
    fc5c:	ldmdals	r4, {r3, r4, r9}
    fc60:	eoreq	pc, r0, #-2147483600	; 0x80000030
    fc64:	blx	1ab48cc <g_benchSeparately@@Base+0x1a85898>
    fc68:			; <UNDEFINED> instruction: 0xf7fcf202
    fc6c:	blls	64ec48 <g_benchSeparately@@Base+0x61fc14>
    fc70:			; <UNDEFINED> instruction: 0xf7fe4403
    fc74:	stmdals	r7!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, pc}
    fc78:	bls	720ccc <g_benchSeparately@@Base+0x6f1c98>
    fc7c:	eorls	r9, r2, ip, lsl r1
    fc80:	andsvc	r9, r3, lr
    fc84:	mrclt	7, 1, APSR_nzcv, cr1, cr14, {7}
    fc88:			; <UNDEFINED> instruction: 0xf108991f
    fc8c:			; <UNDEFINED> instruction: 0xf10c0804
    fc90:	strbmi	r0, [r1, #-3076]	; 0xfffff3fc
    fc94:	mrcge	6, 1, APSR_nzcv, cr6, cr15, {1}
    fc98:	tstls	r7, #4980736	; 0x4c0000
    fc9c:	strmi	r9, [r8, #2361]	; 0x939
    fca0:			; <UNDEFINED> instruction: 0xf8bcd209
    fca4:			; <UNDEFINED> instruction: 0xf8b8e000
    fca8:	strmi	r1, [lr]
    fcac:			; <UNDEFINED> instruction: 0xf108bf04
    fcb0:			; <UNDEFINED> instruction: 0xf10c0802
    fcb4:	ldmdbls	r0, {r1, sl, fp}
    fcb8:	stmdble	r7, {r0, r6, r8, sl, lr}
    fcbc:	mulne	r0, r8, r8
    fcc0:	mulgt	r0, ip, r8
    fcc4:	svclt	0x0008458c
    fcc8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    fccc:	bl	fea36930 <g_benchSeparately@@Base+0xfea078fc>
    fcd0:	strt	r0, [sl], -r3, lsl #6
    fcd4:	movweq	lr, #51841	; 0xca81
    fcd8:			; <UNDEFINED> instruction: 0xf3a3fa93
    fcdc:			; <UNDEFINED> instruction: 0xf383fab3
    fce0:			; <UNDEFINED> instruction: 0xe62208db
    fce4:	bls	8b69c0 <g_benchSeparately@@Base+0x88798c>
    fce8:	bne	fe7361a0 <g_benchSeparately@@Base+0xfe70716c>
    fcec:	addeq	pc, r1, #72, 4	; 0x80000004
    fcf0:	mvnseq	pc, #4, 2
    fcf4:	addeq	pc, r0, #200, 4	; 0x8000000c
    fcf8:	tstcc	r5, r0, ror #24
    fcfc:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    fd00:	bl	341b8 <g_benchSeparately@@Base+0x5184>
    fd04:	ssat	r1, #27, r3, asr #1
    fd08:			; <UNDEFINED> instruction: 0xf7fe2002
    fd0c:	ldmdals	r4, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    fd10:			; <UNDEFINED> instruction: 0xe640469e
    fd14:	tsteq	sl, ip, lsl r8
    fd18:	str	r7, [r8, -r2]!
    fd1c:			; <UNDEFINED> instruction: 0xf1039915
    fd20:	strbt	r0, [r9], -r4, lsl #24
    fd24:	bls	720d78 <g_benchSeparately@@Base+0x6f1d44>
    fd28:	andsvc	r9, r3, ip, lsl r0
    fd2c:			; <UNDEFINED> instruction: 0xf8cd9b21
    fd30:			; <UNDEFINED> instruction: 0x9322b034
    fd34:			; <UNDEFINED> instruction: 0x93279b12
    fd38:	tstls	sp, #30720	; 0x7800
    fd3c:	movwls	r9, #60186	; 0xeb1a
    fd40:			; <UNDEFINED> instruction: 0x93239b1b
    fd44:			; <UNDEFINED> instruction: 0x93209b0b
    fd48:	mrclt	7, 2, APSR_nzcv, cr10, cr14, {7}
    fd4c:	tstls	ip, #8, 12	; 0x800000
    fd50:	bcc	fffe15dc <g_benchSeparately@@Base+0xfffb25a8>
    fd54:			; <UNDEFINED> instruction: 0xf80024ff
    fd58:	strmi	r4, [r3], -r3, lsl #22
    fd5c:	ldmdblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd60:	andcs	r1, r2, r4, ror #21
    fd64:	svclt	0x0080f7fe
    fd68:	tstls	fp, fp, lsl r8
    fd6c:	andsls	r4, fp, r0, lsl r4
    fd70:	stcllt	7, cr15, [r2], {254}	; 0xfe
    fd74:	addeq	pc, r1, r8, asr #4
    fd78:	addeq	pc, r0, r8, asr #5
    fd7c:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
    fd80:	andmi	pc, r2, r0, lsr #23
    fd84:	bicsne	lr, r0, r1, lsl #22
    fd88:	ldrmi	r9, [r9], #-2092	; 0xfffff7d4
    fd8c:			; <UNDEFINED> instruction: 0xf4be4288
    fd90:			; <UNDEFINED> instruction: 0xf7feae49
    fd94:	rsbmi	fp, r2, #51456	; 0xc900
    fd98:	blls	6349ec <g_benchSeparately@@Base+0x6059b8>
    fd9c:	ldmdals	r6, {r1, r4, r6, r7}
    fda0:			; <UNDEFINED> instruction: 0xf002444b
    fda4:			; <UNDEFINED> instruction: 0xf1c20218
    fda8:	ldrmi	r0, [r9], -r0, lsr #4
    fdac:	vpmax.s8	<illegal reg q7.5>, q1, q13
    fdb0:	blx	acddaa <g_benchSeparately@@Base+0xa9ed76>
    fdb4:	strmi	r9, [r4], #-2835	; 0xfffff4ed
    fdb8:	stcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    fdbc:			; <UNDEFINED> instruction: 0xf7fe4643
    fdc0:	sbcseq	fp, sl, r9, ror #29
    fdc4:			; <UNDEFINED> instruction: 0xf0029910
    fdc8:	stmdals	sl!, {r3, r4, r9}
    fdcc:	eoreq	pc, r0, #-2147483600	; 0x80000030
    fdd0:	blx	1a74a08 <g_benchSeparately@@Base+0x1a459d4>
    fdd4:			; <UNDEFINED> instruction: 0xf7fcf202
    fdd8:	blls	34eadc <g_benchSeparately@@Base+0x31faa8>
    fddc:	ldr	r4, [fp, #1027]!	; 0x403
    fde0:	ldmdals	r2, {r1, r5, r6, r9, lr}
    fde4:	blls	334a38 <g_benchSeparately@@Base+0x305a04>
    fde8:			; <UNDEFINED> instruction: 0xf00200d2
    fdec:	strmi	r0, [r3], #-536	; 0xfffffde8
    fdf0:	eoreq	pc, r0, #-2147483600	; 0x80000030
    fdf4:	blx	1a75ec4 <g_benchSeparately@@Base+0x1a46e90>
    fdf8:	ldrmi	pc, [r9], -r2, lsl #4
    fdfc:	blx	14ddf6 <g_benchSeparately@@Base+0x11edc2>
    fe00:	strmi	r9, [r4], #-2835	; 0xfffff4ed
    fe04:	stmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    fe08:	ldrsbhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    fe0c:	ldrdgt	pc, [r8], sp	; <UNPREDICTABLE>
    fe10:			; <UNDEFINED> instruction: 0xf106e744
    fe14:	vcge.s8	q8, q12, q8
    fe18:	vsubl.s8	q8, d24, d1
    fe1c:	ldmdbls	r3!, {r7, r9}
    fe20:	blx	fe896fea <g_benchSeparately@@Base+0xfe867fb6>
    fe24:	bls	d18a38 <g_benchSeparately@@Base+0xce9a04>
    fe28:	eorls	r9, r2, #28, 2
    fe2c:	sbcsne	lr, r3, r0, lsl #22
    fe30:	ldmdals	ip, {r0, r2, r5, r9, sl, sp, lr, pc}
    fe34:	andvc	r0, r1, r1, lsl r1
    fe38:	mcrlt	7, 0, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
    fe3c:	strtmi	r9, [r0], #-2593	; 0xfffff5df
    fe40:	andls	r9, lr, #536870914	; 0x20000002
    fe44:	tstls	ip, #28, 20	; 0x1c000
    fe48:			; <UNDEFINED> instruction: 0xf7fe7010
    fe4c:	svclt	0x0000bd4e
    fe50:	svcmi	0x00f0e92d
    fe54:			; <UNDEFINED> instruction: 0xf500b0bf
    fe58:	cdpls	4, 4, cr2, cr10, cr0, {4}
    fe5c:	ldrls	r9, [fp], #-3400	; 0xfffff2b8
    fe60:	vstrcs.16	s12, [r0, #-456]	; 0xfffffe38	; <UNPREDICTABLE>
    fe64:	mcrcs	15, 0, fp, cr2, cr8, {6}
    fe68:			; <UNDEFINED> instruction: 0xf8dd9617
    fe6c:	svclt	0x000c8124
    fe70:	strcs	r2, [r0], -r1, lsl #12
    fe74:	ldrls	r9, [r2], #-21	; 0xffffffeb
    fe78:	smlawtcs	r8, sp, r9, lr
    fe7c:	stccs	3, cr9, [r0], {35}	; 0x23
    fe80:	ldcls	0, cr13, [r5], {98}	; 0x62
    fe84:	strne	pc, [r4], #-260	; 0xfffffefc
    fe88:	cfldrsls	mvf9, [fp], {36}	; 0x24
    fe8c:	ldrdgt	pc, [r0], -r4
    fe90:			; <UNDEFINED> instruction: 0x9c246927
    fe94:	ldrdlt	pc, [r0], -r4
    fe98:	vmlaeq.f64	d14, d27, d28
    fe9c:	streq	lr, [r7], #-2990	; 0xfffff452
    fea0:	svccc	0x0080f5b4
    fea4:	stmdblt	r4!, {r3, r6, r9, ip, lr, pc}
    fea8:	ldmdavs	fp, {r0, r1, r5, r8, r9, fp, ip, pc}
    feac:	svcpl	0x0080f5b3
    feb0:	mcrcs	12, 0, sp, cr0, cr1, {2}
    feb4:	blls	9043cc <g_benchSeparately@@Base+0x8d5398>
    feb8:			; <UNDEFINED> instruction: 0xf1b4681c
    febc:	qsub8mi	r4, r6, ip
    fec0:	bls	705fc0 <g_benchSeparately@@Base+0x6d6f8c>
    fec4:	svceq	0x0000f1b8
    fec8:	movweq	lr, #19212	; 0x4b0c
    fecc:	vqadd.u8	d22, d1, d3
    fed0:			; <UNDEFINED> instruction: 0x464183d6
    fed4:			; <UNDEFINED> instruction: 0xf04f290c
    fed8:			; <UNDEFINED> instruction: 0xf8df030c
    fedc:	svclt	0x00a82bf4
    fee0:	blx	d831a <g_benchSeparately@@Base+0xa92e6>
    fee4:	ldrbtmi	pc, [sl], #-769	; 0xfffffcff	; <UNPREDICTABLE>
    fee8:	ldmpl	r3, {r0, r4, r6, r7, fp, ip}^
    feec:	eorsls	r6, r2, #4849664	; 0x4a0000
    fef0:	suble	r2, r9, r0, lsl #22
    fef4:			; <UNDEFINED> instruction: 0xf1b89b1b
    fef8:	cdpls	15, 3, cr0, cr2, cr11, {0}
    fefc:			; <UNDEFINED> instruction: 0x2700bfd4
    ff00:			; <UNDEFINED> instruction: 0xf9932701
    ff04:	blls	5d7f74 <g_benchSeparately@@Base+0x5a8f40>
    ff08:	strls	r3, [r4, -r0, lsl #20]
    ff0c:	svclt	0x00189815
    ff10:	movwls	r2, #12801	; 0x3201
    ff14:	movwcs	r9, #4614	; 0x1206
    ff18:	stmvs	ip, {r0, r2, r8, r9, ip, pc}
    ff1c:	bls	a36bb0 <g_benchSeparately@@Base+0xa07b7c>
    ff20:	stmib	sp, {r0, r3, r5, r8, fp, ip, pc}^
    ff24:	strls	r5, [r2], #-1536	; 0xfffffa00
    ff28:	blx	fefcdf20 <g_benchSeparately@@Base+0xfef9eeec>
    ff2c:	stcle	8, cr2, [r8], {-0}
    ff30:	movwcs	r9, #6683	; 0x1a1b
    ff34:	ldrd	r7, [r4], -r3
    ff38:	strcs	r9, [r0], #-3355	; 0xfffff2e5
    ff3c:			; <UNDEFINED> instruction: 0xb12e61ec
    ff40:	eorslt	r2, pc, r0
    ff44:	svchi	0x00f0e8bd
    ff48:	mvnsle	r2, r0, lsl #28
    ff4c:	pop	{r0, r1, r2, r3, r4, r5, ip, sp, pc}
    ff50:			; <UNDEFINED> instruction: 0xf7fe4ff0
    ff54:	ldmdbls	r2, {r0, r3, r5, r9, fp, ip, sp, pc}
    ff58:	vsubl.s8	q9, d0, d16
    ff5c:			; <UNDEFINED> instruction: 0xf7f00204
    ff60:	ldcls	15, cr14, [r5], {24}
    ff64:	strtmi	r9, [r0], -r9, lsr #18
    ff68:			; <UNDEFINED> instruction: 0xf9e0f7fc
    ff6c:			; <UNDEFINED> instruction: 0xf8a39b1b
    ff70:	mcrcs	0, 0, r8, cr0, cr8, {0}
    ff74:	blls	60470c <g_benchSeparately@@Base+0x5d56d8>
    ff78:	bls	a21800 <g_benchSeparately@@Base+0x9f27cc>
    ff7c:	smlawthi	r4, sp, r8, pc	; <UNPREDICTABLE>
    ff80:	strbls	r9, [r8, #-842]	; 0xfffffcb6
    ff84:	strb	r9, [r1, r3, lsr #22]!
    ff88:	svclt	0x00942a80
    ff8c:	movwcs	r2, #4864	; 0x1300
    ff90:	bls	8f4be4 <g_benchSeparately@@Base+0x8c5bb0>
    ff94:	strtmi	r9, [fp], #-2856	; 0xfffff4d8
    ff98:	movwcs	r9, #817	; 0x331
    ff9c:	blls	5e7ff0 <g_benchSeparately@@Base+0x5b8fbc>
    ffa0:			; <UNDEFINED> instruction: 0xf0012b02
    ffa4:	cfstrscs	mvf8, [ip], {70}	; 0x46
    ffa8:	ldrbhi	pc, [r6], #833	; 0x341	; <UNPREDICTABLE>
    ffac:	ldmdbne	r3, {r0, r3, r5, r9, fp, ip, pc}
    ffb0:	blcc	334c9c <g_benchSeparately@@Base+0x305c68>
    ffb4:	addsmi	r9, sl, #-1744830464	; 0x98000000
    ffb8:	strbthi	pc, [r3], r1, lsl #4	; <UNPREDICTABLE>
    ffbc:			; <UNDEFINED> instruction: 0x9c299b15
    ffc0:	orrcs	pc, r0, r3, lsl #10
    ffc4:	movwcc	pc, #1283	; 0x503	; <UNPREDICTABLE>
    ffc8:	blls	cb4c08 <g_benchSeparately@@Base+0xc85bd4>
    ffcc:	andscc	r4, r4, #10485760	; 0xa00000
    ffd0:	andcs	r9, r0, #-1610612734	; 0xa0000002
    ffd4:			; <UNDEFINED> instruction: 0x46081a9b
    ffd8:	tsteq	ip, r1, lsl #2	; <UNPREDICTABLE>
    ffdc:	movwcs	fp, #7960	; 0x1f18
    ffe0:	blls	a34cbc <g_benchSeparately@@Base+0xa05c88>
    ffe4:	teqls	r7, r2, lsr #13
    ffe8:	tsteq	r0, r0, lsl #2	; <UNPREDICTABLE>
    ffec:			; <UNDEFINED> instruction: 0xf1009121
    fff0:	ldmdals	r9!, {r3, r8}
    fff4:			; <UNDEFINED> instruction: 0xf6479136
    fff8:	stmdacc	r5, {r0, r4, r5, r7, r8, ip}
    fffc:	teqvs	r7, r9, asr #13	; <UNPREDICTABLE>
   10000:	andls	r9, sl, sl, lsl r2
   10004:	andsls	r9, r1, #44, 2
   10008:	andls	r9, r9, #20, 4	; 0x40000001
   1000c:	tstls	r6, #-1879048191	; 0x90000001
   10010:	blls	875090 <g_benchSeparately@@Base+0x84605c>
   10014:	andeq	lr, fp, #174080	; 0x2a800
   10018:	ldmdbls	r7!, {r3, r4, r9, ip, pc}
   1001c:	mrcls	8, 0, r6, cr8, cr11, {0}
   10020:	ldrdls	pc, [r0], -r1
   10024:			; <UNDEFINED> instruction: 0xf503930b
   10028:	addsmi	r3, sl, #128, 6
   1002c:	tsteq	r9, fp, lsl #22
   10030:			; <UNDEFINED> instruction: 0xf5a2bf28
   10034:	bls	da0e38 <g_benchSeparately@@Base+0xd71e04>
   10038:	blcc	fffffcd0 <g_benchSeparately@@Base+0xfffd0c9c>
   1003c:	blls	ab4c70 <g_benchSeparately@@Base+0xa85c3c>
   10040:			; <UNDEFINED> instruction: 0xf8da6812
   10044:	ldmdavs	fp, {pc}
   10048:	addsmi	r9, lr, #32, 2
   1004c:	vhsub.s8	d25, d1, d15
   10050:	svcls	0x000e8544
   10054:	ldrbtvc	pc, [pc], #1615	; 1005c <__assert_fail@plt+0xf098>	; <UNPREDICTABLE>
   10058:			; <UNDEFINED> instruction: 0xf8dd9815
   1005c:			; <UNDEFINED> instruction: 0xf85bc0b0
   10060:	addslt	r2, sp, #3
   10064:	vqdmulh.s<illegal width 8>	d15, d2, d12
   10068:			; <UNDEFINED> instruction: 0xf8500c52
   1006c:	bne	16540fc <g_benchSeparately@@Base+0x16250c8>
   10070:	svclt	0x002842a1
   10074:			; <UNDEFINED> instruction: 0xf8274621
   10078:			; <UNDEFINED> instruction: 0xf8401015
   1007c:	movwcc	r3, #4130	; 0x1022
   10080:			; <UNDEFINED> instruction: 0xd1ec429e
   10084:	ldrdcc	pc, [r0], -sl
   10088:	blx	b6942 <g_benchSeparately@@Base+0x8790e>
   1008c:	bls	accca0 <g_benchSeparately@@Base+0xa9dc6c>
   10090:	bls	6218dc <g_benchSeparately@@Base+0x5f28a8>
   10094:			; <UNDEFINED> instruction: 0x93270c5b
   10098:	bls	5680c8 <g_benchSeparately@@Base+0x539094>
   1009c:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   100a0:	bls	2f6d7c <g_benchSeparately@@Base+0x2c7d48>
   100a4:	svclt	0x00344294
   100a8:			; <UNDEFINED> instruction: 0xf0032300
   100ac:	blcs	10cb8 <__assert_fail@plt+0xfcf4>
   100b0:	strhi	pc, [ip], -r1
   100b4:	vmovl.s8	<illegal reg q7.5>, d15
   100b8:			; <UNDEFINED> instruction: 0xf388fa5f
   100bc:	svcmi	0x0018ebb2
   100c0:	andeq	pc, r0, pc, asr #32
   100c4:	eorslt	pc, r4, sp, asr #17
   100c8:	andcs	fp, r1, #12, 30	; 0x30
   100cc:	bl	fece18dc <g_benchSeparately@@Base+0xfecb28a8>
   100d0:	mrcls	15, 1, r6, cr2, cr8, {0}
   100d4:	svclt	0x000c901c
   100d8:			; <UNDEFINED> instruction: 0x46034613
   100dc:			; <UNDEFINED> instruction: 0xf10a9310
   100e0:	movwls	r0, #49924	; 0xc304
   100e4:			; <UNDEFINED> instruction: 0xf1a39b39
   100e8:	blcc	190910 <g_benchSeparately@@Base+0x1618dc>
   100ec:	blls	3f4da0 <g_benchSeparately@@Base+0x3c5d6c>
   100f0:	strbmi	r9, [fp], #-543	; 0xfffffde1
   100f4:			; <UNDEFINED> instruction: 0xf1099325
   100f8:			; <UNDEFINED> instruction: 0x932233ff
   100fc:	ldrmi	r2, [fp], r3, lsl #6
   10100:	blls	3881fc <g_benchSeparately@@Base+0x3591c8>
   10104:			; <UNDEFINED> instruction: 0xf10b191a
   10108:	bpl	ff45d10c <g_benchSeparately@@Base+0xff42e0d8>
   1010c:	andcc	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
   10110:			; <UNDEFINED> instruction: 0xf000428b
   10114:	bls	3b0348 <g_benchSeparately@@Base+0x381314>
   10118:			; <UNDEFINED> instruction: 0xf832b2a3
   1011c:	bls	4dc170 <g_benchSeparately@@Base+0x4ad13c>
   10120:	svclt	0x00142b01
   10124:			; <UNDEFINED> instruction: 0xf0022200
   10128:	mvnlt	r0, r1, lsl #4
   1012c:	rsble	r2, sp, r0, lsl #16
   10130:	andeq	pc, r2, #160, 2	; 0x28
   10134:			; <UNDEFINED> instruction: 0xf282fab2
   10138:	stmdbls	fp, {r1, r4, r6, r8, fp}
   1013c:	addmi	r1, sp, #1616	; 0x650
   10140:	andcs	fp, r0, #52, 30	; 0xd0
   10144:	andeq	pc, r1, #2
   10148:	bl	fea7c6f8 <g_benchSeparately@@Base+0xfea4d6c4>
   1014c:	bcs	90964 <g_benchSeparately@@Base+0x61930>
   10150:	strmi	sp, [r9, #2312]!	; 0x908
   10154:	addshi	pc, r6, r0, asr #4
   10158:	stmdbne	pc, {r0, r1, r2, r3, r8, fp, ip, pc}^	; <UNPREDICTABLE>
   1015c:	ldrmi	r5, [r0, #2378]	; 0x94a
   10160:	movhi	pc, r0
   10164:	bne	ff918174 <g_benchSeparately@@Base+0xff8e9140>
   10168:	adcmi	r9, r3, #11264	; 0x2c00
   1016c:	movwcs	fp, #3980	; 0xf8c
   10170:	cdpcs	3, 0, cr2, cr0, cr1, {0}
   10174:	movwcs	fp, #3848	; 0xf08
   10178:			; <UNDEFINED> instruction: 0xf0002b00
   1017c:	strmi	r8, [r1, #208]!	; 0xd0
   10180:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
   10184:	bls	406880 <g_benchSeparately@@Base+0x3d784c>
   10188:	ldmdbpl	r3, {r0, r2, r4, r8, fp, ip}
   1018c:			; <UNDEFINED> instruction: 0xd1c24598
   10190:	bl	fea76dc0 <g_benchSeparately@@Base+0xfea47d8c>
   10194:	ldrbmi	r0, [r1], #-260	; 0xfffffefc
   10198:	svclt	0x00284299
   1019c:	blls	321a08 <g_benchSeparately@@Base+0x2f29d4>
   101a0:	adcsmi	r1, fp, #3312	; 0xcf0
   101a4:	eorshi	pc, sp, #128	; 0x80
   101a8:			; <UNDEFINED> instruction: 0xf8da686b
   101ac:	addsmi	r2, r3, #4
   101b0:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   101b4:	movweq	pc, #33034	; 0x810a	; <UNPREDICTABLE>
   101b8:	addsmi	r3, pc, #8, 10	; 0x2000000
   101bc:	msrhi	(UNDEF: 39), r0
   101c0:			; <UNDEFINED> instruction: 0xf8d3682a
   101c4:	strbmi	ip, [r2, #-0]!
   101c8:	tsthi	ip, r0	; <UNPREDICTABLE>
   101cc:	andeq	lr, ip, #532480	; 0x82000
   101d0:			; <UNDEFINED> instruction: 0xf2a2fa92
   101d4:			; <UNDEFINED> instruction: 0xf282fab2
   101d8:	bicseq	lr, r2, #3072	; 0xc00
   101dc:	bne	fe6f6a14 <g_benchSeparately@@Base+0xfe6c79e0>
   101e0:	movwcc	r9, #18954	; 0x4a0a
   101e4:	streq	lr, [r3, #-2826]	; 0xfffff4f6
   101e8:	svclt	0x0094428a
   101ec:	andcs	r2, r1, #0, 4
   101f0:	ldrmi	r4, [r9], -r9, lsr #5
   101f4:	andcs	fp, r0, #24, 30	; 0x60
   101f8:			; <UNDEFINED> instruction: 0xf0402a00
   101fc:	strmi	r8, [fp, #306]	; 0x132
   10200:	blls	380104 <g_benchSeparately@@Base+0x3510d0>
   10204:	ldmdbne	fp, {r0, r1, r3, r7, r9, sl, lr}
   10208:	usada8	r4, r9, r3, r9
   1020c:	andcs	r9, r1, r0, lsl sl
   10210:	adcle	r2, r8, r0, lsl #20
   10214:	stmdbls	sl, {r1, r6, r9, sl, lr}
   10218:	tstls	sp, #12, 16	; 0xc0000
   1021c:			; <UNDEFINED> instruction: 0xf91cf7fc
   10220:	vstrne	s18, [r3, #-64]	; 0xffffffc0
   10224:	tstls	ip, #2
   10228:	usada8	r6, sp, fp, r9
   1022c:	ldrmi	r6, [r8, #2067]	; 0x813
   10230:	svcge	0x0071f47f
   10234:	vldrls	d9, [pc, #-48]	; 1020c <__assert_fail@plt+0xf248>
   10238:			; <UNDEFINED> instruction: 0xf08142ab
   1023c:	ldmdavs	r3, {r2, r7, r8, r9, pc}^
   10240:	ldrdne	pc, [r4], -sl
   10244:			; <UNDEFINED> instruction: 0xf040428b
   10248:			; <UNDEFINED> instruction: 0xf10a81e5
   1024c:	cps	#8
   10250:	addmi	r0, sp, #8, 14	; 0x200000
   10254:	cmphi	r3, r0, asr #4	; <UNPREDICTABLE>
   10258:	stmdavs	sp, {r0, r1, r3, r4, r5, fp, sp, lr}
   1025c:			; <UNDEFINED> instruction: 0xf00042ab
   10260:	rsbmi	r8, fp, r8, lsr r1
   10264:			; <UNDEFINED> instruction: 0xf3a3fa93
   10268:			; <UNDEFINED> instruction: 0xf383fab3
   1026c:	bicseq	lr, r3, r1, lsl #22
   10270:	bne	ff276ea8 <g_benchSeparately@@Base+0xff247e74>
   10274:	tstcc	r4, r9, lsl fp
   10278:	svclt	0x00bc458b
   1027c:	pkhbtmi	r4, fp, r3, lsl #12
   10280:	smlald	r9, r8, r9, r3
   10284:	stmdbne	pc, {r0, r2, r3, r8, fp, ip, pc}^	; <UNPREDICTABLE>
   10288:	ldrmi	r5, [r0, #2378]	; 0x94a
   1028c:	svcge	0x006af47f
   10290:	fldmdbxne	r8!, {d9-d24}	;@ Deprecated
   10294:	strbmi	r9, [r2], -sl, lsl #18
   10298:	tstls	sp, #1769472	; 0x1b0000
   1029c:			; <UNDEFINED> instruction: 0xf8dcf7fc
   102a0:	strbmi	r9, [r2], -r0, lsr #18
   102a4:	ldrtmi	r4, [r8], -r4, lsl #12
   102a8:			; <UNDEFINED> instruction: 0xf8aef7fc
   102ac:	strcc	r9, [r4], #-2589	; 0xfffff5e3
   102b0:	bl	fe9e18fc <g_benchSeparately@@Base+0xfe9b28c8>
   102b4:	strmi	r0, [r3], -r0, lsl #14
   102b8:	smlatbeq	r7, r1, fp, lr
   102bc:			; <UNDEFINED> instruction: 0xf181fab1
   102c0:	cmpne	r1, pc, asr #20
   102c4:			; <UNDEFINED> instruction: 0x2100bf98
   102c8:			; <UNDEFINED> instruction: 0xf0412900
   102cc:	bls	2f1604 <g_benchSeparately@@Base+0x2c25d0>
   102d0:	ldmdbls	ip, {r0, r1, r3, r5, r6, r7, r9, fp, ip}
   102d4:	addsmi	r4, r3, #620756992	; 0x25000000
   102d8:	sasxmi	fp, r3, r8
   102dc:	addmi	r1, sl, #958464	; 0xea000
   102e0:	adcmi	fp, r1, #40, 30	; 0xa0
   102e4:	lslhi	pc, r0, #1	; <UNPREDICTABLE>
   102e8:	bne	ff276778 <g_benchSeparately@@Base+0xff247744>
   102ec:	vmla.i8	d18, d0, d2
   102f0:	ldmdbls	ip, {r2, r5, r7, r8, pc}
   102f4:	svclt	0x0028428a
   102f8:	ldrbmi	r4, [sl, #-1546]	; 0xfffff9f6
   102fc:	stmdbls	sp, {r3, r8, fp, ip, lr, pc}
   10300:	bl	feaa136c <g_benchSeparately@@Base+0xfea72338>
   10304:			; <UNDEFINED> instruction: 0xf5b00001
   10308:	ble	220110 <g_benchSeparately@@Base+0x1f10dc>
   1030c:			; <UNDEFINED> instruction: 0x91194693
   10310:	addslt	r9, sl, #229376	; 0x38000
   10314:	andsmi	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
   10318:			; <UNDEFINED> instruction: 0xf08142a3
   1031c:			; <UNDEFINED> instruction: 0xf8cd82f6
   10320:			; <UNDEFINED> instruction: 0xf8ddb030
   10324:	mcrcs	0, 0, fp, cr0, cr4, {1}
   10328:	addhi	pc, fp, r0
   1032c:			; <UNDEFINED> instruction: 0xf64f9818
   10330:	stcls	3, cr7, [fp], {254}	; 0xfe
   10334:	addsmi	r1, sl, #2048	; 0x800
   10338:	addhi	pc, r3, r0, lsl #4
   1033c:	stcls	15, cr9, [r7, #-72]!	; 0xffffffb8
   10340:	tstne	r4, r7, lsl #2	; <UNPREDICTABLE>
   10344:	orrcs	pc, r0, #29360128	; 0x1c00000
   10348:	eorcs	pc, r5, r7, asr r8	; <UNPREDICTABLE>
   1034c:	stmdavs	sp, {r0, r1, r3, r4, fp, sp, lr}
   10350:	movwls	r1, #56155	; 0xdb5b
   10354:	ldrmi	r1, [r3], #-2787	; 0xfffff51d
   10358:			; <UNDEFINED> instruction: 0xf5b01ac0
   1035c:	rsbsle	r3, r0, #128, 30	; 0x200
   10360:	rsble	r2, lr, r0, lsl #28
   10364:	tsteq	r4, sl, lsl #2	; <UNPREDICTABLE>
   10368:			; <UNDEFINED> instruction: 0x910b46be
   1036c:	eorslt	pc, ip, sp, asr #17
   10370:	addslt	lr, r1, #15
   10374:	orrcc	pc, r0, r1, lsl #10
   10378:	andsne	pc, r1, lr, lsr r8	; <UNPREDICTABLE>
   1037c:	bne	14a13a4 <g_benchSeparately@@Base+0x1472370>
   10380:	svccc	0x0080f5b0
   10384:	movweq	lr, #7075	; 0x1ba3
   10388:	mcrcc	2, 0, sp, cr1, cr11, {2}
   1038c:	ldmdbls	r8, {r0, r3, r4, r6, ip, lr, pc}
   10390:	stmiapl	r9!, {r3, r6, r7, r9, fp, ip}
   10394:	strmi	r1, [r8, #2220]	; 0x8ac
   10398:	stmdbls	sp, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   1039c:	stmdbls	sl, {r0, r1, r2, r3, r7, r9, fp, ip}
   103a0:	addmi	r4, pc, #1459617792	; 0x57000000
   103a4:	strmi	fp, [pc], -r8, lsr #30
   103a8:			; <UNDEFINED> instruction: 0xf1a7990b
   103ac:	strbmi	r0, [r9, #-2307]	; 0xfffff6fd
   103b0:	strhi	pc, [r5], #-129	; 0xffffff7f
   103b4:			; <UNDEFINED> instruction: 0xf8da6861
   103b8:	strbmi	ip, [r1, #-4]!
   103bc:			; <UNDEFINED> instruction: 0x81b6f041
   103c0:	stfeqd	f7, [r8], {10}
   103c4:	strbmi	r3, [r1, #1032]!	; 0x408
   103c8:	orrhi	pc, pc, r1, asr #4
   103cc:			; <UNDEFINED> instruction: 0xf8dc6821
   103d0:	ldrbmi	fp, [r9, #-0]
   103d4:	orrhi	pc, r3, r1
   103d8:	smlabbeq	fp, r1, sl, lr
   103dc:			; <UNDEFINED> instruction: 0xf1a1fa91
   103e0:			; <UNDEFINED> instruction: 0xf181fab1
   103e4:	vldmiaeq	r1, {d30-<overflow reg d35>}
   103e8:	bl	feb3681c <g_benchSeparately@@Base+0xfeb077e8>
   103ec:	stmdbls	ip, {r0, sl, fp}
   103f0:	stfeqd	f7, [r4], {12}
   103f4:	svclt	0x00c1458c
   103f8:	eorsgt	pc, r0, sp, asr #17
   103fc:	stmiane	r9, {r0, r1, r2, r3, r8, fp, ip, pc}^
   10400:			; <UNDEFINED> instruction: 0xe7b69119
   10404:	strcc	r3, [r4, #-772]	; 0xfffffcfc
   10408:			; <UNDEFINED> instruction: 0xf63f429f
   1040c:	mcrne	14, 2, sl, cr10, cr9, {6}
   10410:	andle	r4, r5, #805306377	; 0x30000009
   10414:	ldmdahi	sl, {r0, r1, r2, r3, r5, fp, pc}
   10418:	svclt	0x00044297
   1041c:	strcc	r3, [r2, #-770]	; 0xfffffcfe
   10420:	stmdble	r4, {r0, r3, r4, r7, r9, lr}
   10424:	stmdavc	sp!, {r1, r3, r4, fp, ip, sp, lr}
   10428:	svclt	0x00084295
   1042c:	bls	31d038 <g_benchSeparately@@Base+0x2ee004>
   10430:			; <UNDEFINED> instruction: 0xe6d51a9b
   10434:	blx	fe4e0588 <g_benchSeparately@@Base+0xfe4b1554>
   10438:	blx	fed0d2cc <g_benchSeparately@@Base+0xfecde298>
   1043c:	ldmeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   10440:	blls	349f80 <g_benchSeparately@@Base+0x31af4c>
   10444:	mrrcle	11, 0, r2, lr, cr3
   10448:	beq	8c878 <g_benchSeparately@@Base+0x5d844>
   1044c:	ldrmi	r9, [sl, #2854]	; 0xb26
   10450:	strbthi	pc, [sp], #-513	; 0xfffffdff	; <UNPREDICTABLE>
   10454:	ldmibvs	fp, {r0, r1, r3, r4, r8, r9, fp, ip, pc}^
   10458:	blls	9350a8 <g_benchSeparately@@Base+0x906074>
   1045c:	ldrdlt	pc, [r0], -r3
   10460:	svcls	0x001fe5d7
   10464:			; <UNDEFINED> instruction: 0xf08142bd
   10468:	bls	8313c0 <g_benchSeparately@@Base+0x80238c>
   1046c:	ldmdavs	r2, {r0, r3, r5, fp, sp, lr}
   10470:			; <UNDEFINED> instruction: 0xf041428a
   10474:	stfned	f0, [r9, #-680]!	; 0xfffffd58
   10478:	addmi	r9, pc, #32, 20	; 0x20000
   1047c:	stfeqd	f7, [r4], {2}
   10480:	orrhi	pc, fp, r1, asr #4
   10484:	ldrdcs	pc, [r0], -ip
   10488:	adcsmi	r6, sl, #983040	; 0xf0000
   1048c:	cmnhi	lr, r1	; <UNPREDICTABLE>
   10490:	blx	fe4a0680 <g_benchSeparately@@Base+0xfe47164c>
   10494:	blx	fecccf24 <g_benchSeparately@@Base+0xfec9def0>
   10498:	bl	8cea8 <g_benchSeparately@@Base+0x5de74>
   1049c:	blne	1250bec <g_benchSeparately@@Base+0x1221bb8>
   104a0:	ssat	r4, #13, r9, lsl #8
   104a4:	strbmi	r9, [r2], -r1, lsr #22
   104a8:	ldcne	12, cr9, [r8, #-60]!	; 0xffffffc4
   104ac:	ldmdavs	fp, {r0, r2, r5, r8, fp, ip, pc}
   104b0:	tstls	sp, #587202560	; 0x23000000
   104b4:			; <UNDEFINED> instruction: 0xffd0f7fb
   104b8:	vstrne	d9, [r4, #-116]	; 0xffffff8c
   104bc:	addsmi	r1, r1, #950272	; 0xe8000
   104c0:	tsthi	pc, #1	; <UNPREDICTABLE>
   104c4:			; <UNDEFINED> instruction: 0x46384619
   104c8:			; <UNDEFINED> instruction: 0xf7fb4642
   104cc:			; <UNDEFINED> instruction: 0x4603ff9d
   104d0:	blls	80a0cc <g_benchSeparately@@Base+0x7db098>
   104d4:	strcc	r3, [r4, -r4, lsl #2]
   104d8:			; <UNDEFINED> instruction: 0xf63f428b
   104dc:	blls	afbfd8 <g_benchSeparately@@Base+0xaccfa4>
   104e0:	andle	r4, r5, #-1879048183	; 0x90000009
   104e4:	stmdahi	fp, {r0, r2, r3, r4, r5, fp, pc}
   104e8:	svclt	0x0004429d
   104ec:	strcc	r3, [r2, -r2, lsl #2]
   104f0:	addmi	r9, fp, #10240	; 0x2800
   104f4:	stmdavc	fp, {r2, r8, fp, ip, lr, pc}
   104f8:	addsmi	r7, sp, #3997696	; 0x3d0000
   104fc:	tstcc	r1, r8, lsl #30
   10500:	bne	ff277138 <g_benchSeparately@@Base+0xff248104>
   10504:	blls	689fe4 <g_benchSeparately@@Base+0x65afb0>
   10508:	addsge	pc, r4, sp, asr #17
   1050c:	blls	3351d0 <g_benchSeparately@@Base+0x30619c>
   10510:	blls	e751d0 <g_benchSeparately@@Base+0xe4619c>
   10514:			; <UNDEFINED> instruction: 0x93203b08
   10518:	bls	9b7150 <g_benchSeparately@@Base+0x98811c>
   1051c:	tstls	sp, #1392508928	; 0x53000000
   10520:	vqsub.s8	d20, d16, d3
   10524:	bls	7b0760 <g_benchSeparately@@Base+0x78172c>
   10528:	bl	feab7188 <g_benchSeparately@@Base+0xfea88154>
   1052c:	bls	5d093c <g_benchSeparately@@Base+0x5a1908>
   10530:	cmnlt	r2, r1, lsl #6
   10534:	addeq	pc, r1, r8, asr #4
   10538:	addeq	pc, r0, r8, asr #5
   1053c:	andeq	pc, r8, #1073741824	; 0x40000000
   10540:	andmi	pc, r1, r0, lsr #23
   10544:	sbcsne	lr, r0, #2048	; 0x800
   10548:	ldrmi	r9, [sl], #-2097	; 0xfffff7cf
   1054c:			; <UNDEFINED> instruction: 0xf0c14290
   10550:	stmdbcs	lr, {r0, r1, r2, r3, r7, pc}
   10554:	mvnshi	pc, #268435460	; 0x10000004
   10558:			; <UNDEFINED> instruction: 0xf1a19c16
   1055c:	bcs	fff90da0 <g_benchSeparately@@Base+0xfff61d6c>
   10560:	rscseq	pc, r0, pc, asr #32
   10564:	stmdble	r5, {r5, ip, sp, lr}
   10568:	bcc	fffd896c <g_benchSeparately@@Base+0xfffa9938>
   1056c:	bleq	8e580 <g_benchSeparately@@Base+0x5f54c>
   10570:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   10574:	blcs	8e588 <g_benchSeparately@@Base+0x5f554>
   10578:	ldrmi	r9, [r9], #-2590	; 0xfffff5e2
   1057c:	movwcc	r6, #34836	; 0x8814
   10580:	andcc	r6, r8, #80, 16	; 0x500000
   10584:	stcmi	8, cr15, [r8], {67}	; 0x43
   10588:	stceq	8, cr15, [r4], {67}	; 0x43
   1058c:	ldmle	r5!, {r0, r3, r4, r7, r9, lr}^
   10590:			; <UNDEFINED> instruction: 0x46089b19
   10594:	movweq	lr, #15274	; 0x3baa
   10598:	blcc	ce620 <g_benchSeparately@@Base+0x9f5ec>
   1059c:	svcne	0x001a9b0c
   105a0:	cmnlt	r3, r7, lsl fp
   105a4:	orreq	pc, r1, #72, 4	; 0x80000004
   105a8:	orreq	pc, r0, #200, 4	; 0x8000000c
   105ac:	movwmi	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
   105b0:	bl	3767c <g_benchSeparately@@Base+0x8648>
   105b4:	movwcc	r1, #25555	; 0x63d3
   105b8:			; <UNDEFINED> instruction: 0xf0c1429c
   105bc:	ldcls	0, cr8, [r6], {89}	; 0x59
   105c0:	stmdavc	r3!, {r1, r2, r3, r9, fp, sp}
   105c4:	bichi	pc, fp, #268435460	; 0x10000004
   105c8:	movwcc	r9, #64012	; 0xfa0c
   105cc:	bcc	4ec660 <g_benchSeparately@@Base+0x4bd62c>
   105d0:	svcvc	0x00fff5b2
   105d4:	stcne	3, cr13, [fp, #-52]	; 0xffffffcc
   105d8:			; <UNDEFINED> instruction: 0xf5a221ff
   105dc:			; <UNDEFINED> instruction: 0x461872ff
   105e0:	svcvc	0x00fff5b2
   105e4:	stcne	8, cr15, [r2], {3}
   105e8:	stcne	8, cr15, [r1], {3}
   105ec:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
   105f0:	bcs	fffc51c4 <g_benchSeparately@@Base+0xfff96190>
   105f4:	mrseq	pc, (UNDEF: 17)	; <UNPREDICTABLE>
   105f8:	stmdble	r6, {r1, r2, r4, r8, ip, pc}
   105fc:			; <UNDEFINED> instruction: 0x46033aff
   10600:	mvnscs	r4, r8, lsl #12
   10604:	blne	ce618 <g_benchSeparately@@Base+0x9f5e4>
   10608:	blls	775268 <g_benchSeparately@@Base+0x746234>
   1060c:	ldrmi	r7, [sl], r2
   10610:			; <UNDEFINED> instruction: 0xe71b931e
   10614:	blx	fe460780 <g_benchSeparately@@Base+0xfe43174c>
   10618:	blx	fec8cca4 <g_benchSeparately@@Base+0xfec5dc70>
   1061c:	stmiaeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
   10620:	blls	349ec8 <g_benchSeparately@@Base+0x31ae94>
   10624:	ldrbt	r3, [r2], r4, lsl #10
   10628:	stmiane	fp, {r1, r5, r8, r9, fp, ip, pc}^
   1062c:	blcs	973a0 <g_benchSeparately@@Base+0x6836c>
   10630:	bne	1b40448 <g_benchSeparately@@Base+0x1b11414>
   10634:			; <UNDEFINED> instruction: 0xf63f2002
   10638:			; <UNDEFINED> instruction: 0x464cad97
   1063c:	ldr	r2, [r3, #2]
   10640:	stmdbls	r1!, {r2, r3, r8, r9, fp, ip, pc}
   10644:	blls	9180b4 <g_benchSeparately@@Base+0x8e9080>
   10648:	ldrbmi	r9, [r2], #-530	; 0xfffffdee
   1064c:	ldmdavs	fp, {r3, fp, sp, lr}
   10650:	andls	r9, fp, r7, lsr r9
   10654:	stmdavs	pc, {r0, r2, r3, r9, ip, pc}	; <UNPREDICTABLE>
   10658:	movwls	r4, #62993	; 0xf611
   1065c:	ldrmi	r1, [sl], -r9, asr #21
   10660:	orrcc	pc, r0, #0, 10
   10664:	ldrtmi	r9, [sl], #-2075	; 0xfffff7e5
   10668:	addsmi	r9, r9, #48, 4
   1066c:			; <UNDEFINED> instruction: 0xf5a1bf28
   10670:			; <UNDEFINED> instruction: 0x9122437f
   10674:	svclt	0x002469c2
   10678:	movwls	r3, #48127	; 0xbbff
   1067c:	blls	aa1e94 <g_benchSeparately@@Base+0xa72e60>
   10680:	eorls	r3, sp, #28, 8	; 0x1c000000
   10684:	ldmdavs	fp, {r1, r2, r4, r5, r9, fp, ip, pc}
   10688:	ldmdavs	r2, {r0, r1, r3, r4, r5, sl, ip, pc}
   1068c:	bls	3620d8 <g_benchSeparately@@Base+0x3330a4>
   10690:	ldrdlt	pc, [r0], -r2
   10694:	addsmi	r9, sl, #139264	; 0x22000
   10698:	movwhi	pc, #8769	; 0x2241	; <UNPREDICTABLE>
   1069c:			; <UNDEFINED> instruction: 0xf64f9e0f
   106a0:			; <UNDEFINED> instruction: 0xf8dd74ff
   106a4:			; <UNDEFINED> instruction: 0x4694e038
   106a8:			; <UNDEFINED> instruction: 0xf8dd9815
   106ac:	ldmpl	r2!, {r4, r5, r7, pc}^
   106b0:	blx	23d12e <g_benchSeparately@@Base+0x20e0fa>
   106b4:	lfmeq	f7, 3, [r2], {2}
   106b8:	eorne	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   106bc:	adcmi	r1, r1, #364544	; 0x59000
   106c0:	strtmi	fp, [r1], -r8, lsr #30
   106c4:	andsne	pc, r5, lr, lsr #16
   106c8:	eorcc	pc, r2, r0, asr #16
   106cc:	ldrmi	r3, [ip, #769]	; 0x301
   106d0:	blls	384e8c <g_benchSeparately@@Base+0x355e58>
   106d4:	bls	b2a748 <g_benchSeparately@@Base+0xafb714>
   106d8:	vqrdmulh.s<illegal width 8>	d15, d3, d2
   106dc:	ldrmi	r9, [r1], -sl, lsr #20
   106e0:	mrrceq	10, 2, r9, fp, cr2
   106e4:	andvs	r9, sl, sl, lsr r3
   106e8:			; <UNDEFINED> instruction: 0xf8529a15
   106ec:	blls	d60780 <g_benchSeparately@@Base+0xd3174c>
   106f0:	addsmi	r9, r4, #45056	; 0xb000
   106f4:	movwcs	fp, #3892	; 0xf34
   106f8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   106fc:			; <UNDEFINED> instruction: 0xf0012b00
   10700:	blx	7f13e4 <g_benchSeparately@@Base+0x7c23b0>
   10704:	blx	180d138 <g_benchSeparately@@Base+0x17de104>
   10708:	bl	feccd53c <g_benchSeparately@@Base+0xfec9e508>
   1070c:			; <UNDEFINED> instruction: 0xf04f4f1b
   10710:			; <UNDEFINED> instruction: 0xf8cd0100
   10714:	svclt	0x000ca040
   10718:	strmi	r2, [sl], -r1, lsl #4
   1071c:	svcvs	0x001bebb3
   10720:			; <UNDEFINED> instruction: 0x91279d32
   10724:	ldrmi	fp, [r3], -ip, lsl #30
   10728:	tstls	pc, #11534336	; 0xb00000
   1072c:	movwcc	r9, #19213	; 0x4b0d
   10730:	blls	4b53a8 <g_benchSeparately@@Base+0x486374>
   10734:	eorsls	r4, r3, #-1610612731	; 0xa0000005
   10738:	bicsmi	r9, fp, #233472	; 0x39000
   1073c:	bcc	1b53a4 <g_benchSeparately@@Base+0x186370>
   10740:			; <UNDEFINED> instruction: 0x464a923c
   10744:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   10748:			; <UNDEFINED> instruction: 0x469219d0
   1074c:	mrcne	0, 3, r9, cr8, cr8, {1}
   10750:	sub	r9, r3, r4, lsr r0
   10754:	blls	3f6f9c <g_benchSeparately@@Base+0x3c7f68>
   10758:	strtmi	r4, [r3], #-1098	; 0xfffffbb6
   1075c:	stcvs	8, cr15, [r1], {50}	; 0x32
   10760:	andeq	lr, r9, r3, lsl #22
   10764:	bpl	fe0b6fcc <g_benchSeparately@@Base+0xfe087f98>
   10768:			; <UNDEFINED> instruction: 0xf0004296
   1076c:	bls	3b09ec <g_benchSeparately@@Base+0x3819b8>
   10770:			; <UNDEFINED> instruction: 0xf832b2a3
   10774:	blls	4e87c8 <g_benchSeparately@@Base+0x4b9794>
   10778:	svclt	0x00142e01
   1077c:			; <UNDEFINED> instruction: 0xf0032300
   10780:	mvnslt	r0, r1, lsl #6
   10784:			; <UNDEFINED> instruction: 0xf0002900
   10788:			; <UNDEFINED> instruction: 0xf1a18082
   1078c:	blx	fecd139c <g_benchSeparately@@Base+0xfeca2368>
   10790:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   10794:			; <UNDEFINED> instruction: 0xf1049a0b
   10798:	ldrmi	r3, [r0, #2303]	; 0x8ff
   1079c:	movwcs	fp, #3892	; 0xf34
   107a0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   107a4:	blne	efcd78 <g_benchSeparately@@Base+0xecdd44>
   107a8:	stmdble	sl, {r1, r8, r9, fp, sp}
   107ac:	vrshl.s8	q10, <illegal reg q3.5>, q0
   107b0:			; <UNDEFINED> instruction: 0xf85a80b6
   107b4:	bl	29c7dc <g_benchSeparately@@Base+0x26d7a8>
   107b8:	eorls	r0, fp, #8, 4	; 0x80000000
   107bc:			; <UNDEFINED> instruction: 0xf000459b
   107c0:			; <UNDEFINED> instruction: 0x210287bf
   107c4:	blls	2d765c <g_benchSeparately@@Base+0x2a8628>
   107c8:	svclt	0x008c42a3
   107cc:	movwcs	r2, #4864	; 0x1300
   107d0:	svclt	0x00082d00
   107d4:	blcs	193dc <__assert_fail@plt+0x18418>
   107d8:	rscshi	pc, r8, r0
   107dc:			; <UNDEFINED> instruction: 0xf10542a7
   107e0:	ldmible	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
   107e4:	andcc	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   107e8:	andeq	lr, r4, #10240	; 0x2800
   107ec:			; <UNDEFINED> instruction: 0xd1be459b
   107f0:	blne	e3802c <g_benchSeparately@@Base+0xe08ff8>
   107f4:	ldrtmi	r9, [r0], #-2826	; 0xfffff4f6
   107f8:	svclt	0x00284298
   107fc:	blls	722064 <g_benchSeparately@@Base+0x6f3030>
   10800:	stfeqd	f7, [r3], {160}	; 0xa0
   10804:			; <UNDEFINED> instruction: 0xf0814563
   10808:	ldmdavs	r3, {r4, pc}^
   1080c:	adcsmi	r6, r3, #7733248	; 0x760000
   10810:	ldrhi	pc, [r5], r0, asr #32
   10814:			; <UNDEFINED> instruction: 0xf1029e0d
   10818:	strcc	r0, [r8], -r8, lsl #16
   1081c:	vqrshl.s8	d20, d20, d16
   10820:			; <UNDEFINED> instruction: 0xf8d88677
   10824:			; <UNDEFINED> instruction: 0xf8d63000
   10828:	ldrbmi	lr, [r3, #-0]!
   1082c:	strbthi	pc, [sl], -r0	; <UNPREDICTABLE>
   10830:	movweq	lr, #60035	; 0xea83
   10834:			; <UNDEFINED> instruction: 0xf3a3fa93
   10838:			; <UNDEFINED> instruction: 0xf383fab3
   1083c:	bicseq	lr, r3, #6144	; 0x1800
   10840:	blne	fe6f80b8 <g_benchSeparately@@Base+0xfe6c9084>
   10844:	movwcc	r9, #19981	; 0x4e0d
   10848:			; <UNDEFINED> instruction: 0x0c03eb06
   1084c:	bl	fe83807c <g_benchSeparately@@Base+0xfe809048>
   10850:	blx	fef94088 <g_benchSeparately@@Base+0xfef65054>
   10854:	addmi	pc, r6, #2272	; 0x8e0
   10858:	b	13e20d8 <g_benchSeparately@@Base+0x13b30a4>
   1085c:	svclt	0x00981e5e
   10860:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   10864:	svceq	0x0000f1be
   10868:	ldrhi	pc, [r0, -r0, asr #32]
   1086c:	blcs	374bc <g_benchSeparately@@Base+0x8488>
   10870:	strhi	pc, [pc], r0, asr #32
   10874:	strbmi	r9, [lr, #-2578]	; 0xfffff5ee
   10878:	svcge	0x0079f77f
   1087c:	ldmdbne	r3, {r0, r2, r3, fp, ip, pc}
   10880:	stmne	r2, {r0, r4, r5, r7, r9, sl, lr}
   10884:	bls	3f50b0 <g_benchSeparately@@Base+0x3c607c>
   10888:	tstls	r4, #13828096	; 0xd30000
   1088c:	blls	80a650 <g_benchSeparately@@Base+0x7db61c>
   10890:	blcs	18c9c <__assert_fail@plt+0x17cd8>
   10894:	stmdbls	sl, {r1, r2, r4, r7, ip, lr, pc}
   10898:	ldmdals	ip, {r1, r3, r4, r6, r9, sl, lr}
   1089c:	ldc2l	7, cr15, [ip, #1004]	; 0x3ec
   108a0:	stfnes	f2, [r3, #-8]
   108a4:	blls	7f5548 <g_benchSeparately@@Base+0x7c6514>
   108a8:	ldmdavs	sl, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   108ac:			; <UNDEFINED> instruction: 0xf47f4593
   108b0:	bls	4bc630 <g_benchSeparately@@Base+0x48d5fc>
   108b4:			; <UNDEFINED> instruction: 0xf0412a00
   108b8:	andcs	r8, r0, #44	; 0x2c
   108bc:			; <UNDEFINED> instruction: 0x4606981c
   108c0:	addmi	r9, r6, #32, 16	; 0x200000
   108c4:			; <UNDEFINED> instruction: 0x81bef081
   108c8:	ldmdavs	r8, {r0, r2, r3, r9, sl, fp, ip, pc}^
   108cc:	adcsmi	r6, r0, #7733248	; 0x760000
   108d0:	strhi	pc, [r3, r0, asr #32]!
   108d4:			; <UNDEFINED> instruction: 0xf1039e0d
   108d8:	stmdals	r0!, {r3, r9, sl, fp}
   108dc:	adcsmi	r3, r0, #8, 12	; 0x800000
   108e0:	strhi	pc, [r3, r0, asr #4]
   108e4:	ldrdeq	pc, [r0], -lr
   108e8:	ldrdgt	pc, [r0], -r6
   108ec:			; <UNDEFINED> instruction: 0xf0004560
   108f0:	b	fe0326cc <g_benchSeparately@@Base+0xfe003698>
   108f4:	blx	fe41092c <g_benchSeparately@@Base+0xfe3e18f8>
   108f8:	blx	fec4cb80 <g_benchSeparately@@Base+0xfec1db4c>
   108fc:	bl	1ccb04 <g_benchSeparately@@Base+0x19dad0>
   10900:	ldmdals	ip, {r4, r6, r7, r9, sl}
   10904:			; <UNDEFINED> instruction: 0x36041a36
   10908:	strbmi	r1, [lr, #-2742]	; 0xfffff54a
   1090c:	svcge	0x002ff77f
   10910:	tstls	r4, #318767104	; 0x13000000
   10914:	ldrtmi	r9, [r1], sp, lsl #22
   10918:	movwls	r4, #37907	; 0x9413
   1091c:	bls	40a5c0 <g_benchSeparately@@Base+0x3db58c>
   10920:	andcc	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   10924:	eorls	r4, fp, #1107296256	; 0x42000000
   10928:			; <UNDEFINED> instruction: 0xf47f459b
   1092c:	blls	87c65c <g_benchSeparately@@Base+0x84d628>
   10930:	stcls	6, cr4, [fp], #-360	; 0xfffffe98
   10934:	ldmdavs	fp, {r1, r3, r8, fp, ip, pc}
   10938:	teqls	sp, #32, 26	; 0x800
   1093c:	stc2	7, cr15, [ip, #1004]	; 0x3ec
   10940:			; <UNDEFINED> instruction: 0x465a9930
   10944:	strmi	r9, [r6], -fp, lsr #8
   10948:			; <UNDEFINED> instruction: 0xf7fb4620
   1094c:	blls	b0fec8 <g_benchSeparately@@Base+0xae0e94>
   10950:	bne	69e168 <g_benchSeparately@@Base+0x66f134>
   10954:	bne	fe277650 <g_benchSeparately@@Base+0xfe24861c>
   10958:	blx	fec62170 <g_benchSeparately@@Base+0xfec3313c>
   1095c:	addsmi	pc, pc, #1073741856	; 0x40000020
   10960:	cmpne	r1, pc, asr #20
   10964:			; <UNDEFINED> instruction: 0x2100bf98
   10968:			; <UNDEFINED> instruction: 0xf0412900
   1096c:	blls	2f10b4 <g_benchSeparately@@Base+0x2c2080>
   10970:	streq	lr, [r4], #-2984	; 0xfffff458
   10974:	ldrtmi	r9, [r0], #2599	; 0xa27
   10978:	svclt	0x0038429c
   1097c:	bl	fea221f4 <g_benchSeparately@@Base+0xfe9f31c0>
   10980:	addsmi	r0, r3, #4, 6	; 0x10000000
   10984:	adcsmi	fp, r2, #40, 30	; 0xa0
   10988:	ldrhi	pc, [r0, r0, lsl #1]!
   1098c:	blne	4b7264 <g_benchSeparately@@Base+0x488230>
   10990:	vpmax.s8	d18, d0, d2
   10994:	bls	4b2874 <g_benchSeparately@@Base+0x483840>
   10998:			; <UNDEFINED> instruction: 0xf0412a00
   1099c:	bls	9f0ee4 <g_benchSeparately@@Base+0x9c1eb0>
   109a0:	svclt	0x00284293
   109a4:	strbmi	r4, [fp, #-1555]	; 0xfffff9ed
   109a8:	bls	406dd4 <g_benchSeparately@@Base+0x3d7da0>
   109ac:	strtmi	r9, [r2], #-2061	; 0xfffff7f3
   109b0:			; <UNDEFINED> instruction: 0xf5b11a81
   109b4:	ble	2607bc <g_benchSeparately@@Base+0x231788>
   109b8:	andsls	r4, r4, #160432128	; 0x9900000
   109bc:	bls	3b49e8 <g_benchSeparately@@Base+0x3859b4>
   109c0:			; <UNDEFINED> instruction: 0xf832b2a3
   109c4:	addsmi	r3, ip, #19
   109c8:	msrhi	SPSR_sx, r1, lsl #1
   109cc:	ldrdge	pc, [r0], #-141	; 0xffffff73
   109d0:			; <UNDEFINED> instruction: 0xf0002d00
   109d4:	stmdbls	r2!, {r0, r1, r7, pc}
   109d8:	mvnsvc	pc, #82837504	; 0x4f00000
   109dc:	bne	2b6a10 <g_benchSeparately@@Base+0x2879dc>
   109e0:	ldmdale	fp!, {r1, r3, r4, r7, r9, lr}^
   109e4:	vaddls.f32	s18, s20, s27
   109e8:	movwne	pc, #16642	; 0x4102	; <UNPREDICTABLE>
   109ec:	strcs	pc, [r0], #1282	; 0x502
   109f0:			; <UNDEFINED> instruction: 0xf8d3941c
   109f4:	stmdavs	r3!, {pc}
   109f8:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   109fc:	movweq	lr, #35747	; 0x8ba3
   10a00:	bne	ff0f5648 <g_benchSeparately@@Base+0xff0c6614>
   10a04:	bl	fe861a58 <g_benchSeparately@@Base+0xfe832a24>
   10a08:			; <UNDEFINED> instruction: 0xf5be0e03
   10a0c:	rsble	r3, r5, #128, 30	; 0x200
   10a10:			; <UNDEFINED> instruction: 0xf8cd990d
   10a14:	stcne	0, cr10, [r8, #-384]	; 0xfffffe80
   10a18:	ldmdals	r2, {r0, r1, r3, ip, pc}
   10a1c:	eorsls	pc, r4, sp, asr #17
   10a20:	submi	r4, r0, #143654912	; 0x8900000
   10a24:	ands	r9, r1, pc, lsl r0
   10a28:	stmdals	sp!, {r0, r4, r7, r9, ip, sp, pc}
   10a2c:	orrcc	pc, r0, r1, lsl #10
   10a30:	andsne	pc, r1, r0, lsr r8	; <UNPREDICTABLE>
   10a34:	bne	14a1c74 <g_benchSeparately@@Base+0x1472c40>
   10a38:	svccc	0x0080f5be
   10a3c:	movweq	lr, #7075	; 0x1ba3
   10a40:	sfmcc	f5, 1, [r1, #-288]	; 0xfffffee0
   10a44:	stmdbls	r2!, {r1, r2, r6, ip, lr, pc}
   10a48:	vmlaeq.f64	d14, d19, d17
   10a4c:	andne	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   10a50:	andeq	lr, r2, r8, lsl #22
   10a54:	mvnle	r4, fp, lsl #11
   10a58:	bne	fe336ea0 <g_benchSeparately@@Base+0xfe307e6c>
   10a5c:	strbmi	r9, [ip], #-2314	; 0xfffff6f6
   10a60:	svclt	0x0028428c
   10a64:	stmdbls	fp, {r2, r3, r9, sl, lr}
   10a68:	adcsmi	r1, r9, #3696	; 0xe70
   10a6c:	teqhi	r7, r1, lsl #1	; <UNPREDICTABLE>
   10a70:			; <UNDEFINED> instruction: 0xf8d96841
   10a74:	adcsmi	r6, r1, #4
   10a78:	addshi	pc, r9, r1, asr #32
   10a7c:	streq	pc, [r8], -r9, lsl #2
   10a80:	beq	24ce88 <g_benchSeparately@@Base+0x21de54>
   10a84:	vqsub.s8	d20, d17, d23
   10a88:			; <UNDEFINED> instruction: 0xf8da805b
   10a8c:			; <UNDEFINED> instruction: 0xf8d61000
   10a90:	strbmi	ip, [r1, #-0]!
   10a94:	subhi	pc, lr, r1
   10a98:	smlabbeq	ip, r1, sl, lr
   10a9c:	blx	fe477ad0 <g_benchSeparately@@Base+0xfe448a9c>
   10aa0:	blx	fec8d12c <g_benchSeparately@@Base+0xfec5e0f8>
   10aa4:	bl	1cd0b0 <g_benchSeparately@@Base+0x19e07c>
   10aa8:	blne	2511f4 <g_benchSeparately@@Base+0x2221c0>
   10aac:	tstcc	r4, r2, lsl ip
   10ab0:			; <UNDEFINED> instruction: 0xf0412c00
   10ab4:	ldcls	0, cr8, [r2], {145}	; 0x91
   10ab8:	addmi	r9, r8, #851968	; 0xd0000
   10abc:	stmiane	r0!, {r2, r4, r5, r7, r9, fp, ip, lr, pc}^
   10ac0:	strls	r4, [r9], #-1100	; 0xfffffbb4
   10ac4:	tstls	sp, pc, lsl #24
   10ac8:	andsls	r1, r4, r0, lsr #16
   10acc:	svclt	0x0000e7ac
   10ad0:	muleq	r0, sl, pc	; <UNPREDICTABLE>
   10ad4:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   10ad8:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   10adc:	strbmi	r9, [fp, #-2828]	; 0xfffff4f4
   10ae0:	cfstrsge	mvf15, [r1, #-252]!	; 0xffffff04
   10ae4:	ldrmi	r9, [r2, #2597]	; 0xa25
   10ae8:	stmdbls	lr!, {r1, r2, r3, r8, fp, ip, lr, pc}
   10aec:	bl	2b6b18 <g_benchSeparately@@Base+0x287ae4>
   10af0:	addsmi	r0, r8, #67108864	; 0x4000000
   10af4:	stmdals	pc!, {r0, r3, r4, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   10af8:			; <UNDEFINED> instruction: 0x4692bf3c
   10afc:	tstls	r9, #3145728	; 0x300000
   10b00:	svclt	0x00389b0c
   10b04:	movwls	r4, #50699	; 0xc60b
   10b08:	bl	fe8f7734 <g_benchSeparately@@Base+0xfe8c8700>
   10b0c:	blcs	9173c <g_benchSeparately@@Base+0x62708>
   10b10:	blls	547b30 <g_benchSeparately@@Base+0x518afc>
   10b14:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   10b18:	eorsls	pc, r0, sp, asr #17
   10b1c:	ldrbt	r9, [fp], #793	; 0x319
   10b20:	strbmi	r9, [fp], ip, lsl #20
   10b24:	eorge	pc, ip, sp, asr #17
   10b28:	andsls	r4, sp, #1375731712	; 0x52000000
   10b2c:	andcc	r9, r1, #90112	; 0x16000
   10b30:	bls	e753b4 <g_benchSeparately@@Base+0xe46380>
   10b34:	smlatbeq	r8, r2, r1, pc	; <UNPREDICTABLE>
   10b38:			; <UNDEFINED> instruction: 0x91253a06
   10b3c:	blcs	475438 <g_benchSeparately@@Base+0x446404>
   10b40:	bls	347bac <g_benchSeparately@@Base+0x318b78>
   10b44:	smlatbeq	r4, fp, r1, pc	; <UNPREDICTABLE>
   10b48:	bcs	4b6b7c <g_benchSeparately@@Base+0x487b48>
   10b4c:	svclt	0x00a89c09
   10b50:	strtmi	r2, [r1], #-530	; 0xfffffdee
   10b54:	addmi	r4, r8, #16, 8	; 0x10000000
   10b58:	bl	100970 <g_benchSeparately@@Base+0xd193c>
   10b5c:	bcc	111390 <g_benchSeparately@@Base+0xe235c>
   10b60:	blcs	176b4 <__assert_fail@plt+0x166f0>
   10b64:	bls	287f88 <g_benchSeparately@@Base+0x258f54>
   10b68:	bleq	10ba1c <g_benchSeparately@@Base+0xdc9e8>
   10b6c:	andls	r4, r9, #436207616	; 0x1a000000
   10b70:	ldrmi	r9, [sl], #-2580	; 0xfffff5ec
   10b74:	blls	2753cc <g_benchSeparately@@Base+0x246398>
   10b78:	ldrbmi	r9, [fp], #-2598	; 0xfffff5da
   10b7c:	addsmi	r9, r3, #-1207959552	; 0xb8000000
   10b80:	rscshi	pc, r7, r0, asr #4
   10b84:	ldrbmi	r9, [r9], r9, lsl #22
   10b88:			; <UNDEFINED> instruction: 0xf8dd991d
   10b8c:	addmi	sl, fp, #44	; 0x2c
   10b90:	svclt	0x003c9a17
   10b94:	movweq	lr, #43939	; 0xaba3
   10b98:	ldmib	sp, {r2, r3, r8, r9, ip, pc}^
   10b9c:	bl	fea9dc1c <g_benchSeparately@@Base+0xfea6ebe8>
   10ba0:	cmnlt	r2, r3, lsl #6
   10ba4:	orreq	pc, r1, r8, asr #4
   10ba8:	orreq	pc, r0, r8, asr #5
   10bac:	andeq	pc, r8, #-1073741824	; 0xc0000000
   10bb0:	smlatbeq	r3, r1, fp, pc	; <UNPREDICTABLE>
   10bb4:	sbcsne	lr, r1, #2048	; 0x800
   10bb8:	strtmi	r9, [r2], #-2353	; 0xfffff6cf
   10bbc:			; <UNDEFINED> instruction: 0xf0c04291
   10bc0:	blcs	3b2124 <g_benchSeparately@@Base+0x3830f0>
   10bc4:	strhi	pc, [ip, r0, asr #4]
   10bc8:			; <UNDEFINED> instruction: 0xf1a39816
   10bcc:	bcs	fff91410 <g_benchSeparately@@Base+0xfff623dc>
   10bd0:	mvnseq	pc, pc, asr #32
   10bd4:	stmdble	r5, {r0, ip, sp, lr}
   10bd8:	bcc	fffd93dc <g_benchSeparately@@Base+0xfffaa3a8>
   10bdc:	blne	8ebf4 <g_benchSeparately@@Base+0x5fbc0>
   10be0:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   10be4:	blcs	8ebfc <g_benchSeparately@@Base+0x5fbc8>
   10be8:	strtmi	r9, [r3], #-2590	; 0xfffff5e2
   10bec:	strcc	r6, [r8], #-2064	; 0xfffff7f0
   10bf0:	andcc	r6, r8, #5308416	; 0x510000
   10bf4:	stceq	8, cr15, [r8], {68}	; 0x44
   10bf8:	stcne	8, cr15, [r4], {68}	; 0x44
   10bfc:	ldmle	r5!, {r0, r1, r5, r7, r9, lr}^
   10c00:			; <UNDEFINED> instruction: 0x46199a19
   10c04:	bl	feab6c68 <g_benchSeparately@@Base+0xfea87c34>
   10c08:			; <UNDEFINED> instruction: 0xf8210202
   10c0c:	bls	31b81c <g_benchSeparately@@Base+0x2ec7e8>
   10c10:	cmnlt	r0, r4, lsl #20
   10c14:	addeq	pc, r1, r8, asr #4
   10c18:	addeq	pc, r0, r8, asr #5
   10c1c:	andmi	pc, r2, r0, lsr #23
   10c20:	bl	77cec <g_benchSeparately@@Base+0x48cb8>
   10c24:	ldrdcc	r1, [r6], -r0
   10c28:			; <UNDEFINED> instruction: 0xf0c04284
   10c2c:	cfldr32ls	mvfx8, [r6], {33}	; 0x21
   10c30:	stmdavc	r0!, {r1, r2, r3, r9, fp, sp}
   10c34:	ldrbhi	pc, [lr, -r0, asr #4]	; <UNPREDICTABLE>
   10c38:	andcc	r9, pc, ip, lsl #20
   10c3c:	bcc	4eccc4 <g_benchSeparately@@Base+0x4bdc90>
   10c40:	svcvc	0x00fff5b2
   10c44:	movwcc	sp, #17165	; 0x430d
   10c48:			; <UNDEFINED> instruction: 0xf5a220ff
   10c4c:			; <UNDEFINED> instruction: 0x461972ff
   10c50:	svcvc	0x00fff5b2
   10c54:	stceq	8, cr15, [r2], {3}
   10c58:	stceq	8, cr15, [r1], {3}
   10c5c:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
   10c60:	bcs	fffc5834 <g_benchSeparately@@Base+0xfff96800>
   10c64:	streq	pc, [r1], #-257	; 0xfffffeff
   10c68:	movweq	pc, #8449	; 0x2101	; <UNPREDICTABLE>
   10c6c:	stmdble	r7, {r1, r2, r4, sl, ip, pc}
   10c70:	bcc	fffe2498 <g_benchSeparately@@Base+0xfffb3464>
   10c74:	tstls	r6, #34603008	; 0x2100000
   10c78:			; <UNDEFINED> instruction: 0xf80024ff
   10c7c:	strmi	r4, [r3], -r3, lsl #22
   10c80:	bls	32ccb0 <g_benchSeparately@@Base+0x2fdc7c>
   10c84:	ldrbmi	r9, [r2], #-2313	; 0xfffff6f7
   10c88:	bne	fe335508 <g_benchSeparately@@Base+0xfe3064d4>
   10c8c:	cmnlt	r2, r7, lsl sl
   10c90:	orreq	pc, r1, r8, asr #4
   10c94:	orreq	pc, r0, r8, asr #5
   10c98:	andeq	pc, r8, #4, 2
   10c9c:	smlatbeq	r4, r1, fp, pc	; <UNPREDICTABLE>
   10ca0:	sbcsne	lr, r1, #2048	; 0x800
   10ca4:	ldrmi	r9, [sl], #-2353	; 0xfffff6cf
   10ca8:			; <UNDEFINED> instruction: 0xf0c04291
   10cac:	cfstrscs	mvf8, [lr], {225}	; 0xe1
   10cb0:	ldrhi	pc, [fp, -r0, asr #4]
   10cb4:			; <UNDEFINED> instruction: 0xf1a49816
   10cb8:	bcs	fff914fc <g_benchSeparately@@Base+0xfff624c8>
   10cbc:	mvnseq	pc, pc, asr #32
   10cc0:	stmdble	r5, {r0, ip, sp, lr}
   10cc4:	bcc	fffd94c8 <g_benchSeparately@@Base+0xfffaa494>
   10cc8:	blne	8ecdc <g_benchSeparately@@Base+0x5fca8>
   10ccc:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   10cd0:	blcs	8ece4 <g_benchSeparately@@Base+0x5fcb0>
   10cd4:	ldrmi	r9, [ip], #-2590	; 0xfffff5e2
   10cd8:	movwcc	r6, #34832	; 0x8810
   10cdc:	andcc	r6, r8, #5308416	; 0x510000
   10ce0:	stceq	8, cr15, [r8], {67}	; 0x43
   10ce4:	stcne	8, cr15, [r4], {67}	; 0x43
   10ce8:	ldmle	r5!, {r2, r3, r4, r7, r9, lr}^
   10cec:			; <UNDEFINED> instruction: 0x46219a14
   10cf0:	bne	fe6f791c <g_benchSeparately@@Base+0xfe6c88e8>
   10cf4:	blcc	ced80 <g_benchSeparately@@Base+0x9fd4c>
   10cf8:			; <UNDEFINED> instruction: 0xf1a99b17
   10cfc:	cmnlt	r3, r4, lsl #4
   10d00:	orreq	pc, r1, #72, 4	; 0x80000004
   10d04:	orreq	pc, r0, #200, 4	; 0x8000000c
   10d08:	movweq	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
   10d0c:	bl	76dd8 <g_benchSeparately@@Base+0x47da4>
   10d10:	movwcc	r1, #25555	; 0x63d3
   10d14:			; <UNDEFINED> instruction: 0xf0c04298
   10d18:	ldmdals	r6, {r0, r1, r3, r5, r7, sl, pc}
   10d1c:	stmdavc	r3, {r1, r2, r3, r9, fp, sp}
   10d20:	ldrbthi	pc, [pc], r0, asr #4	; <UNPREDICTABLE>
   10d24:	andseq	pc, r3, #1073741866	; 0x4000002a
   10d28:			; <UNDEFINED> instruction: 0xf5b2330f
   10d2c:	strdvc	r7, [r3], -pc	; <UNPREDICTABLE>
   10d30:	stcne	3, cr13, [r3, #-52]!	; 0xffffffcc
   10d34:			; <UNDEFINED> instruction: 0xf5a220ff
   10d38:			; <UNDEFINED> instruction: 0x461972ff
   10d3c:	svcvc	0x00fff5b2
   10d40:	stceq	8, cr15, [r2], {3}
   10d44:	stceq	8, cr15, [r1], {3}
   10d48:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
   10d4c:	bcs	fffc5920 <g_benchSeparately@@Base+0xfff968ec>
   10d50:	andeq	pc, r1, r1, lsl #2
   10d54:	stmdble	r6, {r1, r2, r4, ip, pc}
   10d58:			; <UNDEFINED> instruction: 0x460b3aff
   10d5c:	rscscs	r4, pc, r1, lsl #12
   10d60:	bleq	ced74 <g_benchSeparately@@Base+0x9fd40>
   10d64:	blls	bb59c4 <g_benchSeparately@@Base+0xb86990>
   10d68:	ldrmi	r7, [sl], sl
   10d6c:			; <UNDEFINED> instruction: 0xf7ff931e
   10d70:	stmdbls	r1!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   10d74:	movweq	pc, #12715	; 0x31ab	; <UNPREDICTABLE>
   10d78:	movwls	r9, #55844	; 0xda24
   10d7c:	stmdbls	r9, {r3, fp, sp, lr}
   10d80:	stmiane	sp, {r1, r4, fp, sp, lr}^
   10d84:	bne	fea77a68 <g_benchSeparately@@Base+0xfea48a34>
   10d88:	andsls	r9, r2, #16
   10d8c:	ldrdhi	pc, [r0], -r3
   10d90:	orrcc	pc, r0, #0, 10
   10d94:	ldmdals	fp!, {r0, r3, r4, r7, r9, lr}
   10d98:	eorls	r4, pc, #1107296256	; 0x42000000
   10d9c:	svclt	0x00229a36
   10da0:	cmnmi	pc, #675282944	; 0x28400000	; <UNPREDICTABLE>
   10da4:	tstls	r0, #261120	; 0x3fc00
   10da8:	ldmdavs	r2, {r1, r3, r5, r8, r9, fp, ip, pc}
   10dac:	ldmdavs	fp, {r5, r8, ip, pc}
   10db0:	bls	835618 <g_benchSeparately@@Base+0x8065e4>
   10db4:	addsmi	r6, sl, #0, 16
   10db8:	eorls	r6, sp, lr, lsr #16
   10dbc:	ldrthi	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
   10dc0:	ldrdgt	pc, [r8], #-141	; 0xffffff73
   10dc4:	ldrbtvc	pc, [pc], #1615	; 10dcc <__assert_fail@plt+0xfe08>	; <UNPREDICTABLE>
   10dc8:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   10dcc:	ldmdals	r5, {r1, r2, r4, r7, r9, sl, lr}
   10dd0:	ldrsbtge	pc, [r0], sp	; <UNPREDICTABLE>
   10dd4:	andcs	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   10dd8:	blx	2bd85e <g_benchSeparately@@Base+0x28e82a>
   10ddc:	lfmeq	f7, 3, [r2], {2}
   10de0:	eorne	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   10de4:	adcmi	r1, r1, #364544	; 0x59000
   10de8:	strtmi	fp, [r1], -r8, lsr #30
   10dec:	andsne	pc, r7, r9, lsr #16
   10df0:	eorcc	pc, r2, r0, asr #16
   10df4:	ldrmi	r3, [lr, #769]	; 0x301
   10df8:	stmdavs	fp!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   10dfc:	blx	b76b6 <g_benchSeparately@@Base+0x88682>
   10e00:	bls	acda14 <g_benchSeparately@@Base+0xa9e9e0>
   10e04:	bls	822650 <g_benchSeparately@@Base+0x7f361c>
   10e08:	teqls	sl, #23296	; 0x5b00
   10e0c:	bls	568e3c <g_benchSeparately@@Base+0x539e08>
   10e10:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   10e14:	bls	437af0 <g_benchSeparately@@Base+0x408abc>
   10e18:	svclt	0x00344294
   10e1c:			; <UNDEFINED> instruction: 0xf0032300
   10e20:	blcs	11a2c <__assert_fail@plt+0x10a68>
   10e24:	ldrhi	pc, [r2, -r0]
   10e28:	rscslt	fp, r3, #536870923	; 0x2000000b
   10e2c:	svcmi	0x0016ebb2
   10e30:	andeq	pc, r0, pc, asr #32
   10e34:			; <UNDEFINED> instruction: 0xf8cd46d9
   10e38:	svclt	0x000cb0d0
   10e3c:	strmi	r2, [r2], -r1, lsl #4
   10e40:	svcvs	0x0016ebb3
   10e44:	svclt	0x000c9022
   10e48:			; <UNDEFINED> instruction: 0x46034613
   10e4c:	stcne	3, cr9, [sl, #-112]!	; 0xffffff90
   10e50:	ldrmi	r9, [r3], sp, lsl #22
   10e54:	teqls	r0, r9, asr r2
   10e58:	bicsmi	r9, fp, #24, 18	; 0x60000
   10e5c:	strbmi	r9, [r1], #-807	; 0xfffffcd9
   10e60:			; <UNDEFINED> instruction: 0xf1089138
   10e64:	teqls	r3, pc	; <illegal shifter operand>
   10e68:	tstls	pc, r2, lsr r9	; <UNPREDICTABLE>
   10e6c:	blls	4c8f84 <g_benchSeparately@@Base+0x499f50>
   10e70:	blls	2572e0 <g_benchSeparately@@Base+0x2282ac>
   10e74:	tsteq	r9, r2, lsl #22
   10e78:			; <UNDEFINED> instruction: 0xf833444b
   10e7c:	blls	9efe88 <g_benchSeparately@@Base+0x9c0e54>
   10e80:	addsmi	r5, pc, #831488	; 0xcb000
   10e84:	addshi	pc, fp, r0
   10e88:	adclt	r9, r3, #57344	; 0xe000
   10e8c:	andsge	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   10e90:			; <UNDEFINED> instruction: 0xf1ba9b13
   10e94:	svclt	0x00140f01
   10e98:			; <UNDEFINED> instruction: 0xf0032300
   10e9c:	mvnlt	r0, r1, lsl #6
   10ea0:	rsbsle	r2, lr, r0, lsl #16
   10ea4:	movweq	pc, #8608	; 0x21a0	; <UNPREDICTABLE>
   10ea8:			; <UNDEFINED> instruction: 0xf383fab3
   10eac:	bls	413420 <g_benchSeparately@@Base+0x3e43ec>
   10eb0:	addsmi	r1, r7, #1648	; 0x670
   10eb4:	movwcs	fp, #3892	; 0xf34
   10eb8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   10ebc:	bl	fea3d490 <g_benchSeparately@@Base+0xfea0e45c>
   10ec0:	blcs	91ad8 <g_benchSeparately@@Base+0x62aa4>
   10ec4:	ldrmi	sp, [r8, #2313]!	; 0x909
   10ec8:	adchi	pc, pc, r0, asr #4
   10ecc:	ldmibpl	r3, {r3, r4, r9, fp, ip, pc}^
   10ed0:	eorls	r4, fp, #973078528	; 0x3a000000
   10ed4:			; <UNDEFINED> instruction: 0xf00042b3
   10ed8:	andcs	r8, r2, lr, lsr #5
   10edc:	streq	lr, [sl], #-2980	; 0xfffff45c
   10ee0:	movwcs	lr, #63965	; 0xf9dd
   10ee4:	svclt	0x008c42a3
   10ee8:	movwcs	r2, #4864	; 0x1300
   10eec:	svclt	0x00082a00
   10ef0:	blcs	19af8 <__assert_fail@plt+0x18b34>
   10ef4:	rschi	pc, sp, r0
   10ef8:	strbmi	r9, [r4, #-2831]	; 0xfffff4f1
   10efc:	mvnscc	pc, #-1073741824	; 0xc0000000
   10f00:	adcsle	r9, r4, #1006632960	; 0x3c000000
   10f04:	ldmdbne	r7, {r3, r4, r9, fp, ip, pc}
   10f08:	addsmi	r5, lr, #311296	; 0x4c000
   10f0c:	blls	2c5604 <g_benchSeparately@@Base+0x2965d0>
   10f10:	smlatbeq	r4, r8, fp, lr
   10f14:	addsmi	r4, r9, #687865856	; 0x29000000
   10f18:	ldrmi	fp, [r9], -r8, lsr #30
   10f1c:	stfeqd	f7, [r3], {161}	; 0xa1
   10f20:			; <UNDEFINED> instruction: 0xf08045e3
   10f24:	ldmdavs	fp!, {r1, r2, r6, r7, r9, pc}^
   10f28:	addsmi	r6, r3, #6946816	; 0x6a0000
   10f2c:	eorshi	pc, r1, #64	; 0x40
   10f30:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   10f34:	mvfeqe	f7, f7
   10f38:	vqrshl.s8	d20, d12, d16
   10f3c:			; <UNDEFINED> instruction: 0xf8de8214
   10f40:			; <UNDEFINED> instruction: 0xf8d32000
   10f44:	ldrbmi	sl, [r2, #-0]
   10f48:	andhi	pc, r7, #0
   10f4c:	andeq	lr, sl, #532480	; 0x82000
   10f50:			; <UNDEFINED> instruction: 0xf2a2fa92
   10f54:			; <UNDEFINED> instruction: 0xf282fab2
   10f58:	bicseq	lr, r2, #3072	; 0xc00
   10f5c:	movweq	lr, #48035	; 0xbba3
   10f60:	movwcc	r9, #18954	; 0x4a0a
   10f64:			; <UNDEFINED> instruction: 0x0c03eb05
   10f68:	svclt	0x0094428a
   10f6c:	andcs	r2, r1, #0, 4
   10f70:	svclt	0x00184561
   10f74:	ldrmi	r2, [r6], r0, lsl #4
   10f78:			; <UNDEFINED> instruction: 0xf1be461a
   10f7c:			; <UNDEFINED> instruction: 0xf0400f00
   10f80:	blls	37183c <g_benchSeparately@@Base+0x342808>
   10f84:			; <UNDEFINED> instruction: 0xf0402b00
   10f88:	blls	3717bc <g_benchSeparately@@Base+0x342788>
   10f8c:			; <UNDEFINED> instruction: 0xf77f454a
   10f90:	stmiane	r1!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   10f94:	tstls	r1, #15400960	; 0xeb0000
   10f98:	blls	4a29e4 <g_benchSeparately@@Base+0x4739b0>
   10f9c:	tstls	sl, #184549376	; 0xb000000
   10fa0:	blls	74ad70 <g_benchSeparately@@Base+0x71bd3c>
   10fa4:	blcs	18fb0 <__assert_fail@plt+0x17fec>
   10fa8:	stmdbls	sl, {r3, r4, r7, ip, lr, pc}
   10fac:			; <UNDEFINED> instruction: 0x46584632
   10fb0:	blx	14cefa4 <g_benchSeparately@@Base+0x149ff70>
   10fb4:	andcs	r1, r2, r3, lsl #26
   10fb8:	blls	735c48 <g_benchSeparately@@Base+0x706c14>
   10fbc:	ldmdavs	r3, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   10fc0:			; <UNDEFINED> instruction: 0xf47f429e
   10fc4:	blls	37cd50 <g_benchSeparately@@Base+0x34dd1c>
   10fc8:			; <UNDEFINED> instruction: 0xf0402b00
   10fcc:	movwcs	r8, #642	; 0x282
   10fd0:	strmi	r9, [fp, #2341]	; 0x925
   10fd4:	movthi	pc, #32896	; 0x8080	; <UNPREDICTABLE>
   10fd8:	stmdavs	pc!, {r0, r4, r6, fp, sp, lr}^	; <UNPREDICTABLE>
   10fdc:			; <UNDEFINED> instruction: 0xf04042b9
   10fe0:	stmdbls	r5!, {r0, r5, r6, r9, pc}
   10fe4:	streq	pc, [r8, -r5, lsl #2]
   10fe8:	mvfeqe	f7, f2
   10fec:	vqsub.s8	d20, d16, d25
   10ff0:			; <UNDEFINED> instruction: 0xf8de8242
   10ff4:			; <UNDEFINED> instruction: 0xf8d71000
   10ff8:	strbmi	ip, [r1, #-0]!
   10ffc:	eorshi	pc, r4, #0
   11000:	smlabbeq	ip, r1, sl, lr
   11004:			; <UNDEFINED> instruction: 0xf1a1fa91
   11008:			; <UNDEFINED> instruction: 0xf181fab1
   1100c:	ldrbeq	lr, [r1, r7, lsl #22]
   11010:	streq	lr, [fp, -r7, lsr #23]
   11014:	bne	fffdec2c <g_benchSeparately@@Base+0xfffafbf8>
   11018:			; <UNDEFINED> instruction: 0xf77f454f
   1101c:	ldrmi	sl, [sl], #-3893	; 0xfffff0cb
   11020:	stmiane	fp!, {r0, r3, r4, r5, r7, r9, sl, lr}^
   11024:	tstls	r1, #-1610612735	; 0xa0000001
   11028:	bls	4cace8 <g_benchSeparately@@Base+0x49bcb4>
   1102c:	ldrtmi	r5, [sl], #-2515	; 0xfffff62d
   11030:	addsmi	r9, lr, #-1342177278	; 0xb0000002
   11034:	svcge	0x0051f47f
   11038:	ldrtmi	r9, [r2], -r1, lsr #22
   1103c:	stmdbls	sl, {r0, r1, r3, r5, sl, fp, ip, pc}
   11040:	stcne	8, cr6, [r0, #-108]!	; 0xffffff94
   11044:			; <UNDEFINED> instruction: 0xf7fb933c
   11048:	stmdbls	pc!, {r0, r1, r2, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1104c:	strtls	r4, [fp], #-1586	; 0xfffff9ce
   11050:	strtmi	r4, [r0], -r2, lsl #13
   11054:			; <UNDEFINED> instruction: 0xf9d8f7fb
   11058:			; <UNDEFINED> instruction: 0xf10a9b2b
   1105c:	bne	693874 <g_benchSeparately@@Base+0x664840>
   11060:	bne	fe277d58 <g_benchSeparately@@Base+0xfe248d24>
   11064:	blx	fec6287c <g_benchSeparately@@Base+0xfec33848>
   11068:	ldrmi	pc, [r8, #385]	; 0x181
   1106c:	cmpne	r1, pc, asr #20
   11070:			; <UNDEFINED> instruction: 0x2100bf98
   11074:			; <UNDEFINED> instruction: 0xf0402900
   11078:	blls	432500 <g_benchSeparately@@Base+0x4034cc>
   1107c:	bls	897d74 <g_benchSeparately@@Base+0x868d40>
   11080:	addsmi	r4, ip, #1459617792	; 0x57000000
   11084:	sasxmi	fp, ip, r8
   11088:	addsmi	r1, r3, #60416	; 0xec00
   1108c:	ldrbmi	fp, [r2, #-3880]	; 0xfffff0d8
   11090:	andshi	pc, r3, #128	; 0x80
   11094:	blne	4b7968 <g_benchSeparately@@Base+0x488934>
   11098:	vpmax.s8	d18, d0, d2
   1109c:	bls	371900 <g_benchSeparately@@Base+0x3428cc>
   110a0:			; <UNDEFINED> instruction: 0xf0402a00
   110a4:	bls	8b1c28 <g_benchSeparately@@Base+0x882bf4>
   110a8:	svclt	0x00284293
   110ac:	strbmi	r4, [fp, #-1555]	; 0xfffff9ed
   110b0:	bls	4c74d8 <g_benchSeparately@@Base+0x4984a4>
   110b4:	bne	fea62144 <g_benchSeparately@@Base+0xfea33110>
   110b8:	svccc	0x0080f5b1
   110bc:	ldrmi	sp, [r9], r9, lsl #20
   110c0:	ldrls	r9, [r1, #-538]	; 0xfffffde6
   110c4:	adclt	r9, r3, #57344	; 0xe000
   110c8:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   110cc:			; <UNDEFINED> instruction: 0xf080429c
   110d0:	blls	3f1d70 <g_benchSeparately@@Base+0x3c2d3c>
   110d4:	ldrsblt	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
   110d8:	rsbsle	r2, pc, r0, lsl #22
   110dc:			; <UNDEFINED> instruction: 0xf64f9920
   110e0:	ldmdals	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}
   110e4:	addsmi	r1, sl, #40960	; 0xa000
   110e8:	bls	b872d0 <g_benchSeparately@@Base+0xb5829c>
   110ec:			; <UNDEFINED> instruction: 0xf1029f3a
   110f0:			; <UNDEFINED> instruction: 0xf5021304
   110f4:	strtls	r2, [r2], #-1152	; 0xfffffb80
   110f8:	ldrd	pc, [r0], -r3
   110fc:			; <UNDEFINED> instruction: 0xf8526823
   11100:	bl	fe8d91a4 <g_benchSeparately@@Base+0xfe8aa170>
   11104:	tstls	r8, #939524096	; 0x38000000
   11108:	ldrmi	r1, [r3], #-2755	; 0xfffff53d
   1110c:			; <UNDEFINED> instruction: 0xf5b01ac8
   11110:	rsble	r3, r3, #128, 30	; 0x200
   11114:	tstls	r0, r9, lsr #26
   11118:			; <UNDEFINED> instruction: 0xf8dd990d
   1111c:	submi	ip, r9, #60	; 0x3c
   11120:	rsbslt	pc, r0, sp, asr #17
   11124:			; <UNDEFINED> instruction: 0xf8cd9127
   11128:	ands	r9, r1, ip, lsr r0
   1112c:	sfmls	f3, 1, [sp], #-580	; 0xfffffdbc
   11130:	orrcc	pc, r0, r1, lsl #10
   11134:	andsne	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
   11138:	bne	14a2160 <g_benchSeparately@@Base+0x147312c>
   1113c:	svccc	0x0080f5b0
   11140:	movweq	lr, #7075	; 0x1ba3
   11144:			; <UNDEFINED> instruction: 0xf1bcd246
   11148:	suble	r0, r3, r1, lsl #24
   1114c:	bne	ff2375d4 <g_benchSeparately@@Base+0xff2085a0>
   11150:	andne	pc, r2, lr, asr r8	; <UNPREDICTABLE>
   11154:	streq	lr, [r2], #-2830	; 0xfffff4f2
   11158:	mvnle	r4, lr, lsl #5
   1115c:	bne	fe3f75c4 <g_benchSeparately@@Base+0xfe3c8590>
   11160:	strtmi	r9, [pc], #-2314	; 11168 <__assert_fail@plt+0x101a4>
   11164:	svclt	0x0028428f
   11168:	ldmdbls	r0, {r0, r1, r2, r3, r9, sl, lr}
   1116c:	stmdbeq	r3, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
   11170:			; <UNDEFINED> instruction: 0xf0804549
   11174:	stmdavs	r1!, {r2, r3, r5, r6, r7, r8, r9, pc}^
   11178:	ldrdhi	pc, [r4], -r5
   1117c:			; <UNDEFINED> instruction: 0xf0404541
   11180:			; <UNDEFINED> instruction: 0xf1058245
   11184:			; <UNDEFINED> instruction: 0xf1040808
   11188:	strbmi	r0, [r1, #2824]	; 0xb08
   1118c:	mvnhi	pc, r0, asr #4
   11190:	ldrdne	pc, [r0], -fp
   11194:	ldrdge	pc, [r0], -r8
   11198:			; <UNDEFINED> instruction: 0xf0004551
   1119c:	b	fe071904 <g_benchSeparately@@Base+0xfe0428d0>
   111a0:	svcls	0x0010010a
   111a4:			; <UNDEFINED> instruction: 0xf1a1fa91
   111a8:			; <UNDEFINED> instruction: 0xf181fab1
   111ac:	bicseq	lr, r1, r8, lsl #22
   111b0:	svcls	0x000d1bc9
   111b4:	svccs	0x00003104
   111b8:	eorshi	pc, r8, #64	; 0x40
   111bc:	stcls	15, cr9, [pc], {13}
   111c0:	lfmle	f4, 4, [r3, #644]!	; 0x284
   111c4:	stmibne	pc!, {r2, r3, r4, r5, r6, r7, fp, ip}^	; <UNPREDICTABLE>
   111c8:	svcls	0x00129711
   111cc:	ldmdbne	ip!, {r0, r1, r2, r3, r8, ip, pc}
   111d0:			; <UNDEFINED> instruction: 0xe7ab941a
   111d4:	ldrsbtlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   111d8:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
   111dc:	blls	7e2910 <g_benchSeparately@@Base+0x7b38dc>
   111e0:	cfldrdge	mvd15, [r0], {63}	; 0x3f
   111e4:	stmdbls	fp, {r2, r3, r9, fp, ip, pc}
   111e8:	strmi	r3, [sl], #-515	; 0xfffffdfd
   111ec:	addsmi	r9, r1, #278528	; 0x44000
   111f0:	bls	785a24 <g_benchSeparately@@Base+0x7569f0>
   111f4:			; <UNDEFINED> instruction: 0xf0804291
   111f8:	bls	472118 <g_benchSeparately@@Base+0x4430e4>
   111fc:	ldmdbls	sl, {r0, r1, r3, r6, r7, r9, sl, lr}
   11200:	andls	r9, r9, #11264	; 0x2c00
   11204:			; <UNDEFINED> instruction: 0x91141ad3
   11208:	bls	28a474 <g_benchSeparately@@Base+0x25b440>
   1120c:	addmi	r9, sl, #475136	; 0x74000
   11210:	eorle	r4, r0, #20, 12	; 0x1400000
   11214:	bne	4b7248 <g_benchSeparately@@Base+0x488214>
   11218:	svclt	0x00c82a11
   1121c:	lfmle	f1, 1, [sl], {12}
   11220:			; <UNDEFINED> instruction: 0xf1ab9d0c
   11224:	strtmi	r0, [r1], #-260	; 0xfffffefc
   11228:	svclt	0x00a82d12
   1122c:	strtmi	r2, [r8], #-1298	; 0xfffffaee
   11230:	strls	r4, [ip, #-648]	; 0xfffffd78
   11234:	bl	301044 <g_benchSeparately@@Base+0x2d2010>
   11238:	stmdbcc	r4, {r1, r8}
   1123c:	stmdbls	ip, {r2, r3, r8, ip, pc}
   11240:	bcs	17c70 <__assert_fail@plt+0x16cac>
   11244:	stmdbls	r9, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   11248:	bleq	cc0fc <g_benchSeparately@@Base+0x9d0c8>
   1124c:	tstls	r9, r1, lsl r4
   11250:	ldrmi	r9, [r1], #-2324	; 0xfffff6ec
   11254:	ldmdbls	lr, {r2, r4, r8, ip, pc}
   11258:	bne	14b7a8c <g_benchSeparately@@Base+0x1488a58>
   1125c:	orrlt	r9, r1, r7, lsl r9
   11260:	addeq	pc, r1, r8, asr #4
   11264:	addeq	pc, r0, r8, asr #5
   11268:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
   1126c:	andmi	pc, r2, r0, lsr #23
   11270:	bicsne	lr, r0, r1, lsl #22
   11274:	strmi	r9, [r8], #-2079	; 0xfffff7e1
   11278:	ldmdals	r1!, {r0, r9, sl, lr}
   1127c:			; <UNDEFINED> instruction: 0xf0c04288
   11280:	bcs	3b1a64 <g_benchSeparately@@Base+0x382a30>
   11284:	adchi	pc, r6, r0, asr #4
   11288:			; <UNDEFINED> instruction: 0xf1a29c16
   1128c:	ldmibcs	lr!, {r0, r1, r2, r3, r8}^
   11290:	rscseq	pc, r0, pc, asr #32
   11294:	stmdble	r5, {r5, ip, sp, lr}
   11298:	ldmibcc	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, sp}^	; <UNPREDICTABLE>
   1129c:	bleq	8f2b0 <g_benchSeparately@@Base+0x6027c>
   112a0:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}^
   112a4:	blne	8f2b8 <g_benchSeparately@@Base+0x60284>
   112a8:	ldrmi	r9, [sl], #-2334	; 0xfffff6e2
   112ac:	movwcc	r6, #34828	; 0x880c
   112b0:	tstcc	r8, r8, asr #16
   112b4:	stcmi	8, cr15, [r8], {67}	; 0x43
   112b8:	stceq	8, cr15, [r4], {67}	; 0x43
   112bc:	ldmle	r5!, {r1, r3, r4, r7, r9, lr}^
   112c0:			; <UNDEFINED> instruction: 0x46109919
   112c4:	bne	16f7ef8 <g_benchSeparately@@Base+0x16c8ec4>
   112c8:	blcc	cf350 <g_benchSeparately@@Base+0xa031c>
   112cc:	svcne	0x00199b0c
   112d0:	cmnlt	r3, r7, lsl fp
   112d4:	orreq	pc, r1, #72, 4	; 0x80000004
   112d8:	orreq	pc, r0, #200, 4	; 0x8000000c
   112dc:	movwmi	pc, #7075	; 0x1ba3	; <UNPREDICTABLE>
   112e0:	bl	383ac <g_benchSeparately@@Base+0x9378>
   112e4:	movwcc	r1, #25555	; 0x63d3
   112e8:			; <UNDEFINED> instruction: 0xf0c0429c
   112ec:	ldflsd	f0, [r6], {193}	; 0xc1
   112f0:	stmdavc	r3!, {r1, r2, r3, r8, fp, sp}
   112f4:	addshi	pc, sl, r0, asr #4
   112f8:	movwcc	r9, #63756	; 0xf90c
   112fc:	ldmdbcc	r3, {r0, r1, r5, ip, sp, lr}
   11300:	svcvc	0x00fff5b1
   11304:	ldcne	3, cr13, [r3, #-52]	; 0xffffffcc
   11308:			; <UNDEFINED> instruction: 0xf5a122ff
   1130c:			; <UNDEFINED> instruction: 0x461871ff
   11310:	svcvc	0x00fff5b1
   11314:	stccs	8, cr15, [r2], {3}
   11318:	stccs	8, cr15, [r1], {3}
   1131c:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
   11320:	ldmibcs	lr!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}^
   11324:	andeq	pc, r1, #0, 2
   11328:	stmdble	r6, {r1, r2, r4, r9, ip, pc}
   1132c:			; <UNDEFINED> instruction: 0x460339ff
   11330:	rscscs	r4, pc, #16, 12	; 0x1000000
   11334:	blcs	cf348 <g_benchSeparately@@Base+0xa0314>
   11338:	andvc	r9, r1, r6, lsl r3
   1133c:	andcc	lr, fp, #3620864	; 0x374000
   11340:	tstls	lr, #318767104	; 0x13000000
   11344:	bls	5b7f9c <g_benchSeparately@@Base+0x588f68>
   11348:	andcc	r9, r1, #1677721600	; 0x64000000
   1134c:	andsls	r9, pc, #9216	; 0x2400
   11350:	blcc	30ba8c <g_benchSeparately@@Base+0x2dca58>
   11354:	tstls	sp, #1526726656	; 0x5b000000
   11358:	movwcc	lr, #18255	; 0x474f
   1135c:	mvfeqs	f7, #0.5
   11360:			; <UNDEFINED> instruction: 0xf63f459c
   11364:	cdpne	13, 4, cr10, cr10, cr12, {7}
   11368:	andle	r4, r7, #805306377	; 0x30000009
   1136c:			; <UNDEFINED> instruction: 0xc000f8be
   11370:	ldrmi	r8, [r4, #2074]	; 0x81a
   11374:	movwcc	fp, #12036	; 0x2f04
   11378:	mvfeqs	f7, #0.5
   1137c:	stmdble	r5, {r0, r3, r4, r7, r9, lr}
   11380:			; <UNDEFINED> instruction: 0xf89e781a
   11384:	ldrmi	ip, [r4]
   11388:	movwcc	fp, #7944	; 0x1f08
   1138c:	movweq	lr, #48035	; 0xbba3
   11390:	subsmi	lr, r3, r6, ror #11
   11394:			; <UNDEFINED> instruction: 0xf3a3fa93
   11398:			; <UNDEFINED> instruction: 0xf383fab3
   1139c:	ldrb	r0, [pc, #2267]	; 11c7f <__assert_fail@plt+0x10cbb>
   113a0:	ldmdavs	fp, {r0, r5, r8, r9, fp, ip, pc}
   113a4:	blls	c18010 <g_benchSeparately@@Base+0xbe8fdc>
   113a8:	svclt	0x00b84299
   113ac:	stmdbcs	r0, {r0, r3, r4, r9, sl, lr}
   113b0:	movwcs	fp, #4008	; 0xfa8
   113b4:	stclge	6, cr15, [sl, #764]!	; 0x2fc
   113b8:	movwcs	r4, #1708	; 0x6ac
   113bc:	blcc	893cc <g_benchSeparately@@Base+0x5a398>
   113c0:	mulle	r5, r9, r2
   113c4:	stcge	8, cr15, [r1, #-112]	; 0xffffff90
   113c8:	stc	8, cr15, [r1, #-92]	; 0xffffffa4
   113cc:	ldrshtle	r4, [r6], #82	; 0x52
   113d0:	ldrb	r1, [fp, #2770]	; 0xad2
   113d4:	tsteq	r1, r6, lsl r8
   113d8:	strb	r7, [r5, -r1]!
   113dc:	ldrmi	r9, [r4, #2597]	; 0xa25
   113e0:	sbchi	pc, sp, #128	; 0x80
   113e4:	stmdavs	sl, {r0, r1, r2, r3, r5, r8, fp, ip, pc}
   113e8:	ldrdne	pc, [r0], -ip
   113ec:			; <UNDEFINED> instruction: 0xf040428a
   113f0:	bls	bf184c <g_benchSeparately@@Base+0xbc2818>
   113f4:	tsteq	r4, ip, lsl #2	; <UNPREDICTABLE>
   113f8:	beq	14d808 <g_benchSeparately@@Base+0x11e7d4>
   113fc:	bls	962e5c <g_benchSeparately@@Base+0x933e28>
   11400:	vhsub.s8	d20, d16, d10
   11404:			; <UNDEFINED> instruction: 0xf8da80eb
   11408:			; <UNDEFINED> instruction: 0xf8d12000
   1140c:	ldrbmi	lr, [r2, #-0]!
   11410:	sbcshi	pc, sp, r0
   11414:	andeq	lr, lr, #532480	; 0x82000
   11418:			; <UNDEFINED> instruction: 0xf2a2fa92
   1141c:			; <UNDEFINED> instruction: 0xf282fab2
   11420:	sbcseq	lr, r2, #1024	; 0x400
   11424:	andeq	lr, ip, #165888	; 0x28800
   11428:	str	r4, [sl, #1050]!	; 0x41a
   1142c:	blls	5a2498 <g_benchSeparately@@Base+0x573464>
   11430:	andsvc	r9, r9, r6, lsl r0
   11434:	blls	88b244 <g_benchSeparately@@Base+0x85c210>
   11438:	stmdals	fp!, {r1, r4, r5, r9, sl, lr}
   1143c:	ldmdavs	fp, {r3, r4, sl, fp, ip, pc}
   11440:	ldmdbls	r8!, {r2, ip, sp}
   11444:			; <UNDEFINED> instruction: 0xf7fb441c
   11448:			; <UNDEFINED> instruction: 0xf100f807
   1144c:	stmdals	fp!, {r2, r9, fp}
   11450:	movweq	lr, #43776	; 0xab00
   11454:			; <UNDEFINED> instruction: 0xf0004299
   11458:	strtmi	r8, [r1], -fp, lsl #3
   1145c:	ldrtmi	r9, [r2], -fp, lsr #16
   11460:			; <UNDEFINED> instruction: 0xffd2f7fa
   11464:	str	r4, [r8], -r4, lsl #12
   11468:	strcc	r9, [r4, -r5, lsr #18]
   1146c:	mvfeqs	f7, #0.5
   11470:			; <UNDEFINED> instruction: 0xf63f42b9
   11474:	ldmdbls	sp!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}
   11478:	andle	r4, r7, #-268435448	; 0xf0000008
   1147c:			; <UNDEFINED> instruction: 0xc000f8be
   11480:	strmi	r8, [ip, #2105]	; 0x839
   11484:	strcc	fp, [r2, -r4, lsl #30]
   11488:	mvfeqs	f7, #0.5
   1148c:	adcsmi	r9, r9, #163840	; 0x28000
   11490:	ldmdavc	r9!, {r0, r2, r8, fp, ip, lr, pc}
   11494:	mulgt	r0, lr, r8
   11498:	svclt	0x0008458c
   1149c:	bl	fe9df0a8 <g_benchSeparately@@Base+0xfe9b0074>
   114a0:	ldr	r0, [r7, #1803]!	; 0x70b
   114a4:	blx	fe5e15e8 <g_benchSeparately@@Base+0xfe5b25b4>
   114a8:	blx	fee0f34c <g_benchSeparately@@Base+0xfede0318>
   114ac:	ldmeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   114b0:			; <UNDEFINED> instruction: 0xf107e5b0
   114b4:	ldrbmi	r0, [fp], -r4, lsl #28
   114b8:	blls	d0b214 <g_benchSeparately@@Base+0xcdc1e0>
   114bc:	blne	ff6d7810 <g_benchSeparately@@Base+0xff6a87dc>
   114c0:	svclt	0x00842b02
   114c4:			; <UNDEFINED> instruction: 0x20021abc
   114c8:	stcge	6, cr15, [sl, #-252]	; 0xffffff04
   114cc:	andcs	r4, r2, r4, asr #12
   114d0:	blls	c4a8f0 <g_benchSeparately@@Base+0xc1b8bc>
   114d4:	beq	14c37c <g_benchSeparately@@Base+0x11d348>
   114d8:	svclt	0x00b8459a
   114dc:			; <UNDEFINED> instruction: 0xf1ba469a
   114e0:			; <UNDEFINED> instruction: 0xf6bf0f00
   114e4:			; <UNDEFINED> instruction: 0x462fad74
   114e8:	movwcs	r4, #1553	; 0x611
   114ec:	blcc	89500 <g_benchSeparately@@Base+0x5a4cc>
   114f0:			; <UNDEFINED> instruction: 0xf43f459a
   114f4:			; <UNDEFINED> instruction: 0xf817ad6d
   114f8:			; <UNDEFINED> instruction: 0xf811ed01
   114fc:	strbmi	ip, [r6, #3329]!	; 0xd01
   11500:	strb	sp, [r5, #-245]!	; 0xffffff0b
   11504:			; <UNDEFINED> instruction: 0xf1083604
   11508:	ldrmi	r0, [r4, #2052]!	; 0x804
   1150c:	stmibge	r9, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}
   11510:	addsmi	r1, lr, #1072	; 0x430
   11514:			; <UNDEFINED> instruction: 0xf8b8d207
   11518:	ldmdahi	r3!, {lr, pc}
   1151c:	svclt	0x0004459c
   11520:			; <UNDEFINED> instruction: 0xf1083602
   11524:	adcsmi	r0, r0, #131072	; 0x20000
   11528:	ldmdavc	r3!, {r0, r2, r8, fp, ip, lr, pc}
   1152c:	mulgt	r0, r8, r8
   11530:	svclt	0x0008459c
   11534:	blls	71ed40 <g_benchSeparately@@Base+0x6efd0c>
   11538:			; <UNDEFINED> instruction: 0xf7ff1af3
   1153c:	rsbsmi	fp, r3, r3, lsl #19
   11540:			; <UNDEFINED> instruction: 0xf3a3fa93
   11544:			; <UNDEFINED> instruction: 0xf383fab3
   11548:			; <UNDEFINED> instruction: 0xf7ff08db
   1154c:			; <UNDEFINED> instruction: 0xf108b97b
   11550:			; <UNDEFINED> instruction: 0xf10b0804
   11554:	strbmi	r0, [r1, #2820]	; 0xb04
   11558:	mrcge	6, 0, APSR_nzcv, cr10, cr15, {1}
   1155c:	strmi	r1, [r8, #3705]	; 0xe79
   11560:			; <UNDEFINED> instruction: 0xf8bbd209
   11564:			; <UNDEFINED> instruction: 0xf8b89000
   11568:	strmi	r1, [r9]
   1156c:			; <UNDEFINED> instruction: 0xf108bf04
   11570:			; <UNDEFINED> instruction: 0xf10b0802
   11574:	strbmi	r0, [r7, #-2818]	; 0xfffff4fe
   11578:			; <UNDEFINED> instruction: 0xf898d907
   1157c:			; <UNDEFINED> instruction: 0xf89b1000
   11580:	addmi	r7, pc, #0
   11584:			; <UNDEFINED> instruction: 0xf108bf08
   11588:	ldmdbls	r0, {r0, fp}
   1158c:	smlatbeq	r1, r8, fp, lr
   11590:	blls	88add4 <g_benchSeparately@@Base+0x85bda0>
   11594:	bl	fe8eb608 <g_benchSeparately@@Base+0xfe8bc5d4>
   11598:	blls	cd4db0 <g_benchSeparately@@Base+0xca5d7c>
   1159c:	svclt	0x00b8459e
   115a0:			; <UNDEFINED> instruction: 0xf1be469e
   115a4:	svclt	0x00a80f00
   115a8:			; <UNDEFINED> instruction: 0xf6bf2200
   115ac:	ldrmi	sl, [r3], -r4, ror #18
   115b0:	andcs	r9, r0, #851968	; 0xd0000
   115b4:	bcc	895c4 <g_benchSeparately@@Base+0x5a590>
   115b8:	mulle	r5, r6, r5
   115bc:	stchi	8, cr15, [r1, #-64]	; 0xffffffc0
   115c0:	stcgt	8, cr15, [r1, #-76]	; 0xffffffb4
   115c4:	rscsle	r4, r6, r0, ror #11
   115c8:			; <UNDEFINED> instruction: 0xf7ff1ab6
   115cc:	bls	97fb24 <g_benchSeparately@@Base+0x950af0>
   115d0:			; <UNDEFINED> instruction: 0xf10a3104
   115d4:	addmi	r0, sl, #4, 20	; 0x4000
   115d8:	svcge	0x0015f63f
   115dc:	addsmi	r9, r1, #249856	; 0x3d000
   115e0:			; <UNDEFINED> instruction: 0xf8bad207
   115e4:	stmdahi	sl, {sp, lr, pc}
   115e8:	svclt	0x00044596
   115ec:			; <UNDEFINED> instruction: 0xf10a3102
   115f0:	bls	293e00 <g_benchSeparately@@Base+0x264dcc>
   115f4:	stmdble	r5, {r1, r3, r7, r9, lr}
   115f8:			; <UNDEFINED> instruction: 0xf89a780a
   115fc:	ldrmi	lr, [r6]
   11600:	tstcc	r1, r8, lsl #30
   11604:	andeq	lr, ip, #164864	; 0x28400
   11608:	ldrt	r4, [sl], #1050	; 0x41a
   1160c:	smlabbeq	r8, r1, sl, lr
   11610:			; <UNDEFINED> instruction: 0xf1a1fa91
   11614:			; <UNDEFINED> instruction: 0xf181fab1
   11618:	strb	r0, [sl, #2249]	; 0x8c9
   1161c:	blx	fe4a174c <g_benchSeparately@@Base+0xfe472718>
   11620:	blx	fecce0b0 <g_benchSeparately@@Base+0xfec9f07c>
   11624:	ldmeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   11628:	strt	r4, [sl], #1050	; 0x41a
   1162c:	ldmvs	pc!, {r1, r5, r8, r9, sl, fp, ip, pc}^	; <UNPREDICTABLE>
   11630:	beq	cc4d4 <g_benchSeparately@@Base+0x9d4a0>
   11634:	ldrmi	r9, [sl, #3879]!	; 0xf27
   11638:			; <UNDEFINED> instruction: 0x46babfb8
   1163c:	svceq	0x0000f1ba
   11640:	strcs	fp, [r0, -r8, lsr #31]
   11644:	ldcge	6, cr15, [fp, #764]!	; 0x2fc
   11648:	strcs	r4, [r0, -r8, lsr #13]
   1164c:	svccc	0x0001e002
   11650:			; <UNDEFINED> instruction: 0xd00545ba
   11654:	stclt	8, cr15, [r1, #-96]	; 0xffffffa0
   11658:	stcls	8, cr15, [r1, #-80]	; 0xffffffb0
   1165c:	rscsle	r4, r6, fp, asr #11
   11660:	str	r1, [ip, #3017]!	; 0xbc9
   11664:	ldrt	r2, [fp], #-2
   11668:	mvfeqs	f7, f2
   1166c:	smlsd	r2, pc, r6, r4	; <UNPREDICTABLE>
   11670:	blcs	b82d4 <g_benchSeparately@@Base+0x892a0>
   11674:	sbcshi	pc, r1, #0
   11678:			; <UNDEFINED> instruction: 0xf7fe2000
   1167c:	movwcs	fp, #7257	; 0x1c59
   11680:	vst2.8	{d25-d28}, [pc :64], r3
   11684:	teqls	r2, #128, 6
   11688:	stclt	7, cr15, [r3], {254}	; 0xfe
   1168c:	strmi	r9, [r4, #2080]	; 0x820
   11690:	msrhi	CPSR_fc, #128	; 0x80
   11694:	ldmdavs	r0!, {r4, r5, r9, sl, fp, ip, pc}
   11698:	ldrdvs	pc, [r0], -ip
   1169c:			; <UNDEFINED> instruction: 0xf04042b0
   116a0:	ldmdals	r0!, {r1, r4, r7, r9, pc}
   116a4:	streq	pc, [r4], -ip, lsl #2
   116a8:	stmdaeq	r4, {r8, ip, sp, lr, pc}
   116ac:	stmdals	r0!, {r1, r2, r7, r9, sl, lr}
   116b0:	vqsub.s8	d20, d16, d16
   116b4:			; <UNDEFINED> instruction: 0xf8d88263
   116b8:			; <UNDEFINED> instruction: 0xf8d60000
   116bc:	ldrbmi	lr, [r0, #-0]!
   116c0:	subshi	pc, r5, #0
   116c4:	andeq	lr, lr, r0, lsl #21
   116c8:			; <UNDEFINED> instruction: 0xf0a0fa90
   116cc:			; <UNDEFINED> instruction: 0xf080fab0
   116d0:	ldrbeq	lr, [r0], r6, lsl #22
   116d4:	streq	lr, [ip], -r6, lsr #23
   116d8:			; <UNDEFINED> instruction: 0xf7ff441e
   116dc:			; <UNDEFINED> instruction: 0xf10cb8c7
   116e0:	strcc	r0, [r4], #-3076	; 0xfffff3fc
   116e4:			; <UNDEFINED> instruction: 0xf63e45e1
   116e8:	mrcne	14, 3, sl, cr9, cr1, {3}
   116ec:	andle	r4, r8, #140, 10	; 0x23000000
   116f0:			; <UNDEFINED> instruction: 0x9000f8b4
   116f4:			; <UNDEFINED> instruction: 0x1000f8bc
   116f8:	svclt	0x00044589
   116fc:	stfeqd	f7, [r2], {12}
   11700:	strbmi	r3, [r7, #-1026]!	; 0xfffffbfe
   11704:			; <UNDEFINED> instruction: 0xf89cd906
   11708:	stmdavc	r4!, {ip}
   1170c:	svclt	0x0008428c
   11710:	stfeqd	f7, [r1], {12}
   11714:	bl	feb37b48 <g_benchSeparately@@Base+0xfeb08b14>
   11718:			; <UNDEFINED> instruction: 0xf7fe0c01
   1171c:	bne	ff9410c4 <g_benchSeparately@@Base+0xff912090>
   11720:			; <UNDEFINED> instruction: 0xf7ff2002
   11724:			; <UNDEFINED> instruction: 0x4633bbdd
   11728:	bllt	1a4f72c <g_benchSeparately@@Base+0x1a206f8>
   1172c:			; <UNDEFINED> instruction: 0x0c0cea81
   11730:	stc2	10, cr15, [ip], #624	; 0x270	; <UNPREDICTABLE>
   11734:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
   11738:	vldmiaeq	ip, {s29-s107}
   1173c:	mrclt	7, 2, APSR_nzcv, cr7, cr14, {7}
   11740:	ldrbmi	r9, [sl], -r1, lsr #22
   11744:	ldmdbls	r8!, {r0, r1, r3, r5, fp, ip, pc}
   11748:	andcc	r6, r4, fp, lsl r8
   1174c:	streq	lr, [r3], #-2826	; 0xfffff4f6
   11750:	mcr2	7, 4, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   11754:	stmdals	fp!, {r1, r2, r8, sl, fp, ip}
   11758:	addsmi	r1, r9, #2146304	; 0x20c000
   1175c:	adchi	pc, r3, #0
   11760:	stmdals	fp!, {r0, r5, r9, sl, lr}
   11764:			; <UNDEFINED> instruction: 0xf7fa465a
   11768:	strmi	pc, [r4], -pc, asr #28
   1176c:	ldmlt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   11770:	sbceq	lr, sl, #323584	; 0x4f000
   11774:			; <UNDEFINED> instruction: 0xf002990a
   11778:	stmdals	pc!, {r3, r4, r9}	; <UNPREDICTABLE>
   1177c:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11780:	vpmax.s8	<illegal reg q7.5>, q1, q11
   11784:	mcr2	7, 3, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
   11788:	strbt	r4, [r6], -r2, lsl #9
   1178c:	tstcc	r4, pc, lsl sl
   11790:	stfeqd	f7, [r4], {12}
   11794:			; <UNDEFINED> instruction: 0xf63e428a
   11798:	bls	afd174 <g_benchSeparately@@Base+0xace140>
   1179c:	andle	r4, r7, #268435465	; 0x10000009
   117a0:			; <UNDEFINED> instruction: 0x7000f8bc
   117a4:	addsmi	r8, r7, #655360	; 0xa0000
   117a8:	tstcc	r2, r4, lsl #30
   117ac:	stfeqd	f7, [r2], {12}
   117b0:	addmi	r9, sl, #40960	; 0xa000
   117b4:	stmdavc	sl, {r0, r2, r8, fp, ip, lr, pc}
   117b8:	mulvc	r0, ip, r8
   117bc:	svclt	0x00084297
   117c0:	blne	125dbcc <g_benchSeparately@@Base+0x122eb98>
   117c4:			; <UNDEFINED> instruction: 0xf7fe4419
   117c8:	subsmi	fp, r1, sl, lsl sp
   117cc:			; <UNDEFINED> instruction: 0xf1a1fa91
   117d0:			; <UNDEFINED> instruction: 0xf181fab1
   117d4:	ldrmi	r0, [r9], #-2249	; 0xfffff737
   117d8:	ldclt	7, cr15, [r1, #-1016]	; 0xfffffc08
   117dc:	strcc	r9, [r4], -r0, lsr #16
   117e0:	mvfeqs	f7, #0.5
   117e4:			; <UNDEFINED> instruction: 0xf63f42b0
   117e8:	ldmdals	ip!, {r0, r2, r3, r4, r5, r6, fp, sp, pc}
   117ec:	andle	r4, r7, #1610612744	; 0x60000008
   117f0:			; <UNDEFINED> instruction: 0xc000f8be
   117f4:	strmi	r8, [r4, #2096]	; 0x830
   117f8:	strcc	fp, [r2], -r4, lsl #30
   117fc:	mvfeqs	f7, #0.5
   11800:	adcsmi	r9, r0, #655360	; 0xa0000
   11804:	ldmdavc	r0!, {r0, r2, r8, fp, ip, lr, pc}
   11808:	mulgt	r0, lr, r8
   1180c:	svclt	0x00084584
   11810:	ldmdals	ip, {r0, r9, sl, ip, sp}
   11814:			; <UNDEFINED> instruction: 0xf7ff1a36
   11818:	submi	fp, r6, r6, ror r8
   1181c:			; <UNDEFINED> instruction: 0xf6a6fa96
   11820:			; <UNDEFINED> instruction: 0xf686fab6
   11824:			; <UNDEFINED> instruction: 0xf7ff08f6
   11828:	cdpls	8, 1, cr11, cr12, cr14, {3}
   1182c:	stmdaeq	r4, {r1, r8, ip, sp, lr, pc}
   11830:	blls	c8b1f0 <g_benchSeparately@@Base+0xc5c1bc>
   11834:			; <UNDEFINED> instruction: 0xf1a32c0c
   11838:	vrshl.u8	d16, d5, d0
   1183c:	bls	a721a4 <g_benchSeparately@@Base+0xa43170>
   11840:	teqls	r9, #311296	; 0x4c000
   11844:			; <UNDEFINED> instruction: 0x93263b0c
   11848:	svclt	0x0098429a
   1184c:			; <UNDEFINED> instruction: 0xf67e9531
   11850:			; <UNDEFINED> instruction: 0xf104abb5
   11854:	ldrshcs	r0, [pc]	; 1185c <__assert_fail@plt+0x10898>
   11858:	stc2l	0, cr15, [r2, #36]!	; 0x24
   1185c:	strcc	r9, [r1], #-2857	; 0xfffff4d7
   11860:	tstls	lr, #205520896	; 0xc400000
   11864:	tstls	r6, #40, 22	; 0xa000
   11868:	blls	c628f0 <g_benchSeparately@@Base+0xc338bc>
   1186c:	teqls	r1, #335544320	; 0x14000000
   11870:	ldrmi	r9, [r8], #-2838	; 0xfffff4ea
   11874:	addmi	r9, r3, #50176	; 0xc400
   11878:	blls	6060c4 <g_benchSeparately@@Base+0x5d7090>
   1187c:			; <UNDEFINED> instruction: 0xf43f2b01
   11880:	blls	c7d474 <g_benchSeparately@@Base+0xc4e440>
   11884:	bne	fe7780e4 <g_benchSeparately@@Base+0xfe7490b0>
   11888:	orreq	pc, r1, #72, 4	; 0x80000004
   1188c:	strbteq	pc, [pc], r5, lsl #2	; <UNPREDICTABLE>
   11890:	orreq	pc, r0, #200, 4	; 0x8000000c
   11894:	blx	fe8e0ca2 <g_benchSeparately@@Base+0xfe8b1c6e>
   11898:	bl	fe95f0b8 <g_benchSeparately@@Base+0xfe930084>
   1189c:	blls	7973fc <g_benchSeparately@@Base+0x7683c8>
   118a0:	ldmdals	r6, {r1, r2, r3, r9, sl, fp, sp}
   118a4:	streq	lr, [r6], #-2819	; 0xfffff4fd
   118a8:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
   118ac:	tsthi	r1, r0, asr #4	; <UNPREDICTABLE>
   118b0:	andeq	pc, pc, #-2147483607	; 0x80000029
   118b4:	bcs	fff9a07c <g_benchSeparately@@Base+0xfff6b048>
   118b8:	stmdble	r5, {r0, ip, sp, lr}
   118bc:	bcc	fffda0c0 <g_benchSeparately@@Base+0xfffab08c>
   118c0:	blne	8f8d4 <g_benchSeparately@@Base+0x608a0>
   118c4:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   118c8:			; <UNDEFINED> instruction: 0xf8004618
   118cc:	strmi	r2, [r3], -r1, lsl #22
   118d0:	ldmdbls	lr, {r3, r4, r9, sl, lr}
   118d4:			; <UNDEFINED> instruction: 0xf7ef4632
   118d8:	blls	a4c250 <g_benchSeparately@@Base+0xa1d21c>
   118dc:	bne	ff0229a4 <g_benchSeparately@@Base+0xfeff3970>
   118e0:	bne	ff93858c <g_benchSeparately@@Base+0xff909558>
   118e4:	andsvs	r9, ip, r3, lsr #22
   118e8:	bllt	84f8e8 <g_benchSeparately@@Base+0x8208b4>
   118ec:	ldmne	r3, {r2, r4, r5, r8, r9, fp, ip, pc}^
   118f0:	movweq	lr, #35747	; 0x8ba3
   118f4:	svclt	0x00842b02
   118f8:	streq	lr, [r2], #-2984	; 0xfffff458
   118fc:			; <UNDEFINED> instruction: 0xf63e2102
   11900:	ldrtmi	sl, [ip], -r2, ror #30
   11904:			; <UNDEFINED> instruction: 0xf7fe2102
   11908:	blne	741688 <g_benchSeparately@@Base+0x712654>
   1190c:			; <UNDEFINED> instruction: 0xf7fe2002
   11910:	bls	d009c4 <g_benchSeparately@@Base+0xcd1990>
   11914:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   11918:	svclt	0x00b84590
   1191c:			; <UNDEFINED> instruction: 0xf1b84690
   11920:			; <UNDEFINED> instruction: 0xf6be0f00
   11924:	cdpls	15, 0, cr10, cr13, cr10, {6}
   11928:	andcs	r4, r0, #24, 12	; 0x1800000
   1192c:	bcc	89940 <g_benchSeparately@@Base+0x5a90c>
   11930:			; <UNDEFINED> instruction: 0xf43e4590
   11934:			; <UNDEFINED> instruction: 0xf816afc3
   11938:			; <UNDEFINED> instruction: 0xf810ed01
   1193c:	strbmi	ip, [r6, #3329]!	; 0xd01
   11940:			; <UNDEFINED> instruction: 0xf7fed0f5
   11944:	stmdbls	ip, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   11948:			; <UNDEFINED> instruction: 0xf7fe1d17
   1194c:			; <UNDEFINED> instruction: 0xf8ddbdc8
   11950:			; <UNDEFINED> instruction: 0xf1048040
   11954:	str	r0, [r1], -r4, lsl #22
   11958:	rscseq	pc, r0, r4, lsl #2
   1195c:	orreq	pc, r1, #72, 4	; 0x80000004
   11960:	orreq	pc, r0, #200, 4	; 0x8000000c
   11964:	strcc	r9, [r1], #-2600	; 0xfffff5d8
   11968:	andcc	pc, r0, r3, lsr #23
   1196c:	andsls	r9, r6, #41984	; 0xa400
   11970:	bl	1365f0 <g_benchSeparately@@Base+0x1075bc>
   11974:	blls	5d5cbc <g_benchSeparately@@Base+0x5a6c88>
   11978:	addsle	r2, r0, r0, lsl #22
   1197c:			; <UNDEFINED> instruction: 0xf8dde778
   11980:			; <UNDEFINED> instruction: 0x4661a0bc
   11984:	bls	78b234 <g_benchSeparately@@Base+0x75c200>
   11988:	stmdals	r9, {r0, r2, r3, r6, r9, sl, lr}
   1198c:			; <UNDEFINED> instruction: 0xf8dd46d9
   11990:	addsmi	sl, r0, #44	; 0x2c
   11994:	andle	r4, sl, #17825792	; 0x1100000
   11998:	bl	fead81e8 <g_benchSeparately@@Base+0xfeaa91b4>
   1199c:			; <UNDEFINED> instruction: 0xf1b90902
   119a0:	vpmax.f32	d16, d0, d3
   119a4:	ldmdals	r4, {r0, r2, r3, r7, r8, pc}
   119a8:	ldrmi	r9, [r0], #-265	; 0xfffffef7
   119ac:	bls	7b5a04 <g_benchSeparately@@Base+0x7869d0>
   119b0:	smlatbeq	r2, sl, fp, lr
   119b4:	orrlt	r9, r2, r7, lsl sl
   119b8:	addeq	pc, r1, r8, asr #4
   119bc:	addeq	pc, r0, r8, asr #5
   119c0:	andeq	pc, r8, #1073741824	; 0x40000000
   119c4:	andmi	pc, r1, r0, lsr #23
   119c8:	sbcsne	lr, r0, #2048	; 0x800
   119cc:	ldrmi	r9, [r0], #-2079	; 0xfffff7e1
   119d0:	ldmdals	r1!, {r1, r9, sl, lr}
   119d4:			; <UNDEFINED> instruction: 0xf4ff4290
   119d8:	stmdbcs	lr, {r0, r1, r3, r6, r9, sl, fp, sp, pc}
   119dc:	teqhi	pc, r0, asr #4	; <UNPREDICTABLE>
   119e0:			; <UNDEFINED> instruction: 0xf1a19c16
   119e4:	bcs	fff92228 <g_benchSeparately@@Base+0xfff631f4>
   119e8:	rscseq	pc, r0, pc, asr #32
   119ec:	stmdble	r5, {r5, ip, sp, lr}
   119f0:	bcc	fffd9df4 <g_benchSeparately@@Base+0xfffaadc0>
   119f4:	bleq	8fa08 <g_benchSeparately@@Base+0x609d4>
   119f8:	ldmle	sl!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   119fc:	blcs	8fa10 <g_benchSeparately@@Base+0x609dc>
   11a00:	ldrmi	r9, [r9], #-2590	; 0xfffff5e2
   11a04:	movwcc	r6, #34836	; 0x8814
   11a08:	andcc	r6, r8, #80, 16	; 0x500000
   11a0c:	stcmi	8, cr15, [r8], {67}	; 0x43
   11a10:	stceq	8, cr15, [r4], {67}	; 0x43
   11a14:	ldmle	r5!, {r0, r3, r4, r7, r9, lr}^
   11a18:			; <UNDEFINED> instruction: 0x46089b19
   11a1c:	movweq	lr, #15274	; 0x3baa
   11a20:	blcc	cfaa8 <g_benchSeparately@@Base+0xa0a74>
   11a24:	svcne	0x001a9b0c
   11a28:	cmnlt	r3, r7, lsl fp
   11a2c:	orreq	pc, r1, #72, 4	; 0x80000004
   11a30:	orreq	pc, r0, #200, 4	; 0x8000000c
   11a34:	movwmi	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
   11a38:	bl	38b04 <g_benchSeparately@@Base+0x9ad0>
   11a3c:	movwcc	r1, #25555	; 0x63d3
   11a40:			; <UNDEFINED> instruction: 0xf4ff429c
   11a44:	ldcls	14, cr10, [r6], {21}
   11a48:	stmdavc	r3!, {r1, r2, r3, r9, fp, sp}
   11a4c:	tsthi	pc, r0, asr #4	; <UNPREDICTABLE>
   11a50:	movwcc	r9, #64012	; 0xfa0c
   11a54:	bcc	4edae8 <g_benchSeparately@@Base+0x4beab4>
   11a58:	svcvc	0x00fff5b2
   11a5c:	stcne	3, cr13, [fp, #-52]	; 0xffffffcc
   11a60:			; <UNDEFINED> instruction: 0xf5a221ff
   11a64:			; <UNDEFINED> instruction: 0x461872ff
   11a68:	svcvc	0x00fff5b2
   11a6c:	stcne	8, cr15, [r2], {3}
   11a70:	stcne	8, cr15, [r1], {3}
   11a74:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
   11a78:	bcs	fffc664c <g_benchSeparately@@Base+0xfff97618>
   11a7c:	mrseq	pc, (UNDEF: 17)	; <UNPREDICTABLE>
   11a80:	stmdble	r6, {r1, r2, r4, r8, ip, pc}
   11a84:			; <UNDEFINED> instruction: 0x46033aff
   11a88:	mvnscs	r4, r8, lsl #12
   11a8c:	blne	cfaa0 <g_benchSeparately@@Base+0xa0a6c>
   11a90:	andvc	r9, r2, r6, lsl r3
   11a94:			; <UNDEFINED> instruction: 0xf8dd9b1d
   11a98:	strls	sl, [ip, #-68]	; 0xffffffbc
   11a9c:	blls	6b671c <g_benchSeparately@@Base+0x6876e8>
   11aa0:	adcsls	pc, r8, sp, asr #17
   11aa4:	blls	536710 <g_benchSeparately@@Base+0x5076dc>
   11aa8:	blls	27676c <g_benchSeparately@@Base+0x247738>
   11aac:			; <UNDEFINED> instruction: 0xf7fe9325
   11ab0:	ldmdbls	r6, {r4, r5, r8, sl, fp, ip, sp, pc}
   11ab4:	andvc	r0, sl, r2, lsr r1
   11ab8:	rsbmi	lr, r2, #2621440	; 0x280000
   11abc:	ldmdals	r8!, {r3, r4, r8, fp, ip, pc}
   11ac0:	ldrmi	r0, [r9], #-210	; 0xffffff2e
   11ac4:	andseq	pc, r8, #2
   11ac8:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11acc:	vpmax.s8	<illegal reg q7.5>, q1, q11
   11ad0:	ldc2	7, cr15, [sl], {250}	; 0xfa
   11ad4:			; <UNDEFINED> instruction: 0xf7ff4404
   11ad8:			; <UNDEFINED> instruction: 0x4643bad0
   11adc:	blt	ff54fadc <g_benchSeparately@@Base+0xff520aa8>
   11ae0:	tsteq	sl, r6, lsl r9
   11ae4:			; <UNDEFINED> instruction: 0xf7ff700a
   11ae8:	ldmdbls	r6, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, pc}
   11aec:	andvc	r0, sl, r2, lsr #2
   11af0:	ldmlt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11af4:	ldmdals	r6, {r1, sl, lr}
   11af8:	tstls	r6, r3, lsl #6
   11afc:			; <UNDEFINED> instruction: 0xf7ff7002
   11b00:	rsceq	fp, r2, r0, asr #17
   11b04:			; <UNDEFINED> instruction: 0xf002990a
   11b08:	stmdals	r0!, {r3, r4, r9}
   11b0c:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11b10:	blx	1a3678c <g_benchSeparately@@Base+0x1a07758>
   11b14:			; <UNDEFINED> instruction: 0xf7faf202
   11b18:	blls	790d9c <g_benchSeparately@@Base+0x761d68>
   11b1c:			; <UNDEFINED> instruction: 0xf7fe4404
   11b20:	stmdals	lr!, {r0, r4, r6, r7, sl, fp, ip, sp, pc}
   11b24:	bls	5a2b78 <g_benchSeparately@@Base+0x573b44>
   11b28:	pkhbtmi	r9, r2, r6, lsl #2
   11b2c:	andsvc	r9, r3, lr, lsl r0
   11b30:	stclt	7, cr15, [ip], {254}	; 0xfe
   11b34:			; <UNDEFINED> instruction: 0xf10a3604
   11b38:	adcsmi	r0, r7, #4, 20	; 0x4000
   11b3c:	svcge	0x00a5f63e
   11b40:	addmi	r1, lr, #1552	; 0x610
   11b44:			; <UNDEFINED> instruction: 0xf8bad207
   11b48:	ldmdahi	r1!, {ip, sp, lr}
   11b4c:	svclt	0x0004428f
   11b50:			; <UNDEFINED> instruction: 0xf10a3602
   11b54:	adcsmi	r0, r4, #8192	; 0x2000
   11b58:	ldmdavc	r1!, {r0, r2, r8, fp, ip, lr, pc}
   11b5c:	mulmi	r0, sl, r8
   11b60:	svclt	0x0008428c
   11b64:	stmdbls	fp, {r0, r9, sl, ip, sp}
   11b68:			; <UNDEFINED> instruction: 0xf7fe1a71
   11b6c:	stmdals	r0!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   11b70:			; <UNDEFINED> instruction: 0xf1083604
   11b74:	adcsmi	r0, r0, #4, 16	; 0x40000
   11b78:	ldcge	6, cr15, [sp, #252]	; 0xfc
   11b7c:	addmi	r9, r6, #60, 16	; 0x3c0000
   11b80:			; <UNDEFINED> instruction: 0xf8b8d207
   11b84:	ldmdahi	r0!, {sp, lr, pc}
   11b88:	svclt	0x00044586
   11b8c:			; <UNDEFINED> instruction: 0xf1083602
   11b90:	stmdals	sl, {r1, fp}
   11b94:	stmdble	r5, {r4, r5, r7, r9, lr}
   11b98:			; <UNDEFINED> instruction: 0xf8987830
   11b9c:	strmi	lr, [r6]
   11ba0:	strcc	fp, [r1], -r8, lsl #30
   11ba4:	streq	lr, [ip], -r6, lsr #23
   11ba8:			; <UNDEFINED> instruction: 0xf7fe441e
   11bac:	rsbsmi	fp, r1, pc, asr lr
   11bb0:			; <UNDEFINED> instruction: 0xf1a1fa91
   11bb4:			; <UNDEFINED> instruction: 0xf181fab1
   11bb8:			; <UNDEFINED> instruction: 0xf7fe08c9
   11bbc:			; <UNDEFINED> instruction: 0xf8ddbf77
   11bc0:	strcc	ip, [r4], #-44	; 0xffffffd4
   11bc4:	umaalmi	lr, r6, r1, r5
   11bc8:			; <UNDEFINED> instruction: 0xf6a6fa96
   11bcc:			; <UNDEFINED> instruction: 0xf686fab6
   11bd0:	ldrmi	r0, [lr], #-2294	; 0xfffff70a
   11bd4:	mcrlt	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   11bd8:	stmiavs	r4!, {r2, r3, r4, sl, fp, ip, pc}^
   11bdc:			; <UNDEFINED> instruction: 0x0c02eba4
   11be0:	strmi	r9, [r4, #3103]!	; 0xc1f
   11be4:			; <UNDEFINED> instruction: 0x46a4bfb8
   11be8:	svceq	0x0000f1bc
   11bec:	strcs	fp, [r0], #-4008	; 0xfffff058
   11bf0:	svcge	0x0062f6be
   11bf4:	strcs	r4, [r0], #-1614	; 0xfffff9b2
   11bf8:	stccc	0, cr14, [r1], {2}
   11bfc:	andle	r4, r5, r4, lsr #11
   11c00:	stcge	8, cr15, [r1, #-88]	; 0xffffffa8
   11c04:	stcvc	8, cr15, [r1, #-64]	; 0xffffffc0
   11c08:	ldrhtle	r4, [r6], #90	; 0x5a
   11c0c:			; <UNDEFINED> instruction: 0xf7fe1b09
   11c10:			; <UNDEFINED> instruction: 0xf8ddbf53
   11c14:	strtmi	ip, [r9], -r0, lsl #1
   11c18:	blls	e8b31c <g_benchSeparately@@Base+0xe5c2e8>
   11c1c:	ldmdbls	r1!, {r1, r2, r3, r4, r9, fp, ip, pc}
   11c20:	vpmin.s8	d17, d24, d14
   11c24:			; <UNDEFINED> instruction: 0xf1060281
   11c28:	vrsra.s64	q8, q8, #56
   11c2c:	lfmne	f0, 2, [r0], #-512	; 0xfffffe00
   11c30:	blx	fe89e04e <g_benchSeparately@@Base+0xfe86f01a>
   11c34:	teqls	r1, r3, lsl #6
   11c38:	sbcsne	lr, r3, r0, lsl #22
   11c3c:	tstcs	r2, r8, lsl r6
   11c40:	stcllt	7, cr15, [r1, #1016]	; 0x3f8
   11c44:			; <UNDEFINED> instruction: 0xf1039e1c
   11c48:	strb	r0, [lr, #3588]	; 0xe04
   11c4c:	blcs	3891c <g_benchSeparately@@Base+0x98e8>
   11c50:	svcge	0x0098f43e
   11c54:			; <UNDEFINED> instruction: 0x46d99b32
   11c58:			; <UNDEFINED> instruction: 0xf7ff930f
   11c5c:	ldmdals	r6, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, pc}
   11c60:	andvc	r0, r2, sl, lsl #2
   11c64:	subsmi	lr, sl, #204, 12	; 0xcc00000
   11c68:			; <UNDEFINED> instruction: 0x932d980f
   11c6c:	sbcseq	r9, r2, sp, lsl fp
   11c70:	andseq	pc, r8, #2
   11c74:			; <UNDEFINED> instruction: 0xf1c24403
   11c78:	stmdals	r5!, {r5, r9}
   11c7c:	vpmax.s8	<illegal reg q7.5>, q1, q12
   11c80:			; <UNDEFINED> instruction: 0xf7fa4619
   11c84:	blls	b90b90 <g_benchSeparately@@Base+0xb61b5c>
   11c88:			; <UNDEFINED> instruction: 0xf7fe4403
   11c8c:	ldrmi	fp, [r3], #-2848	; 0xfffff4e0
   11c90:	andsls	r9, r6, r6, lsl sl
   11c94:	usat	r7, #29, r3
   11c98:	smlattcs	r2, r4, sl, r1
   11c9c:	ldclt	7, cr15, [r3, #1016]	; 0x3f8
   11ca0:			; <UNDEFINED> instruction: 0xf7fe465b
   11ca4:	rscseq	fp, r2, r8, lsl sp
   11ca8:			; <UNDEFINED> instruction: 0xf002990a
   11cac:	ldmdals	r0!, {r3, r4, r9}
   11cb0:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11cb4:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q13.5>
   11cb8:	blx	ff3cfcaa <g_benchSeparately@@Base+0xff3a0c76>
   11cbc:	strb	r4, [pc, #-1030]	; 118be <__assert_fail@plt+0x108fa>
   11cc0:	ssatmi	r9, #10, sl, lsl #20
   11cc4:	bls	47651c <g_benchSeparately@@Base+0x4474e8>
   11cc8:	ldrbt	r9, [r0], -r9, lsl #4
   11ccc:	blcs	3899c <g_benchSeparately@@Base+0x9968>
   11cd0:	blge	feecedd0 <g_benchSeparately@@Base+0xfee9fd9c>
   11cd4:	cdpls	3, 3, cr2, cr2, cr3, {0}
   11cd8:			; <UNDEFINED> instruction: 0xf7fe930c
   11cdc:	vmlals.f64	d11, d11, d23
   11ce0:	beq	14e0e8 <g_benchSeparately@@Base+0x11f0b4>
   11ce4:			; <UNDEFINED> instruction: 0xf8dde72c
   11ce8:	strbtmi	r8, [r6], -r0, asr #1
   11cec:			; <UNDEFINED> instruction: 0xf104e746
   11cf0:	vcge.s8	q8, q12, q8
   11cf4:	vsubl.s8	q8, d24, d1
   11cf8:	stmdbls	r8!, {r7, r9}
   11cfc:	blx	fe898e86 <g_benchSeparately@@Base+0xfe869e52>
   11d00:	bls	a5a914 <g_benchSeparately@@Base+0xa2b8e0>
   11d04:	andsls	r9, lr, #-2147483643	; 0x80000005
   11d08:	sbcsne	lr, r3, r0, lsl #22
   11d0c:	rsbmi	lr, r2, #176, 10	; 0x2c000000
   11d10:	bl	2b7df8 <g_benchSeparately@@Base+0x288dc4>
   11d14:	sbcseq	r0, r2, r3, lsl #2
   11d18:	andseq	pc, r8, #2
   11d1c:	eoreq	pc, r0, #-2147483600	; 0x80000030
   11d20:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q13.5>
   11d24:	blx	1c4fd16 <g_benchSeparately@@Base+0x1c20ce2>
   11d28:			; <UNDEFINED> instruction: 0xf7fe4404
   11d2c:	blls	e815b4 <g_benchSeparately@@Base+0xe52580>
   11d30:	bne	fe7b85b0 <g_benchSeparately@@Base+0xfe78957c>
   11d34:	addeq	pc, r1, #72, 4	; 0x80000004
   11d38:	mvnseq	pc, #-2147483647	; 0x80000001
   11d3c:	addeq	pc, r0, #200, 4	; 0x8000000c
   11d40:	blx	fe898f0a <g_benchSeparately@@Base+0xfe869ed6>
   11d44:	bl	1a958 <__assert_fail@plt+0x19994>
   11d48:	blls	5d609c <g_benchSeparately@@Base+0x5a7068>
   11d4c:			; <UNDEFINED> instruction: 0xf47f2b02
   11d50:	str	sl, [sl, #3602]	; 0xe12
   11d54:	tsteq	sl, r6, lsl r8
   11d58:			; <UNDEFINED> instruction: 0xf7fe7002
   11d5c:	ldmdbls	sp, {r0, r2, r3, sl, fp, ip, sp, pc}
   11d60:	bls	5a2db4 <g_benchSeparately@@Base+0x573d80>
   11d64:	pkhbtmi	r9, sl, r6
   11d68:	andsvc	r9, r3, lr, lsl r1
   11d6c:	bllt	1bcfd6c <g_benchSeparately@@Base+0x1ba0d38>
   11d70:	blcs	38a40 <g_benchSeparately@@Base+0x9a0c>
   11d74:	blge	ff60ee74 <g_benchSeparately@@Base+0xff5dfe40>
   11d78:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   11d7c:			; <UNDEFINED> instruction: 0xf7fe9d32
   11d80:			; <UNDEFINED> instruction: 0xf104be2a
   11d84:	vcge.s8	q8, q12, q8
   11d88:	vsubl.s8	q8, d24, d1
   11d8c:	stmdbls	r8!, {r7, r9}
   11d90:	blx	fe898f1a <g_benchSeparately@@Base+0xfe869ee6>
   11d94:	bls	a5a9a8 <g_benchSeparately@@Base+0xa2b974>
   11d98:	andsls	r9, lr, #-2147483643	; 0x80000005
   11d9c:	sbcsne	lr, r3, r0, lsl #22
   11da0:	svclt	0x0000e5e9
   11da4:	vmvn.i32	d18, #8	; 0x00000008
   11da8:	ldrbmi	r0, [r0, -r4]!
   11dac:	ldrbmi	lr, [r0, sp, lsr #18]!
   11db0:	strmi	fp, [r4], -r4, lsl #1
   11db4:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   11db8:			; <UNDEFINED> instruction: 0x4690b350
   11dbc:	andeq	pc, r3, #16
   11dc0:			; <UNDEFINED> instruction: 0xf500d126
   11dc4:	ldrmi	r2, [sl], r0, lsl #13
   11dc8:	movwne	pc, #16640	; 0x4100	; <UNPREDICTABLE>
   11dcc:	ldrbcc	pc, [pc, #79]!	; 11e23 <__assert_fail@plt+0x10e5f>	; <UNPREDICTABLE>
   11dd0:	strcs	r6, [r9, #-53]	; 0xffffffcb
   11dd4:			; <UNDEFINED> instruction: 0x460f601a
   11dd8:	andpl	lr, r6, #3244032	; 0x318000
   11ddc:	blx	ff9cfdcc <g_benchSeparately@@Base+0xff9a0d98>
   11de0:	svceq	0x0000f1b9
   11de4:	strbmi	sp, [sp], -r4, lsl #26
   11de8:	svclt	0x00a82d0c
   11dec:	eorlt	r2, sp, #12, 10	; 0x3000000
   11df0:	ldrbmi	r9, [r3], -ip, lsl #18
   11df4:			; <UNDEFINED> instruction: 0x46428335
   11df8:			; <UNDEFINED> instruction: 0xf8cd4620
   11dfc:	tstls	r0, r4
   11e00:	ldrtmi	r2, [r9], -r2, lsl #8
   11e04:			; <UNDEFINED> instruction: 0xf7fe9402
   11e08:	andlt	pc, r4, r3, lsr #16
   11e0c:			; <UNDEFINED> instruction: 0x87f0e8bd
   11e10:	andlt	r2, r4, r0
   11e14:			; <UNDEFINED> instruction: 0x87f0e8bd
   11e18:	vmvn.i32	d18, #8	; 0x00000008
   11e1c:	ldrlt	r0, [r0, #-4]
   11e20:	stmda	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11e24:			; <UNDEFINED> instruction: 0xf500b158
   11e28:			; <UNDEFINED> instruction: 0xf1002380
   11e2c:			; <UNDEFINED> instruction: 0xf04f1204
   11e30:	strdcs	r3, [r0, -pc]
   11e34:	strcs	r6, [r9], #-28	; 0xffffffe4
   11e38:	stmib	r3, {r0, r4, sp, lr}^
   11e3c:	ldflts	f4, [r0, #-24]	; 0xffffffe8
   11e40:	strlt	fp, [r8, #-288]	; 0xfffffee0
   11e44:	svc	0x008af7ee
   11e48:	stclt	0, cr2, [r8, #-0]
   11e4c:	ldrbmi	r2, [r0, -r0]!
   11e50:	vbic.i32	d18, #1792	; 0x00000700
   11e54:	addsmi	r0, r9, #4, 6	; 0x10000000
   11e58:	smlabbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   11e5c:	stmdacs	r0, {r0, r8, sp}
   11e60:	tstcs	r1, r8, lsl #30
   11e64:			; <UNDEFINED> instruction: 0xf010b989
   11e68:	tstle	lr, r3, lsl #4
   11e6c:			; <UNDEFINED> instruction: 0xf500b410
   11e70:			; <UNDEFINED> instruction: 0xf1002380
   11e74:			; <UNDEFINED> instruction: 0xf04f1404
   11e78:			; <UNDEFINED> instruction: 0x601931ff
   11e7c:	eorvs	r2, r2, r9, lsl #2
   11e80:	blmi	14fffc <g_benchSeparately@@Base+0x120fc8>
   11e84:	andne	lr, r6, #3194880	; 0x30c000
   11e88:	andcs	r4, r0, r0, ror r7
   11e8c:	svclt	0x00004770
   11e90:	orrcs	pc, r0, #1325400064	; 0x4f000000
   11e94:			; <UNDEFINED> instruction: 0xf010b1e0
   11e98:	svclt	0x00180203
   11e9c:	orrcs	pc, r0, #0, 10
   11ea0:			; <UNDEFINED> instruction: 0xf500d116
   11ea4:	stmdbcs	r0, {r7, r8, r9, sp}
   11ea8:	andne	pc, r4, r0, lsl #2
   11eac:	svclt	0x00d8b410
   11eb0:			; <UNDEFINED> instruction: 0xf04f2109
   11eb4:			; <UNDEFINED> instruction: 0x601c34ff
   11eb8:	cmphi	sl, #2
   11ebc:	stfles	f6, [r3, #-872]	; 0xfffffc98
   11ec0:	svclt	0x00a8290c
   11ec4:	andlt	r2, r9, #12, 2
   11ec8:	blmi	150044 <g_benchSeparately@@Base+0x121010>
   11ecc:			; <UNDEFINED> instruction: 0x47708319
   11ed0:	svclt	0x00d82900
   11ed4:	stfles	f2, [r3, #-36]	; 0xffffffdc
   11ed8:	svclt	0x00a8290c
   11edc:	andlt	r2, r9, #12, 2
   11ee0:			; <UNDEFINED> instruction: 0x47708319
   11ee4:	orrcs	pc, r0, #0, 10
   11ee8:			; <UNDEFINED> instruction: 0xf993b430
   11eec:			; <UNDEFINED> instruction: 0xb1aa201b
   11ef0:	andeq	pc, r3, #16
   11ef4:			; <UNDEFINED> instruction: 0xf100d107
   11ef8:			; <UNDEFINED> instruction: 0xf04f1004
   11efc:			; <UNDEFINED> instruction: 0x601c34ff
   11f00:	cmphi	sl, #2
   11f04:	stmdbcs	r0, {r1, r3, r4, r6, r7, r8, sp, lr}
   11f08:	ldrdcs	fp, [r9, -r8]
   11f0c:	stmdbcs	ip, {r0, r1, r8, sl, fp, ip, lr, pc}
   11f10:	smlatbcs	ip, r8, pc, fp	; <UNPREDICTABLE>
   11f14:	lfmlt	f3, 1, [r0], #-36	; 0xffffffdc
   11f18:			; <UNDEFINED> instruction: 0x47708319
   11f1c:	andne	pc, r4, r0, lsl #2
   11f20:	stmdavs	r5, {r2, r3, r4, fp, sp, lr}
   11f24:	andsvs	r1, ip, r4, ror #22
   11f28:	bicsvs	r6, sl, r2
   11f2c:	svclt	0x0000e7eb
   11f30:			; <UNDEFINED> instruction: 0xf010b5f0
   11f34:	addlt	r0, r7, r3, lsl #14
   11f38:	andcs	fp, r0, r8, lsl pc
   11f3c:	andle	r9, r1, r5, lsl #6
   11f40:	ldcllt	0, cr11, [r0, #28]!
   11f44:	strmi	r4, [r4], -sp, lsl #12
   11f48:	ldrmi	r9, [r6], -sp, lsl #18
   11f4c:			; <UNDEFINED> instruction: 0xffcaf7ff
   11f50:	strtmi	r4, [r0], -r9, lsr #12
   11f54:	blx	acff44 <g_benchSeparately@@Base+0xaa0f10>
   11f58:			; <UNDEFINED> instruction: 0xf7f19805
   11f5c:	blls	3500c8 <g_benchSeparately@@Base+0x321094>
   11f60:	sfmle	f4, 4, [sp, #-608]	; 0xfffffda0
   11f64:	ldrtmi	r9, [r2], -sp, lsl #22
   11f68:	strtmi	r4, [r0], -r9, lsr #12
   11f6c:	strls	r2, [r2], #-1025	; 0xfffffbff
   11f70:	blls	336b7c <g_benchSeparately@@Base+0x307b48>
   11f74:	blge	176b7c <g_benchSeparately@@Base+0x147b48>
   11f78:			; <UNDEFINED> instruction: 0xff6af7fd
   11f7c:	ldcllt	0, cr11, [r0, #28]!
   11f80:	ldrtmi	r9, [r2], -sp, lsl #22
   11f84:	strtmi	r4, [r0], -r9, lsr #12
   11f88:	movwls	r9, #5890	; 0x1702
   11f8c:	movwls	r9, #2828	; 0xb0c
   11f90:			; <UNDEFINED> instruction: 0xf7fdab05
   11f94:	andlt	pc, r7, sp, asr pc	; <UNPREDICTABLE>
   11f98:	svclt	0x0000bdf0
   11f9c:	ldrbtlt	fp, [r0], #424	; 0x1a8
   11fa0:			; <UNDEFINED> instruction: 0x0603f010
   11fa4:			; <UNDEFINED> instruction: 0xf500d10e
   11fa8:			; <UNDEFINED> instruction: 0xf1002580
   11fac:	strcs	r1, [r9, -r4, lsl #8]
   11fb0:	ldclcc	0, cr15, [pc], #316	; 120f4 <__assert_fail@plt+0x11130>
   11fb4:	andgt	pc, r0, r5, asr #17
   11fb8:	stmib	r5, {r1, r2, r5, sp, lr}^
   11fbc:	ldcllt	6, cr7, [r0], #24
   11fc0:	svclt	0x00b6f7ff
   11fc4:	ldcllt	0, cr2, [r0]
   11fc8:	andcs	r4, r0, r0, ror r7
   11fcc:	svclt	0x00004770
   11fd0:			; <UNDEFINED> instruction: 0x4604b5f0
   11fd4:	eorscs	fp, r8, r3, lsl #1
   11fd8:	andeq	pc, r4, r0, asr #5
   11fdc:	ldrmi	r4, [r7], -lr, lsl #12
   11fe0:			; <UNDEFINED> instruction: 0xf7ee461d
   11fe4:	strtmi	lr, [r1], -r6, lsr #30
   11fe8:	ldrtmi	r9, [fp], -r8, lsl #24
   11fec:	strls	r4, [r0, #-1586]	; 0xfffff9ce
   11ff0:	strmi	r9, [r5], -r1, lsl #8
   11ff4:			; <UNDEFINED> instruction: 0xffd2f7ff
   11ff8:	strtmi	r4, [r8], -r4, lsl #12
   11ffc:	cdp	7, 10, cr15, cr14, cr14, {7}
   12000:	andlt	r4, r3, r0, lsr #12
   12004:	svclt	0x0000bdf0
   12008:	svclt	0x00d82900
   1200c:	stfles	f2, [r3, #-36]	; 0xffffffdc
   12010:	svclt	0x00a8290c
   12014:	andlt	r2, r9, #12, 2
   12018:	addcs	pc, r0, r0, lsl #10
   1201c:	ldrbmi	r8, [r0, -r1, lsl #6]!
   12020:			; <UNDEFINED> instruction: 0xf5003900
   12024:	svclt	0x00182080
   12028:	strvc	r2, [r1], r1, lsl #2
   1202c:	svclt	0x00004770
   12030:	svccc	0x0080f5b2
   12034:	mvnsmi	lr, #737280	; 0xb4000
   12038:			; <UNDEFINED> instruction: 0xf5a2bfc8
   1203c:	ldrmi	r3, [r7], -r0, lsl #7
   12040:			; <UNDEFINED> instruction: 0xf44fbfc8
   12044:			; <UNDEFINED> instruction: 0xf5003780
   12048:	strmi	r2, [ip], -r0, lsl #17
   1204c:	ldrtmi	fp, [lr], -r6, asr #31
   12050:	ldrmi	r1, [r6], -r4, ror #17
   12054:	andeq	pc, r3, #16
   12058:			; <UNDEFINED> instruction: 0x3018f9b8
   1205c:	tstle	sl, r5, lsl #12
   12060:	mrsne	pc, (UNDEF: 20)	; <UNPREDICTABLE>
   12064:	rscscc	pc, pc, pc, asr #32
   12068:	andeq	pc, r0, r8, asr #17
   1206c:			; <UNDEFINED> instruction: 0xf8a8600a
   12070:			; <UNDEFINED> instruction: 0xf8c8201a
   12074:	blcs	1a0ec <__assert_fail@plt+0x19128>
   12078:	movwcs	fp, #40920	; 0x9fd8
   1207c:	blcs	34948c <g_benchSeparately@@Base+0x31a458>
   12080:	movwcs	fp, #53160	; 0xcfa8
   12084:	strtmi	r4, [r8], -r1, lsr #12
   12088:	andscc	pc, r8, r8, lsr #17
   1208c:			; <UNDEFINED> instruction: 0xf7fa4434
   12090:	svccs	0x0003f98d
   12094:	andmi	pc, r0, r8, asr #17
   12098:			; <UNDEFINED> instruction: 0xf105dd24
   1209c:			; <UNDEFINED> instruction: 0xf8d81204
   120a0:	stccc	0, cr3, [r3], {20}
   120a4:	cfsh32cc	mvfx15, mvfx0, #5
   120a8:	bne	fe82c0f8 <g_benchSeparately@@Base+0xfe7fd0c4>
   120ac:	ldmdble	r7, {r3, r4, r7, r9, lr}
   120b0:	ldcne	6, cr15, [r1], #284	; 0x11c
   120b4:	ldcvs	6, cr15, [r7], #-804	; 0xfffffcdc
   120b8:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   120bc:	addslt	r5, lr, #13697024	; 0xd10000
   120c0:			; <UNDEFINED> instruction: 0xf101fb0c
   120c4:			; <UNDEFINED> instruction: 0xf8550c49
   120c8:	blne	722154 <g_benchSeparately@@Base+0x6f3120>
   120cc:	svclt	0x0028454c
   120d0:			; <UNDEFINED> instruction: 0xf82e464c
   120d4:			; <UNDEFINED> instruction: 0xf8454016
   120d8:	movwcc	r3, #4129	; 0x1021
   120dc:			; <UNDEFINED> instruction: 0xd1ed4298
   120e0:	andseq	pc, r4, r8, asr #17
   120e4:	pop	{r3, r4, r5, r9, sl, lr}
   120e8:	svclt	0x000083f8
   120ec:	ldrbmi	lr, [r0, sp, lsr #18]!
   120f0:	strne	pc, [r4, #-256]	; 0xffffff00
   120f4:	strmi	fp, [r0], r4, lsl #1
   120f8:	ldrmi	r6, [r1], lr, lsr #16
   120fc:	ldrmi	r9, [sl], sp, lsl #30
   12100:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx12
   12104:			; <UNDEFINED> instruction: 0xf508d046
   12108:	stmdavs	r9!, {r7, r8, sl, sp}
   1210c:			; <UNDEFINED> instruction: 0x0c06eba1
   12110:	svcmi	0x0000f1bc
   12114:	addmi	sp, ip, #48, 16	; 0x300000
   12118:	strtmi	sp, [r1], -r3
   1211c:			; <UNDEFINED> instruction: 0xf7fa4640
   12120:	ldmib	r5, {r0, r2, r8, fp, ip, sp, lr, pc}^
   12124:			; <UNDEFINED> instruction: 0xf8da2002
   12128:	stmdbvs	fp!, {ip}
   1212c:			; <UNDEFINED> instruction: 0x0c00eb02
   12130:	ldrmi	r4, [r3], #-1057	; 0xfffffbdf
   12134:	svclt	0x00944299
   12138:	movwcs	r2, #4864	; 0x1300
   1213c:	svclt	0x00284564
   12140:	cmplt	r3, r0, lsl #6
   12144:	svclt	0x00944561
   12148:	andeq	lr, r1, #198656	; 0x30800
   1214c:	andeq	lr, ip, #198656	; 0x30800
   12150:	blcs	d8b64 <g_benchSeparately@@Base+0xa9b30>
   12154:			; <UNDEFINED> instruction: 0x4602bf98
   12158:			; <UNDEFINED> instruction: 0xf9b5612a
   1215c:			; <UNDEFINED> instruction: 0x46530018
   12160:	strbmi	r9, [sl], -ip, lsl #18
   12164:	andls	r9, r1, r2, lsl #14
   12168:	tstls	r0, r0, asr #12
   1216c:			; <UNDEFINED> instruction: 0xf7fd4621
   12170:	andlt	pc, r4, pc, ror #28
   12174:			; <UNDEFINED> instruction: 0x87f0e8bd
   12178:	strbmi	r6, [r0], -sl, ror #17
   1217c:	andeq	lr, r2, #172, 22	; 0x2b000
   12180:	svccc	0x0080f5b2
   12184:			; <UNDEFINED> instruction: 0xf44fbf28
   12188:	bne	fe25eb90 <g_benchSeparately@@Base+0xfe22fb5c>
   1218c:			; <UNDEFINED> instruction: 0xff50f7ff
   12190:	strb	r6, [r0, r9, lsr #16]
   12194:			; <UNDEFINED> instruction: 0xf90af7fa
   12198:	ldr	r6, [r4, lr, lsr #16]!
   1219c:	addcs	pc, r0, r0, lsl #10
   121a0:	ldrbmi	r6, [r0, -r1, asr #3]!
   121a4:	addlt	fp, r7, r0, lsr r5
   121a8:	ldrmi	r4, [r8], -r4, lsl #12
   121ac:	stmib	sp, {r1, r3, r8, sl, fp, ip, pc}^
   121b0:	movwls	r2, #20739	; 0x5103
   121b4:			; <UNDEFINED> instruction: 0xff2cf7f0
   121b8:	ldrdcs	lr, [r3, -sp]
   121bc:	strls	sl, [r0, #-2821]	; 0xfffff4fb
   121c0:	strtmi	r4, [r0], -r8, lsr #5
   121c4:	strcs	fp, [r1], #-4044	; 0xfffff034
   121c8:	strls	r2, [r1], #-1024	; 0xfffffc00
   121cc:			; <UNDEFINED> instruction: 0xff8ef7ff
   121d0:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   121d4:	addlt	fp, r3, r0, lsr r5
   121d8:	cfstr32ls	mvfx2, [r6], {2}
   121dc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   121e0:			; <UNDEFINED> instruction: 0xff84f7ff
   121e4:	ldclt	0, cr11, [r0, #-12]!
   121e8:			; <UNDEFINED> instruction: 0xf500b5f8
   121ec:			; <UNDEFINED> instruction: 0xf1002680
   121f0:			; <UNDEFINED> instruction: 0xf5b21504
   121f4:	ldmvs	r0!, {r7, r8, r9, sl, fp, ip, sp}^
   121f8:	stmdavs	ip!, {r0, r1, r3, r9, sl, lr}
   121fc:			; <UNDEFINED> instruction: 0xf44fbfc8
   12200:	ldmdavs	r1!, {r7, r9, ip, sp}
   12204:	bl	fe86321c <g_benchSeparately@@Base+0xfe8341e8>
   12208:	cfstrsle	mvf0, [r2], {4}
   1220c:	svclt	0x00d82a03
   12210:	addsmi	r2, r4, #0, 4
   12214:	svclt	0x00a84618
   12218:	blne	263a70 <g_benchSeparately@@Base+0x234a3c>
   1221c:			; <UNDEFINED> instruction: 0xf7ee4622
   12220:	stmdavs	pc!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   12224:	blne	ff4ec2f4 <g_benchSeparately@@Base+0xff4bd2c0>
   12228:	stmdbne	r1, {r1, r3, r4, r8, r9, fp, ip}
   1222c:	eorsvs	r6, r1, r0, ror r9
   12230:	addmi	r1, r2, #823296	; 0xc9000
   12234:	strtmi	r6, [r0], -r9, lsr #32
   12238:	andcs	lr, r3, #3244032	; 0x318000
   1223c:	cmnvs	r2, r8, lsl #31
   12240:	svclt	0x0000bdf8
   12244:	addlt	fp, r4, r0, lsl r5
   12248:	ldrmi	r4, [r0], -r4, lsl #12
   1224c:	andne	lr, r2, #3358720	; 0x334000
   12250:	mrc2	7, 6, pc, cr14, cr0, {7}
   12254:	andne	lr, r2, #3620864	; 0x374000
   12258:	strtmi	r4, [r0], -r3, lsl #12
   1225c:	strls	r2, [r0], #-1024	; 0xfffffc00
   12260:	mrc2	7, 5, pc, cr6, cr15, {7}
   12264:	ldclt	0, cr11, [r0, #-16]
   12268:	addlt	fp, r2, r0, lsl r5
   1226c:	strls	r2, [r0], #-1024	; 0xfffffc00
   12270:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   12274:	ldclt	0, cr11, [r0, #-8]
   12278:	addlt	fp, r5, r0, lsr r5
   1227c:	ldrmi	r4, [r0], -r4, lsl #12
   12280:	stmib	sp, {r0, r2, r3, r4, r9, sl, lr}^
   12284:			; <UNDEFINED> instruction: 0xf7f01202
   12288:	ldmib	sp, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1228c:	strls	r1, [r0, #-514]	; 0xfffffdfe
   12290:	strtmi	r4, [r0], -r3, lsl #12
   12294:	mrc2	7, 4, pc, cr12, cr15, {7}
   12298:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1229c:	mrclt	7, 4, APSR_nzcv, cr8, cr15, {7}
   122a0:	addlt	fp, r7, r0, lsr r5
   122a4:	ldrmi	r4, [r8], -r4, lsl #12
   122a8:	smlabtcs	r4, sp, r9, lr
   122ac:			; <UNDEFINED> instruction: 0xf7f09303
   122b0:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   122b4:	stmdbls	r5, {r0, r1, r9, ip, sp}
   122b8:	strtmi	r4, [r0], -r5, lsl #12
   122bc:	strcs	r9, [r0], #-1280	; 0xfffffb00
   122c0:			; <UNDEFINED> instruction: 0xf7ff9401
   122c4:	andlt	pc, r7, fp, ror #28
   122c8:	svclt	0x0000bd30
   122cc:	addlt	fp, r3, r0, lsr r5
   122d0:	cfstr32ls	mvfx2, [r6], {-0}
   122d4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   122d8:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   122dc:	ldclt	0, cr11, [r0, #-12]!
   122e0:	addlt	fp, r6, r0, ror r5
   122e4:	ldrmi	r4, [r8], -r4, lsl #12
   122e8:	smlabtcs	r4, sp, r9, lr
   122ec:	movwls	r9, #15626	; 0x3d0a
   122f0:	mcr2	7, 4, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   122f4:	andcc	lr, r3, #3620864	; 0x374000
   122f8:	strls	r9, [r1, #-2309]	; 0xfffff6fb
   122fc:	strtmi	r4, [r0], -r6, lsl #12
   12300:			; <UNDEFINED> instruction: 0xf7ff9600
   12304:	andlt	pc, r6, fp, asr #28
   12308:	svclt	0x0000bd70
   1230c:	mcrlt	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   12310:	addlt	fp, r7, r0, lsr r5
   12314:	ldrmi	r4, [r8], -r4, lsl #12
   12318:	smlabtcs	r4, sp, r9, lr
   1231c:			; <UNDEFINED> instruction: 0xf7f09303
   12320:	ldmib	sp, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   12324:	stmdbls	r5, {r0, r1, r9, ip, sp}
   12328:	strtmi	r4, [r0], -r5, lsl #12
   1232c:			; <UNDEFINED> instruction: 0xf7ff9500
   12330:	andlt	pc, r7, r9, lsr pc	; <UNPREDICTABLE>
   12334:	svclt	0x0000bd30
   12338:	svclt	0x0034f7ff
   1233c:	vmvn.i32	d18, #8	; 0x00000008
   12340:	ldrbmi	r0, [r0, -r4]!
   12344:	ldrblt	fp, [r0, #-424]!	; 0xfffffe58
   12348:	streq	pc, [r3], #-16
   1234c:	svclt	0x00184603
   12350:	tstle	sp, r1
   12354:	addcs	pc, r0, #12582912	; 0xc00000
   12358:	movwne	pc, #16643	; 0x4103	; <UNPREDICTABLE>
   1235c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   12360:	andsvs	r2, r6, r9, lsl #10
   12364:	stmib	r2, {r2, r3, r4, sp, lr}^
   12368:			; <UNDEFINED> instruction: 0xf7fa5406
   1236c:			; <UNDEFINED> instruction: 0x4620f81f
   12370:	andcs	fp, r1, r0, ror sp
   12374:	svclt	0x00004770
   12378:			; <UNDEFINED> instruction: 0x4605b538
   1237c:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   12380:	tstlt	r0, r4, lsl #12
   12384:			; <UNDEFINED> instruction: 0xf7fa4629
   12388:			; <UNDEFINED> instruction: 0x4620f811
   1238c:	svclt	0x0000bd38
   12390:	strlt	fp, [r8, #-288]	; 0xfffffee0
   12394:	stcl	7, cr15, [r2], #952	; 0x3b8
   12398:	stclt	0, cr2, [r8, #-0]
   1239c:	ldrbmi	r2, [r0, -r0]!
   123a0:	addlt	fp, r7, r0, lsr r5
   123a4:	cfstrsls	mvf2, [sl, #-0]
   123a8:	blge	176fc4 <g_benchSeparately@@Base+0x147f90>
   123ac:	stmib	sp, {sl, ip, pc}^
   123b0:			; <UNDEFINED> instruction: 0xf7fd5401
   123b4:	andlt	pc, r7, sp, asr #26
   123b8:	svclt	0x0000bd30
   123bc:	addlt	fp, r6, r0, ror r5
   123c0:	cdpls	4, 0, cr2, cr10, cr1, {0}
   123c4:	movwls	r9, #23819	; 0x5d0b
   123c8:	strls	sl, [r0], -r5, lsl #22
   123cc:	strpl	lr, [r1], #-2509	; 0xfffff633
   123d0:	ldc2	7, cr15, [lr, #-1012]!	; 0xfffffc0c
   123d4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   123d8:	orrcs	pc, r0, #0, 10
   123dc:	andne	pc, r4, #0, 2
   123e0:	ldmdavs	r4, {r4, r8, sl, ip, sp, pc}
   123e4:			; <UNDEFINED> instruction: 0xf9b3691a
   123e8:	ldrmi	r1, [r4], #-24	; 0xffffffe8
   123ec:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   123f0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   123f4:	svcmi	0x00f0e92d
   123f8:			; <UNDEFINED> instruction: 0xf003b085
   123fc:	blcc	53080 <g_benchSeparately@@Base+0x2404c>
   12400:	smlabteq	r0, sp, r9, lr
   12404:	vpadd.i8	d2, d0, d14
   12408:	ldm	pc, {r2, r3, r4, r5, r7, r8, pc}^	; <UNPREDICTABLE>
   1240c:	orreq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   12410:	teqeq	r7, r3, ror #2
   12414:	sbceq	r0, r8, #486539264	; 0x1d000000
   12418:	tsteq	r0, r5, asr r5
   1241c:	streq	r0, [r6], r2, lsr #15
   12420:	stmibeq	r4, {r0, r1, r2, r3, r4, r7, fp}^
   12424:	rsbseq	r0, sp, #1207959555	; 0x48000003
   12428:	adcseq	r0, r5, sl, lsl #10
   1242c:			; <UNDEFINED> instruction: 0x063b0757
   12430:	ldmdbeq	r9!, {r2, r4, r6, fp}^
   12434:	eorseq	r0, r2, #469762050	; 0x1c000002
   12438:	strhteq	r0, [sl], #-79	; 0xffffffb1
   1243c:	ldrbeq	r0, [r0, #1804]!	; 0x70c
   12440:	stmdbeq	lr!, {r0, r3, fp}
   12444:	mvneq	r0, ip, lsr r3
   12448:	andseq	r0, pc, r4, ror r4	; <UNPREDICTABLE>
   1244c:	ldrdhi	pc, [r0], -r2
   12450:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   12454:	subcc	pc, pc, lr, asr #12
   12458:			; <UNDEFINED> instruction: 0x23b2f2cc
   1245c:	sbcsvc	pc, r4, r2, asr #5
   12460:	blx	ec5ae <g_benchSeparately@@Base+0xbd57a>
   12464:			; <UNDEFINED> instruction: 0xf647f308
   12468:	blx	fea18f36 <g_benchSeparately@@Base+0xfe9e9f02>
   1246c:			; <UNDEFINED> instruction: 0xf6c98900
   12470:	blx	2cd56 <_IO_stdin_used@@Base+0x1116a>
   12474:			; <UNDEFINED> instruction: 0xf64c3301
   12478:	vaddw.s8	q9, q12, d7
   1247c:			; <UNDEFINED> instruction: 0xf64a51eb
   12480:	andcc	r6, r8, #25344	; 0x6300
   12484:	lfmcs	f7, 1, [r2], #816	; 0x330
   12488:	b	13e36f4 <g_benchSeparately@@Base+0x13b46c0>
   1248c:			; <UNDEFINED> instruction: 0xf64c76c8
   12490:			; <UNDEFINED> instruction: 0xf2c82e77
   12494:	b	11aa048 <g_benchSeparately@@Base+0x117b014>
   12498:	b	13d3e04 <g_benchSeparately@@Base+0x13a4dd0>
   1249c:	b	10ef3c8 <g_benchSeparately@@Base+0x10c0394>
   124a0:	blx	29460a <g_benchSeparately@@Base+0x2655d6>
   124a4:	blx	8f0c6 <g_benchSeparately@@Base+0x60092>
   124a8:	blx	fe9a04d2 <g_benchSeparately@@Base+0xfe97149e>
   124ac:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   124b0:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   124b4:	streq	lr, [r7], -r3, lsl #21
   124b8:	streq	lr, [r8, -r4, lsl #21]
   124bc:			; <UNDEFINED> instruction: 0x06fb06f0
   124c0:	subsne	lr, r7, r0, asr #20
   124c4:	cmpne	r6, #274432	; 0x43000
   124c8:	blx	510f8 <g_benchSeparately@@Base+0x220c4>
   124cc:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   124d0:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   124d4:	bl	423540 <g_benchSeparately@@Base+0x3f450c>
   124d8:	movwls	r0, #780	; 0x30c
   124dc:	movweq	lr, #60225	; 0xeb41
   124e0:			; <UNDEFINED> instruction: 0xf8d29301
   124e4:			; <UNDEFINED> instruction: 0xf64a8000
   124e8:			; <UNDEFINED> instruction: 0xf64e633d
   124ec:	vmla.i<illegal width 8>	d19, d12, d3[3]
   124f0:	vrsra.s64	d18, d18, #62
   124f4:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   124f8:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   124fc:	bne	fec8fe20 <g_benchSeparately@@Base+0xfec60dec>
   12500:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12504:	bvs	e10030 <g_benchSeparately@@Base+0xde0ffc>
   12508:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   1250c:	orrcs	pc, r7, ip, asr #12
   12510:	mvnpl	pc, r8, asr #5
   12514:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   12518:	vsubl.s8	<illegal reg q9.5>, d12, d8
   1251c:	ldrmi	r2, [r9], #3250	; 0xcb2
   12520:	strbvc	lr, [r8], pc, asr #20
   12524:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   12528:	cdppl	2, 14, cr15, cr11, cr8, {6}
   1252c:	ldrbeq	lr, [r9], -r6, asr #20
   12530:	bicvc	lr, r9, #323584	; 0x4f000
   12534:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   12538:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   1253c:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   12540:	strcc	pc, [r1], #-2982	; 0xfffff45a
   12544:	ldmib	sp, {r2, r6, sl, lr}^
   12548:	b	fe0f0550 <g_benchSeparately@@Base+0xfe0c151c>
   1254c:	b	fe113d70 <g_benchSeparately@@Base+0xfe0e4d3c>
   12550:	ldrbteq	r0, [r0], r8, lsl #14
   12554:	b	1014148 <g_benchSeparately@@Base+0xfe5114>
   12558:	b	10d66bc <g_benchSeparately@@Base+0x10a7688>
   1255c:	blx	2972be <g_benchSeparately@@Base+0x26828a>
   12560:	blx	90d6a <g_benchSeparately@@Base+0x61d36>
   12564:	blx	fe83b17a <g_benchSeparately@@Base+0xfe80c146>
   12568:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   1256c:	movweq	lr, #51984	; 0xcb10
   12570:	bl	1077178 <g_benchSeparately@@Base+0x1048144>
   12574:	movwls	r0, #4878	; 0x130e
   12578:	ldrdhi	pc, [r0], -r2
   1257c:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   12580:	subcc	pc, pc, lr, asr #12
   12584:			; <UNDEFINED> instruction: 0x23b2f2cc
   12588:	sbcsvc	pc, r4, r2, asr #5
   1258c:	blx	ec6da <g_benchSeparately@@Base+0xbd6a6>
   12590:			; <UNDEFINED> instruction: 0xf647f308
   12594:	blx	fea19062 <g_benchSeparately@@Base+0xfe9ea02e>
   12598:			; <UNDEFINED> instruction: 0xf6c98900
   1259c:	blx	2ce82 <_IO_stdin_used@@Base+0x11296>
   125a0:			; <UNDEFINED> instruction: 0xf64c3301
   125a4:	vaddw.s8	q9, q12, d7
   125a8:			; <UNDEFINED> instruction: 0xf64a51eb
   125ac:	andcc	r6, r8, #25344	; 0x6300
   125b0:	lfmcs	f7, 1, [r2], #816	; 0x330
   125b4:	b	13e3820 <g_benchSeparately@@Base+0x13b47ec>
   125b8:			; <UNDEFINED> instruction: 0xf64c76c8
   125bc:			; <UNDEFINED> instruction: 0xf2c82e77
   125c0:	b	11aa174 <g_benchSeparately@@Base+0x117b140>
   125c4:	b	13d3f30 <g_benchSeparately@@Base+0x13a4efc>
   125c8:	b	10ef4f4 <g_benchSeparately@@Base+0x10c04c0>
   125cc:	blx	294736 <g_benchSeparately@@Base+0x265702>
   125d0:	blx	8f1f2 <g_benchSeparately@@Base+0x601be>
   125d4:	blx	fe9a05fe <g_benchSeparately@@Base+0xfe9715ca>
   125d8:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   125dc:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   125e0:	streq	lr, [r7], -r3, lsl #21
   125e4:	streq	lr, [r8, -r4, lsl #21]
   125e8:			; <UNDEFINED> instruction: 0x06fb06f0
   125ec:	subsne	lr, r7, r0, asr #20
   125f0:	cmpne	r6, #274432	; 0x43000
   125f4:	blx	51224 <g_benchSeparately@@Base+0x221f0>
   125f8:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   125fc:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   12600:	bl	42366c <g_benchSeparately@@Base+0x3f4638>
   12604:	movwls	r0, #780	; 0x30c
   12608:	movweq	lr, #60225	; 0xeb41
   1260c:			; <UNDEFINED> instruction: 0xf8529301
   12610:			; <UNDEFINED> instruction: 0xf64c3b04
   12614:	vmlal.s8	q9, d24, d7
   12618:			; <UNDEFINED> instruction: 0xf64758eb
   1261c:			; <UNDEFINED> instruction: 0xf6c910b1
   12620:	ldmib	sp, {r0, r1, r2, r4, r5, sp, lr}^
   12624:	blx	fe8e3a2e <g_benchSeparately@@Base+0xfe8b49fa>
   12628:			; <UNDEFINED> instruction: 0xf64a8908
   1262c:			; <UNDEFINED> instruction: 0xf2cc6c3d
   12630:			; <UNDEFINED> instruction: 0xf64e2cb2
   12634:	b	fe21eb78 <g_benchSeparately@@Base+0xfe1efb44>
   12638:	vmull.p8	q8, d2, d4
   1263c:			; <UNDEFINED> instruction: 0xf64771d4
   12640:			; <UNDEFINED> instruction: 0xf6c916f9
   12644:	vmin.s8	d22, d6, d23
   12648:	vqshl.s64	d23, d17, #1
   1264c:	blx	2c3ae <_IO_stdin_used@@Base+0x107c2>
   12650:	b	13f8a64 <g_benchSeparately@@Base+0x13c9a30>
   12654:	b	fe266994 <g_benchSeparately@@Base+0xfe237960>
   12658:	b	1013274 <g_benchSeparately@@Base+0xfe4240>
   1265c:	ldrbeq	r2, [fp, #83]	; 0x53
   12660:	cmpcs	lr, #274432	; 0x43000
   12664:	stc2	11, cr15, [r0], {12}	; <UNPREDICTABLE>
   12668:	movwgt	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   1266c:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   12670:	stmibne	r3, {r0, r3, r4, sl, lr}
   12674:	bl	107727c <g_benchSeparately@@Base+0x1048248>
   12678:	movwls	r0, #4871	; 0x1307
   1267c:	blhi	906cc <g_benchSeparately@@Base+0x61698>
   12680:	sbcvc	pc, r5, r6, asr #4
   12684:	subsvs	pc, r6, r1, asr #5
   12688:	msrcc	CPSR_fsxc, #81788928	; 0x4e00000
   1268c:	bicsvc	pc, r4, #536870924	; 0x2000000c
   12690:	strcs	pc, [r7, ip, asr #12]
   12694:	strmi	pc, [r0, #-2984]	; 0xfffff458
   12698:	strbpl	pc, [fp, r8, asr #5]!	; <UNPREDICTABLE>
   1269c:	ldrtne	pc, [r1], r7, asr #12	; <UNPREDICTABLE>
   126a0:	ldrtvs	pc, [r7], -r9, asr #13	; <UNPREDICTABLE>
   126a4:	strpl	pc, [r8, #-2819]	; 0xfffff4fd
   126a8:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   126ac:	andeq	lr, r8, r4, lsl #21
   126b0:	rsbmi	r4, r9, r9, asr #12
   126b4:	b	11131cc <g_benchSeparately@@Base+0x10e4198>
   126b8:	sbceq	r5, fp, #1358954496	; 0x51000000
   126bc:	cmppl	r0, #274432	; 0x43000
   126c0:	smlatbeq	r7, r4, fp, pc	; <UNPREDICTABLE>
   126c4:			; <UNDEFINED> instruction: 0xf604fb06
   126c8:	movwvs	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
   126cc:	smlabteq	r0, sp, r9, lr
   126d0:	tstls	r1, r9, lsl r4
   126d4:	blhi	90724 <g_benchSeparately@@Base+0x616f0>
   126d8:	sbcvc	pc, r5, r6, asr #4
   126dc:	subsvs	pc, r6, r1, asr #5
   126e0:	msrcc	CPSR_fsxc, #81788928	; 0x4e00000
   126e4:	bicsvc	pc, r4, #536870924	; 0x2000000c
   126e8:	strcs	pc, [r7, ip, asr #12]
   126ec:	strmi	pc, [r0, #-2984]	; 0xfffff458
   126f0:	strbpl	pc, [fp, r8, asr #5]!	; <UNPREDICTABLE>
   126f4:	ldrtne	pc, [r1], r7, asr #12	; <UNPREDICTABLE>
   126f8:	ldrtvs	pc, [r7], -r9, asr #13	; <UNPREDICTABLE>
   126fc:	strpl	pc, [r8, #-2819]	; 0xfffff4fd
   12700:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12704:	andeq	lr, r8, r4, lsl #21
   12708:	rsbmi	r4, r9, r9, asr #12
   1270c:	b	1113224 <g_benchSeparately@@Base+0x10e41f0>
   12710:	sbceq	r5, fp, #1358954496	; 0x51000000
   12714:	cmppl	r0, #274432	; 0x43000
   12718:	smlatbeq	r7, r4, fp, pc	; <UNPREDICTABLE>
   1271c:			; <UNDEFINED> instruction: 0xf604fb06
   12720:	movwvs	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
   12724:	smlabteq	r0, sp, r9, lr
   12728:	tstls	r1, r9, lsl r4
   1272c:	vtst.8	d23, d6, d5
   12730:	vqdmlal.s<illegal width 8>	<illegal reg q11.5>, d17, d1[1]
   12734:			; <UNDEFINED> instruction: 0xf64e6356
   12738:	vabdl.s8	<illegal reg q9.5>, d2, d31
   1273c:			; <UNDEFINED> instruction: 0xf64777d4
   12740:	blx	fe956e0e <g_benchSeparately@@Base+0xfe927dda>
   12744:			; <UNDEFINED> instruction: 0xf6c93403
   12748:			; <UNDEFINED> instruction: 0xf64c6137
   1274c:	vaddl.s8	q9, d24, d7
   12750:	blx	1e6b06 <g_benchSeparately@@Base+0x1b7ad2>
   12754:	ldmib	sp, {r0, r2, sl, lr}^
   12758:	b	fe0e7f60 <g_benchSeparately@@Base+0xfe0b8f2c>
   1275c:	ldrtmi	r0, [r5], -r5, lsl #4
   12760:	sbcseq	r4, r4, #101	; 0x65
   12764:	ldrbpl	lr, [r5], #-2628	; 0xfffff5bc
   12768:	b	10d331c <g_benchSeparately@@Base+0x10a42e8>
   1276c:	blx	674be <g_benchSeparately@@Base+0x3848a>
   12770:	blx	4eb8a <g_benchSeparately@@Base+0x1fb56>
   12774:	blx	fe91738a <g_benchSeparately@@Base+0xfe8e8356>
   12778:	stmib	sp, {r9, ip}^
   1277c:	ldrmi	r1, [sl], #-512	; 0xfffffe00
   12780:	ldmib	sp, {r0, r9, ip, pc}^
   12784:			; <UNDEFINED> instruction: 0xf64a4500
   12788:	vshr.s8	d22, d29, #4
   1278c:			; <UNDEFINED> instruction: 0xf64e20b2
   12790:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d2, d3[3]
   12794:	vcge.s8	<illegal reg q11.5>, q11, q2
   12798:	b	fe130264 <g_benchSeparately@@Base+0xfe101230>
   1279c:	vmov.i32	q8, #5376	; 0x00001500
   127a0:	blx	2c102 <_IO_stdin_used@@Base+0x10516>
   127a4:	blx	10e7b6 <g_benchSeparately@@Base+0xdf782>
   127a8:			; <UNDEFINED> instruction: 0xf6470405
   127ac:	blx	fe896b9a <g_benchSeparately@@Base+0xfe867b66>
   127b0:			; <UNDEFINED> instruction: 0xf6c92303
   127b4:	strtmi	r6, [r3], #-55	; 0xffffffc9
   127b8:	cmpvc	r3, r3, lsl #21
   127bc:	b	1116514 <g_benchSeparately@@Base+0x10e74e0>
   127c0:	rsbmi	r0, r2, r3, asr #9
   127c4:	vqrdmulh.s<illegal width 8>	d15, d2, d6
   127c8:	strmi	pc, [r0, #-2978]	; 0xfffff45e
   127cc:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   127d0:	b	fe118b7c <g_benchSeparately@@Base+0xfe0e9b48>
   127d4:	andlt	r0, r5, r1
   127d8:	svchi	0x00f0e8bd
   127dc:	ldrdhi	pc, [r0], -r2
   127e0:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   127e4:	subcc	pc, pc, lr, asr #12
   127e8:			; <UNDEFINED> instruction: 0x23b2f2cc
   127ec:	sbcsvc	pc, r4, r2, asr #5
   127f0:	blx	ec93e <g_benchSeparately@@Base+0xbd90a>
   127f4:			; <UNDEFINED> instruction: 0xf647f308
   127f8:	blx	fea192c6 <g_benchSeparately@@Base+0xfe9ea292>
   127fc:			; <UNDEFINED> instruction: 0xf6c98900
   12800:	blx	2d0e6 <_IO_stdin_used@@Base+0x114fa>
   12804:			; <UNDEFINED> instruction: 0xf64c3301
   12808:	vaddw.s8	q9, q12, d7
   1280c:			; <UNDEFINED> instruction: 0xf64a51eb
   12810:	andcc	r6, r8, #25344	; 0x6300
   12814:	lfmcs	f7, 1, [r2], #816	; 0x330
   12818:	b	13e3a84 <g_benchSeparately@@Base+0x13b4a50>
   1281c:			; <UNDEFINED> instruction: 0xf64c76c8
   12820:			; <UNDEFINED> instruction: 0xf2c82e77
   12824:	b	11aa3d8 <g_benchSeparately@@Base+0x117b3a4>
   12828:	b	13d4194 <g_benchSeparately@@Base+0x13a5160>
   1282c:	b	10ef758 <g_benchSeparately@@Base+0x10c0724>
   12830:	blx	29499a <g_benchSeparately@@Base+0x265966>
   12834:	blx	8f456 <g_benchSeparately@@Base+0x60422>
   12838:	blx	fe9a0862 <g_benchSeparately@@Base+0xfe97182e>
   1283c:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   12840:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12844:	streq	lr, [r7], -r3, lsl #21
   12848:	streq	lr, [r8, -r4, lsl #21]
   1284c:			; <UNDEFINED> instruction: 0x06fb06f0
   12850:	subsne	lr, r7, r0, asr #20
   12854:	cmpne	r6, #274432	; 0x43000
   12858:	blx	51488 <g_benchSeparately@@Base+0x22454>
   1285c:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   12860:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   12864:	bl	4238d0 <g_benchSeparately@@Base+0x3f489c>
   12868:	movwls	r0, #780	; 0x30c
   1286c:	movweq	lr, #60225	; 0xeb41
   12870:			; <UNDEFINED> instruction: 0xf8d29301
   12874:			; <UNDEFINED> instruction: 0xf64a8000
   12878:			; <UNDEFINED> instruction: 0xf64e633d
   1287c:	vmla.i<illegal width 8>	d19, d12, d3[3]
   12880:	vrsra.s64	d18, d18, #62
   12884:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   12888:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   1288c:	bne	fec901b0 <g_benchSeparately@@Base+0xfec6117c>
   12890:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12894:	bvs	e103c0 <g_benchSeparately@@Base+0xde138c>
   12898:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   1289c:	orrcs	pc, r7, ip, asr #12
   128a0:	mvnpl	pc, r8, asr #5
   128a4:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   128a8:	vsubl.s8	<illegal reg q9.5>, d12, d8
   128ac:	ldrmi	r2, [r9], #3250	; 0xcb2
   128b0:	strbvc	lr, [r8], pc, asr #20
   128b4:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   128b8:	cdppl	2, 14, cr15, cr11, cr8, {6}
   128bc:	ldrbeq	lr, [r9], -r6, asr #20
   128c0:	bicvc	lr, r9, #323584	; 0x4f000
   128c4:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   128c8:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   128cc:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   128d0:	strcc	pc, [r1], #-2982	; 0xfffff45a
   128d4:	ldmib	sp, {r2, r6, sl, lr}^
   128d8:	b	fe0f08e0 <g_benchSeparately@@Base+0xfe0c18ac>
   128dc:	b	fe114100 <g_benchSeparately@@Base+0xfe0e50cc>
   128e0:	ldrbteq	r0, [r0], r8, lsl #14
   128e4:	b	10144d8 <g_benchSeparately@@Base+0xfe54a4>
   128e8:	b	10d6a4c <g_benchSeparately@@Base+0x10a7a18>
   128ec:	blx	29764e <g_benchSeparately@@Base+0x26861a>
   128f0:	blx	910fa <g_benchSeparately@@Base+0x620c6>
   128f4:	blx	fe83b50a <g_benchSeparately@@Base+0xfe80c4d6>
   128f8:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   128fc:	movweq	lr, #51984	; 0xcb10
   12900:	bl	1077508 <g_benchSeparately@@Base+0x10484d4>
   12904:	movwls	r0, #4878	; 0x130e
   12908:	ldrdhi	pc, [r0], -r2
   1290c:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   12910:	subcc	pc, pc, lr, asr #12
   12914:			; <UNDEFINED> instruction: 0x23b2f2cc
   12918:	sbcsvc	pc, r4, r2, asr #5
   1291c:	blx	eca6a <g_benchSeparately@@Base+0xbda36>
   12920:			; <UNDEFINED> instruction: 0xf647f308
   12924:	blx	fea193f2 <g_benchSeparately@@Base+0xfe9ea3be>
   12928:			; <UNDEFINED> instruction: 0xf6c98900
   1292c:	blx	2d212 <_IO_stdin_used@@Base+0x11626>
   12930:			; <UNDEFINED> instruction: 0xf64c3301
   12934:	vaddw.s8	q9, q12, d7
   12938:			; <UNDEFINED> instruction: 0xf64a51eb
   1293c:	andcc	r6, r8, #25344	; 0x6300
   12940:	lfmcs	f7, 1, [r2], #816	; 0x330
   12944:	b	13e3bb0 <g_benchSeparately@@Base+0x13b4b7c>
   12948:			; <UNDEFINED> instruction: 0xf64c76c8
   1294c:			; <UNDEFINED> instruction: 0xf2c82e77
   12950:	b	11aa504 <g_benchSeparately@@Base+0x117b4d0>
   12954:	b	13d42c0 <g_benchSeparately@@Base+0x13a528c>
   12958:	b	10ef884 <g_benchSeparately@@Base+0x10c0850>
   1295c:	blx	294ac6 <g_benchSeparately@@Base+0x265a92>
   12960:	blx	8f582 <g_benchSeparately@@Base+0x6054e>
   12964:	blx	fe9a098e <g_benchSeparately@@Base+0xfe97195a>
   12968:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   1296c:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12970:	streq	lr, [r7], -r3, lsl #21
   12974:	streq	lr, [r8, -r4, lsl #21]
   12978:			; <UNDEFINED> instruction: 0x06fb06f0
   1297c:	subsne	lr, r7, r0, asr #20
   12980:	cmpne	r6, #274432	; 0x43000
   12984:	blx	515b4 <g_benchSeparately@@Base+0x22580>
   12988:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   1298c:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   12990:	bl	4239fc <g_benchSeparately@@Base+0x3f49c8>
   12994:	movwls	r0, #780	; 0x30c
   12998:	movweq	lr, #60225	; 0xeb41
   1299c:	ldmdavs	r3, {r0, r8, r9, ip, pc}
   129a0:	stccs	6, cr15, [r7], {76}	; 0x4c
   129a4:	sfmpl	f7, 3, [fp], #800	; 0x320
   129a8:	ldrne	pc, [r1, r7, asr #12]!
   129ac:	ldrvs	pc, [r7, -r9, asr #13]!
   129b0:	blx	fe8f0dfe <g_benchSeparately@@Base+0xfe8c1dca>
   129b4:	vmla.i8	d24, d6, d12
   129b8:	vmla.i<illegal width 8>	d23, d17, d1[1]
   129bc:			; <UNDEFINED> instruction: 0xf64a6056
   129c0:			; <UNDEFINED> instruction: 0xf2cc6e3d
   129c4:			; <UNDEFINED> instruction: 0xf64e2eb2
   129c8:	vmlsl.s<illegal width 8>	<illegal reg q9.5>, d2, d3[3]
   129cc:			; <UNDEFINED> instruction: 0xf64e76d4
   129d0:	vqdmlsl.s<illegal width 8>	<illegal reg q9.5>, d2, d31
   129d4:	blx	1f192e <g_benchSeparately@@Base+0x1c28fa>
   129d8:	blls	38dec <g_benchSeparately@@Base+0x9db8>
   129dc:	streq	lr, [r3], #-2696	; 0xfffff578
   129e0:	strmi	r9, [r8], r1, lsl #22
   129e4:	movweq	lr, #14985	; 0x3a89
   129e8:	blx	fe85417a <g_benchSeparately@@Base+0xfe825146>
   129ec:	b	1092df4 <g_benchSeparately@@Base+0x1063dc0>
   129f0:	ldrbeq	r2, [fp, #595]	; 0x253
   129f4:	ldrbcs	lr, [r4], #-2627	; 0xfffff5bd
   129f8:	vqrdmulh.s<illegal width 8>	d15, d2, d14
   129fc:	strcc	pc, [r4], #-2822	; 0xfffff4fa
   12a00:	movwcs	pc, #27554	; 0x6ba2	; <UNPREDICTABLE>
   12a04:	tstne	r8, fp, lsl #22	; <UNPREDICTABLE>
   12a08:			; <UNDEFINED> instruction: 0xf6474423
   12a0c:			; <UNDEFINED> instruction: 0xf6c914f9
   12a10:	ldmdbne	r5, {r0, r1, r2, r4, r5, sl, sp, lr}
   12a14:	ldmvc	r1!, {r1, r2, r6, r9, ip, sp, lr, pc}
   12a18:	ldmdavs	r6, {r0, r6, r7, r9, ip, sp, lr, pc}^
   12a1c:	ldrtvc	pc, [r1], #582	; 0x246	; <UNPREDICTABLE>
   12a20:	andeq	lr, r8, #68608	; 0x10c00
   12a24:	movweq	lr, #23168	; 0x5a80
   12a28:	vmla.i<illegal width 8>	d20, d1, d2[2]
   12a2c:	sbcseq	r6, sp, #1442840576	; 0x56000000
   12a30:	rscsne	pc, r9, r7, asr #12
   12a34:	b	1153580 <g_benchSeparately@@Base+0x112454c>
   12a38:	b	1067388 <g_benchSeparately@@Base+0x1038354>
   12a3c:			; <UNDEFINED> instruction: 0xf6c95153
   12a40:	blx	1eab26 <g_benchSeparately@@Base+0x1bbaf2>
   12a44:	blx	fe8d0656 <g_benchSeparately@@Base+0xfe8a1622>
   12a48:	blx	31b682 <g_benchSeparately@@Base+0x2ec64e>
   12a4c:	ldrmi	r7, [ip], #3073	; 0xc01
   12a50:	subseq	lr, ip, #532480	; 0x82000
   12a54:	vseleq.f64	d15, d2, d14
   12a58:			; <UNDEFINED> instruction: 0xec0cfb06
   12a5c:	strvs	pc, [r6, -r2, lsr #23]
   12a60:	b	fe1e3c04 <g_benchSeparately@@Base+0xfe1b4bd0>
   12a64:	svceq	0x00737157
   12a68:	biceq	lr, r7, #274432	; 0x43000
   12a6c:	blx	122bee <g_benchSeparately@@Base+0xf3bba>
   12a70:	blx	4f692 <g_benchSeparately@@Base+0x2065e>
   12a74:	blx	fe99f682 <g_benchSeparately@@Base+0xfe97064e>
   12a78:	stmiane	r9!, {r8, sl, lr}^
   12a7c:	andeq	lr, r1, r4, lsl #21
   12a80:	pop	{r0, r2, ip, sp, pc}
   12a84:			; <UNDEFINED> instruction: 0xf8d28ff0
   12a88:			; <UNDEFINED> instruction: 0xf64a8000
   12a8c:			; <UNDEFINED> instruction: 0xf64e633d
   12a90:	vmla.i<illegal width 8>	d19, d12, d3[3]
   12a94:	vrsra.s64	d18, d18, #62
   12a98:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   12a9c:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   12aa0:	bne	fec903c4 <g_benchSeparately@@Base+0xfec61390>
   12aa4:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12aa8:	bvs	e105d4 <g_benchSeparately@@Base+0xde15a0>
   12aac:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   12ab0:	orrcs	pc, r7, ip, asr #12
   12ab4:	mvnpl	pc, r8, asr #5
   12ab8:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   12abc:	vsubl.s8	<illegal reg q9.5>, d12, d8
   12ac0:	ldrmi	r2, [r9], #3250	; 0xcb2
   12ac4:	strbvc	lr, [r8], pc, asr #20
   12ac8:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   12acc:	cdppl	2, 14, cr15, cr11, cr8, {6}
   12ad0:	ldrbeq	lr, [r9], -r6, asr #20
   12ad4:	bicvc	lr, r9, #323584	; 0x4f000
   12ad8:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   12adc:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   12ae0:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   12ae4:	strcc	pc, [r1], #-2982	; 0xfffff45a
   12ae8:	ldmib	sp, {r2, r6, sl, lr}^
   12aec:	b	fe0f0af4 <g_benchSeparately@@Base+0xfe0c1ac0>
   12af0:	b	fe114314 <g_benchSeparately@@Base+0xfe0e52e0>
   12af4:	ldrbteq	r0, [r0], r8, lsl #14
   12af8:	b	10146ec <g_benchSeparately@@Base+0xfe56b8>
   12afc:	b	10d6c60 <g_benchSeparately@@Base+0x10a7c2c>
   12b00:	blx	297862 <g_benchSeparately@@Base+0x26882e>
   12b04:	blx	9130e <g_benchSeparately@@Base+0x622da>
   12b08:	blx	fe83b71e <g_benchSeparately@@Base+0xfe80c6ea>
   12b0c:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   12b10:	movweq	lr, #51984	; 0xcb10
   12b14:	bl	107771c <g_benchSeparately@@Base+0x10486e8>
   12b18:	movwls	r0, #4878	; 0x130e
   12b1c:	ldrdhi	pc, [r0], -r2
   12b20:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   12b24:	subcc	pc, pc, lr, asr #12
   12b28:			; <UNDEFINED> instruction: 0x23b2f2cc
   12b2c:	sbcsvc	pc, r4, r2, asr #5
   12b30:	blx	ecc7e <g_benchSeparately@@Base+0xbdc4a>
   12b34:			; <UNDEFINED> instruction: 0xf647f308
   12b38:	blx	fea19606 <g_benchSeparately@@Base+0xfe9ea5d2>
   12b3c:			; <UNDEFINED> instruction: 0xf6c98900
   12b40:	blx	2d426 <_IO_stdin_used@@Base+0x1183a>
   12b44:			; <UNDEFINED> instruction: 0xf64c3301
   12b48:	vaddw.s8	q9, q12, d7
   12b4c:			; <UNDEFINED> instruction: 0xf64a51eb
   12b50:	andcc	r6, r8, #25344	; 0x6300
   12b54:	lfmcs	f7, 1, [r2], #816	; 0x330
   12b58:	b	13e3dc4 <g_benchSeparately@@Base+0x13b4d90>
   12b5c:			; <UNDEFINED> instruction: 0xf64c76c8
   12b60:			; <UNDEFINED> instruction: 0xf2c82e77
   12b64:	b	11aa718 <g_benchSeparately@@Base+0x117b6e4>
   12b68:	b	13d44d4 <g_benchSeparately@@Base+0x13a54a0>
   12b6c:	b	10efa98 <g_benchSeparately@@Base+0x10c0a64>
   12b70:	blx	294cda <g_benchSeparately@@Base+0x265ca6>
   12b74:	blx	8f796 <g_benchSeparately@@Base+0x60762>
   12b78:	blx	fe9a0ba2 <g_benchSeparately@@Base+0xfe971b6e>
   12b7c:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   12b80:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12b84:	streq	lr, [r7], -r3, lsl #21
   12b88:	streq	lr, [r8, -r4, lsl #21]
   12b8c:			; <UNDEFINED> instruction: 0x06fb06f0
   12b90:	subsne	lr, r7, r0, asr #20
   12b94:	cmpne	r6, #274432	; 0x43000
   12b98:	blx	517c8 <g_benchSeparately@@Base+0x22794>
   12b9c:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   12ba0:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   12ba4:	bl	423c10 <g_benchSeparately@@Base+0x3f4bdc>
   12ba8:	movwls	r0, #780	; 0x30c
   12bac:	movweq	lr, #60225	; 0xeb41
   12bb0:			; <UNDEFINED> instruction: 0xf8d29301
   12bb4:			; <UNDEFINED> instruction: 0xf64a8000
   12bb8:			; <UNDEFINED> instruction: 0xf64e633d
   12bbc:	vmla.i<illegal width 8>	d19, d12, d3[3]
   12bc0:	vrsra.s64	d18, d18, #62
   12bc4:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   12bc8:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   12bcc:	bne	fec904f0 <g_benchSeparately@@Base+0xfec614bc>
   12bd0:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12bd4:	bvs	e10700 <g_benchSeparately@@Base+0xde16cc>
   12bd8:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   12bdc:	orrcs	pc, r7, ip, asr #12
   12be0:	mvnpl	pc, r8, asr #5
   12be4:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   12be8:	vsubl.s8	<illegal reg q9.5>, d12, d8
   12bec:	ldrmi	r2, [r9], #3250	; 0xcb2
   12bf0:	strbvc	lr, [r8], pc, asr #20
   12bf4:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   12bf8:	cdppl	2, 14, cr15, cr11, cr8, {6}
   12bfc:	ldrbeq	lr, [r9], -r6, asr #20
   12c00:	bicvc	lr, r9, #323584	; 0x4f000
   12c04:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   12c08:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   12c0c:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   12c10:	strcc	pc, [r1], #-2982	; 0xfffff45a
   12c14:	ldmib	sp, {r2, r6, sl, lr}^
   12c18:	b	fe0f0c20 <g_benchSeparately@@Base+0xfe0c1bec>
   12c1c:	b	fe114440 <g_benchSeparately@@Base+0xfe0e540c>
   12c20:	ldrbteq	r0, [r0], r8, lsl #14
   12c24:	b	1014818 <g_benchSeparately@@Base+0xfe57e4>
   12c28:	b	10d6d8c <g_benchSeparately@@Base+0x10a7d58>
   12c2c:	blx	29798e <g_benchSeparately@@Base+0x26895a>
   12c30:	blx	9143a <g_benchSeparately@@Base+0x62406>
   12c34:	blx	fe83b84a <g_benchSeparately@@Base+0xfe80c816>
   12c38:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   12c3c:	movweq	lr, #51984	; 0xcb10
   12c40:	bl	1077848 <g_benchSeparately@@Base+0x1048814>
   12c44:	movwls	r0, #4878	; 0x130e
   12c48:			; <UNDEFINED> instruction: 0xf64c6816
   12c4c:	vaddl.s8	q9, d24, d7
   12c50:			; <UNDEFINED> instruction: 0xf64750eb
   12c54:			; <UNDEFINED> instruction: 0xf6c91cb1
   12c58:	ldmib	sp, {r0, r1, r2, r4, r5, sl, fp, sp, lr}^
   12c5c:	blx	fe9b5066 <g_benchSeparately@@Base+0xfe986032>
   12c60:	strbmi	r0, [ip], -r0, lsl #2
   12c64:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   12c68:			; <UNDEFINED> instruction: 0x23b2f2cc
   12c6c:	strbcc	pc, [pc, -lr, asr #12]	; <UNPREDICTABLE>
   12c70:	ldrbvc	pc, [r4, r2, asr #5]	; <UNPREDICTABLE>
   12c74:	rscsne	pc, r9, #74448896	; 0x4700000
   12c78:	eorsvs	pc, r7, #210763776	; 0xc900000
   12c7c:	ldrvc	pc, [r1, #582]!	; 0x246
   12c80:	ldrbvs	pc, [r6, #-705]	; 0xfffffd3f	; <UNPREDICTABLE>
   12c84:	tstne	r6, ip, lsl #22	; <UNPREDICTABLE>
   12c88:			; <UNDEFINED> instruction: 0x0c08ea80
   12c8c:	ldrtvc	pc, [r1], r6, asr #4	; <UNPREDICTABLE>
   12c90:	ldrbvs	pc, [r6], -r1, asr #5	; <UNPREDICTABLE>
   12c94:	sbcpl	lr, ip, pc, asr #20
   12c98:	strbeq	r4, [ip, #97]	; 0x61
   12c9c:	subscs	lr, r1, r0, asr #20
   12ca0:	ldrbcs	lr, [ip], #-2628	; 0xfffff5bc
   12ca4:			; <UNDEFINED> instruction: 0xf100fb03
   12ca8:	strne	pc, [r4], #-2823	; 0xfffff4f9
   12cac:	smlatbeq	r7, r0, fp, pc	; <UNPREDICTABLE>
   12cb0:	strtmi	r1, [r1], #-2178	; 0xfffff77e
   12cb4:	streq	lr, [r6], #-2881	; 0xfffff4bf
   12cb8:	ldrbtne	pc, [r9], r7, asr #12	; <UNPREDICTABLE>
   12cbc:	ldrtvs	pc, [r7], -r9, asr #13	; <UNPREDICTABLE>
   12cc0:	subseq	lr, r4, #532480	; 0x82000
   12cc4:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   12cc8:	strcc	pc, [r4], #-2823	; 0xfffff4f9
   12ccc:	movwcs	pc, #31650	; 0x7ba2	; <UNPREDICTABLE>
   12cd0:	b	fe0e3d64 <g_benchSeparately@@Base+0xfe0b4d30>
   12cd4:	svceq	0x00507153
   12cd8:	sbceq	lr, r3, r0, asr #20
   12cdc:	blx	162e26 <g_benchSeparately@@Base+0x133df2>
   12ce0:	blx	1cf8ea <g_benchSeparately@@Base+0x1a08b6>
   12ce4:	blx	fe81f8f2 <g_benchSeparately@@Base+0xfe7f08be>
   12ce8:	stmiane	r9!, {r1, r2, r8, sl, lr}^
   12cec:	andeq	lr, r1, r4, lsl #21
   12cf0:	pop	{r0, r2, ip, sp, pc}
   12cf4:			; <UNDEFINED> instruction: 0xf8d28ff0
   12cf8:			; <UNDEFINED> instruction: 0xf64a8000
   12cfc:			; <UNDEFINED> instruction: 0xf64e633d
   12d00:	vmla.i<illegal width 8>	d19, d12, d3[3]
   12d04:	vrsra.s64	d18, d18, #62
   12d08:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   12d0c:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   12d10:	bne	fec90634 <g_benchSeparately@@Base+0xfec61600>
   12d14:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12d18:	bvs	e10844 <g_benchSeparately@@Base+0xde1810>
   12d1c:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   12d20:	orrcs	pc, r7, ip, asr #12
   12d24:	mvnpl	pc, r8, asr #5
   12d28:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   12d2c:	vsubl.s8	<illegal reg q9.5>, d12, d8
   12d30:	ldrmi	r2, [r9], #3250	; 0xcb2
   12d34:	strbvc	lr, [r8], pc, asr #20
   12d38:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   12d3c:	cdppl	2, 14, cr15, cr11, cr8, {6}
   12d40:	ldrbeq	lr, [r9], -r6, asr #20
   12d44:	bicvc	lr, r9, #323584	; 0x4f000
   12d48:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   12d4c:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   12d50:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   12d54:	strcc	pc, [r1], #-2982	; 0xfffff45a
   12d58:	ldmib	sp, {r2, r6, sl, lr}^
   12d5c:	b	fe0f0d64 <g_benchSeparately@@Base+0xfe0c1d30>
   12d60:	b	fe114584 <g_benchSeparately@@Base+0xfe0e5550>
   12d64:	ldrbteq	r0, [r0], r8, lsl #14
   12d68:	b	101495c <g_benchSeparately@@Base+0xfe5928>
   12d6c:	b	10d6ed0 <g_benchSeparately@@Base+0x10a7e9c>
   12d70:	blx	297ad2 <g_benchSeparately@@Base+0x268a9e>
   12d74:	blx	9157e <g_benchSeparately@@Base+0x6254a>
   12d78:	blx	fe83b98e <g_benchSeparately@@Base+0xfe80c95a>
   12d7c:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   12d80:	movweq	lr, #51984	; 0xcb10
   12d84:	bl	107798c <g_benchSeparately@@Base+0x1048958>
   12d88:	movwls	r0, #4878	; 0x130e
   12d8c:	ldrdhi	pc, [r0], -r2
   12d90:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   12d94:	subcc	pc, pc, lr, asr #12
   12d98:			; <UNDEFINED> instruction: 0x23b2f2cc
   12d9c:	sbcsvc	pc, r4, r2, asr #5
   12da0:	blx	eceee <g_benchSeparately@@Base+0xbdeba>
   12da4:			; <UNDEFINED> instruction: 0xf647f308
   12da8:	blx	fea19876 <g_benchSeparately@@Base+0xfe9ea842>
   12dac:			; <UNDEFINED> instruction: 0xf6c98900
   12db0:	blx	2d696 <_IO_stdin_used@@Base+0x11aaa>
   12db4:			; <UNDEFINED> instruction: 0xf64c3301
   12db8:	vaddw.s8	q9, q12, d7
   12dbc:			; <UNDEFINED> instruction: 0xf64a51eb
   12dc0:	andcc	r6, r8, #25344	; 0x6300
   12dc4:	lfmcs	f7, 1, [r2], #816	; 0x330
   12dc8:	b	13e4034 <g_benchSeparately@@Base+0x13b5000>
   12dcc:			; <UNDEFINED> instruction: 0xf64c76c8
   12dd0:			; <UNDEFINED> instruction: 0xf2c82e77
   12dd4:	b	11aa988 <g_benchSeparately@@Base+0x117b954>
   12dd8:	b	13d4744 <g_benchSeparately@@Base+0x13a5710>
   12ddc:	b	10efd08 <g_benchSeparately@@Base+0x10c0cd4>
   12de0:	blx	294f4a <g_benchSeparately@@Base+0x265f16>
   12de4:	blx	8fa06 <g_benchSeparately@@Base+0x609d2>
   12de8:	blx	fe9a0e12 <g_benchSeparately@@Base+0xfe971dde>
   12dec:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   12df0:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   12df4:	streq	lr, [r7], -r3, lsl #21
   12df8:	streq	lr, [r8, -r4, lsl #21]
   12dfc:			; <UNDEFINED> instruction: 0x06fb06f0
   12e00:	subsne	lr, r7, r0, asr #20
   12e04:	cmpne	r6, #274432	; 0x43000
   12e08:	blx	51a38 <g_benchSeparately@@Base+0x22a04>
   12e0c:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   12e10:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   12e14:	bl	423e80 <g_benchSeparately@@Base+0x3f4e4c>
   12e18:	movwls	r0, #780	; 0x30c
   12e1c:	movweq	lr, #60225	; 0xeb41
   12e20:			; <UNDEFINED> instruction: 0xf8d29301
   12e24:			; <UNDEFINED> instruction: 0xf64a8000
   12e28:			; <UNDEFINED> instruction: 0xf64e633d
   12e2c:	vmla.i<illegal width 8>	d19, d12, d3[3]
   12e30:	vrsra.s64	d18, d18, #62
   12e34:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   12e38:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   12e3c:	bne	fec90760 <g_benchSeparately@@Base+0xfec6172c>
   12e40:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12e44:	bvs	e10970 <g_benchSeparately@@Base+0xde193c>
   12e48:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   12e4c:	orrcs	pc, r7, ip, asr #12
   12e50:	mvnpl	pc, r8, asr #5
   12e54:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   12e58:	vsubl.s8	<illegal reg q9.5>, d12, d8
   12e5c:	ldrmi	r2, [r9], #3250	; 0xcb2
   12e60:	strbvc	lr, [r8], pc, asr #20
   12e64:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   12e68:	cdppl	2, 14, cr15, cr11, cr8, {6}
   12e6c:	ldrbeq	lr, [r9], -r6, asr #20
   12e70:	bicvc	lr, r9, #323584	; 0x4f000
   12e74:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   12e78:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   12e7c:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   12e80:	strcc	pc, [r1], #-2982	; 0xfffff45a
   12e84:	ldmib	sp, {r2, r6, sl, lr}^
   12e88:	b	fe0f0e90 <g_benchSeparately@@Base+0xfe0c1e5c>
   12e8c:	b	fe1146b0 <g_benchSeparately@@Base+0xfe0e567c>
   12e90:	ldrbteq	r0, [r0], r8, lsl #14
   12e94:	b	1014a88 <g_benchSeparately@@Base+0xfe5a54>
   12e98:	b	10d6ffc <g_benchSeparately@@Base+0x10a7fc8>
   12e9c:	blx	297bfe <g_benchSeparately@@Base+0x268bca>
   12ea0:	blx	916aa <g_benchSeparately@@Base+0x62676>
   12ea4:	blx	fe83baba <g_benchSeparately@@Base+0xfe80ca86>
   12ea8:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   12eac:	movweq	lr, #51984	; 0xcb10
   12eb0:	bl	1077ab8 <g_benchSeparately@@Base+0x1048a84>
   12eb4:	movwls	r0, #4878	; 0x130e
   12eb8:	ldrdls	pc, [r0], -r2
   12ebc:	strcs	pc, [r7], ip, asr #12
   12ec0:	strbtpl	pc, [fp], r8, asr #5	; <UNPREDICTABLE>
   12ec4:			; <UNDEFINED> instruction: 0xf6477914
   12ec8:			; <UNDEFINED> instruction: 0xf6c913b1
   12ecc:	blx	fea6bbb2 <g_benchSeparately@@Base+0xfea3cb7e>
   12ed0:	strcs	r0, [r0, #-262]	; 0xfffffefa
   12ed4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   12ed8:	stmiavc	r5, {r1, r2, r6, r9, ip, sp, lr, pc}^
   12edc:	vmull.s8	<illegal reg q12.5>, d1, d0
   12ee0:			; <UNDEFINED> instruction: 0xf64a6856
   12ee4:			; <UNDEFINED> instruction: 0xf2cc6c3d
   12ee8:	b	fe01e1b8 <g_benchSeparately@@Base+0xfdfef184>
   12eec:			; <UNDEFINED> instruction: 0x9c010b04
   12ef0:	tstne	r9, r3, lsl #22	; <UNPREDICTABLE>
   12ef4:	sbcpl	lr, fp, pc, asr #20
   12ef8:	strbcc	pc, [pc, -lr, asr #12]	; <UNPREDICTABLE>
   12efc:	ldrbvc	pc, [r4, r2, asr #5]	; <UNPREDICTABLE>
   12f00:	cfmadda32cc	mvax2, mvax15, mvfx15, mvfx14
   12f04:	cdpvc	2, 13, cr15, cr4, cr2, {6}
   12f08:	ldmib	sp, {r0, r5, r6, lr}^
   12f0c:	b	102431c <g_benchSeparately@@Base+0xff52e8>
   12f10:	strbeq	r2, [r9, #81]	; 0x51
   12f14:	bls	251dac <g_benchSeparately@@Base+0x222d78>
   12f18:	blcs	170d824 <g_benchSeparately@@Base+0x16de7f0>
   12f1c:			; <UNDEFINED> instruction: 0xf100fb0c
   12f20:	blne	311b44 <g_benchSeparately@@Base+0x2e2b10>
   12f24:	bls	4d660 <g_benchSeparately@@Base+0x1e62c>
   12f28:	smlatbeq	r7, r0, fp, pc	; <UNPREDICTABLE>
   12f2c:			; <UNDEFINED> instruction: 0xf8929d01
   12f30:			; <UNDEFINED> instruction: 0xf647a005
   12f34:			; <UNDEFINED> instruction: 0xf6c912f9
   12f38:	ldrbmi	r6, [r9], #-567	; 0xfffffdc9
   12f3c:	stmdbeq	r2, {r4, r8, r9, fp, sp, lr, pc}
   12f40:	adcsvc	pc, r1, #1610612740	; 0x60000004
   12f44:	strpl	pc, [r4], #-2830	; 0xfffff4f2
   12f48:	subsvs	pc, r6, #268435468	; 0x1000000c
   12f4c:	tsteq	r1, r2, asr #22
   12f50:	b	fe0b9758 <g_benchSeparately@@Base+0xfe08a724>
   12f54:	rsbmi	r0, r1, r9, lsl #4
   12f58:	stmdbhi	r8, {r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   12f5c:	sbceq	r0, sp, #208, 4
   12f60:	subspl	lr, r1, r0, asr #20
   12f64:	subspl	lr, r2, #282624	; 0x45000
   12f68:	ldrtvc	pc, [r1], #582	; 0x246	; <UNPREDICTABLE>
   12f6c:			; <UNDEFINED> instruction: 0xf100fb03
   12f70:	ldrbne	pc, [r9, #1607]!	; 0x647	; <UNPREDICTABLE>
   12f74:	andne	pc, r2, #6144	; 0x1800
   12f78:	ldrbvs	pc, [r6], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   12f7c:	smlatbeq	r6, r0, fp, pc	; <UNPREDICTABLE>
   12f80:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
   12f84:	stmdbls	sl, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   12f88:	smlabteq	r0, sp, r9, lr
   12f8c:	tstls	r1, r1, lsl r4
   12f90:	blge	4d70c <g_benchSeparately@@Base+0x1e6d8>
   12f94:	andeq	lr, sl, r8, lsl #21
   12f98:	vmlaeq.f32	s28, s23, s18
   12f9c:	b	13d3aac <g_benchSeparately@@Base+0x13a4a78>
   12fa0:	b	109b6e0 <g_benchSeparately@@Base+0x106c6ac>
   12fa4:	b	1067924 <g_benchSeparately@@Base+0x10388f0>
   12fa8:	blx	e74f2 <g_benchSeparately@@Base+0xb84be>
   12fac:	blx	fe8cefbe <g_benchSeparately@@Base+0xfe89ff8a>
   12fb0:	blx	19bbd2 <g_benchSeparately@@Base+0x16cb9e>
   12fb4:	ldrmi	r0, [lr], #-1537	; 0xfffff9ff
   12fb8:	subseq	lr, r6, #532480	; 0x82000
   12fbc:	stc2	11, cr15, [r2], {12}	; <UNPREDICTABLE>
   12fc0:	strgt	pc, [r6], -r7, lsl #22
   12fc4:	movwcs	pc, #31650	; 0x7ba2	; <UNPREDICTABLE>
   12fc8:	svceq	0x00504433
   12fcc:	cmpvc	r3, r3, lsl #21
   12fd0:	sbceq	lr, r3, r0, asr #20
   12fd4:	blx	12311e <g_benchSeparately@@Base+0xf40ea>
   12fd8:	blx	fe84ffe2 <g_benchSeparately@@Base+0xfe820fae>
   12fdc:	blx	15bbfa <g_benchSeparately@@Base+0x12cbc6>
   12fe0:	ldmdbne	r9, {r0, sl, lr}
   12fe4:	andeq	lr, r1, r2, lsl #21
   12fe8:	pop	{r0, r2, ip, sp, pc}
   12fec:			; <UNDEFINED> instruction: 0xf8d28ff0
   12ff0:			; <UNDEFINED> instruction: 0xf64a8000
   12ff4:			; <UNDEFINED> instruction: 0xf64e633d
   12ff8:	vmla.i<illegal width 8>	d19, d12, d3[3]
   12ffc:	vrsra.s64	d18, d18, #62
   13000:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   13004:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   13008:	bne	fec9092c <g_benchSeparately@@Base+0xfec618f8>
   1300c:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   13010:	bvs	e10b3c <g_benchSeparately@@Base+0xde1b08>
   13014:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   13018:	orrcs	pc, r7, ip, asr #12
   1301c:	mvnpl	pc, r8, asr #5
   13020:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   13024:	vsubl.s8	<illegal reg q9.5>, d12, d8
   13028:	ldrmi	r2, [r9], #3250	; 0xcb2
   1302c:	strbvc	lr, [r8], pc, asr #20
   13030:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   13034:	cdppl	2, 14, cr15, cr11, cr8, {6}
   13038:	ldrbeq	lr, [r9], -r6, asr #20
   1303c:	bicvc	lr, r9, #323584	; 0x4f000
   13040:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   13044:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   13048:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   1304c:	strcc	pc, [r1], #-2982	; 0xfffff45a
   13050:	ldmib	sp, {r2, r6, sl, lr}^
   13054:	b	fe0f105c <g_benchSeparately@@Base+0xfe0c2028>
   13058:	b	fe11487c <g_benchSeparately@@Base+0xfe0e5848>
   1305c:	ldrbteq	r0, [r0], r8, lsl #14
   13060:	b	1014c54 <g_benchSeparately@@Base+0xfe5c20>
   13064:	b	10d71c8 <g_benchSeparately@@Base+0x10a8194>
   13068:	blx	297dca <g_benchSeparately@@Base+0x268d96>
   1306c:	blx	91876 <g_benchSeparately@@Base+0x62842>
   13070:	blx	fe83bc86 <g_benchSeparately@@Base+0xfe80cc52>
   13074:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   13078:	movweq	lr, #51984	; 0xcb10
   1307c:	bl	1077c84 <g_benchSeparately@@Base+0x1048c50>
   13080:	movwls	r0, #4878	; 0x130e
   13084:	ldrdhi	pc, [r0], -r2
   13088:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   1308c:	subcc	pc, pc, lr, asr #12
   13090:			; <UNDEFINED> instruction: 0x23b2f2cc
   13094:	sbcsvc	pc, r4, r2, asr #5
   13098:	blx	ed1e6 <g_benchSeparately@@Base+0xbe1b2>
   1309c:			; <UNDEFINED> instruction: 0xf647f308
   130a0:	blx	fea19b6e <g_benchSeparately@@Base+0xfe9eab3a>
   130a4:			; <UNDEFINED> instruction: 0xf6c98900
   130a8:	blx	2d98e <_IO_stdin_used@@Base+0x11da2>
   130ac:			; <UNDEFINED> instruction: 0xf64c3301
   130b0:	vaddw.s8	q9, q12, d7
   130b4:			; <UNDEFINED> instruction: 0xf64a51eb
   130b8:	andcc	r6, r8, #25344	; 0x6300
   130bc:	lfmcs	f7, 1, [r2], #816	; 0x330
   130c0:	b	13e432c <g_benchSeparately@@Base+0x13b52f8>
   130c4:			; <UNDEFINED> instruction: 0xf64c76c8
   130c8:			; <UNDEFINED> instruction: 0xf2c82e77
   130cc:	b	11aac80 <g_benchSeparately@@Base+0x117bc4c>
   130d0:	b	13d4a3c <g_benchSeparately@@Base+0x13a5a08>
   130d4:	b	10f0000 <g_benchSeparately@@Base+0x10c0fcc>
   130d8:	blx	295242 <g_benchSeparately@@Base+0x26620e>
   130dc:	blx	8fcfe <g_benchSeparately@@Base+0x60cca>
   130e0:	blx	fe9a110a <g_benchSeparately@@Base+0xfe9720d6>
   130e4:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   130e8:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   130ec:	streq	lr, [r7], -r3, lsl #21
   130f0:	streq	lr, [r8, -r4, lsl #21]
   130f4:			; <UNDEFINED> instruction: 0x06fb06f0
   130f8:	subsne	lr, r7, r0, asr #20
   130fc:	cmpne	r6, #274432	; 0x43000
   13100:	blx	51d30 <g_benchSeparately@@Base+0x22cfc>
   13104:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   13108:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   1310c:	bl	424178 <g_benchSeparately@@Base+0x3f5144>
   13110:	movwls	r0, #780	; 0x30c
   13114:	movweq	lr, #60225	; 0xeb41
   13118:	ldmdavs	r0, {r0, r8, r9, ip, pc}
   1311c:	cfmsuba32vs	mvax2, mvax15, mvfx13, mvfx10
   13120:	vrshrn.i16	d22, <illegal reg q1.5>, #4
   13124:			; <UNDEFINED> instruction: 0xf64e2eb2
   13128:	vqdmulh.s<illegal width 8>	d19, d2, d3[3]
   1312c:	blx	3b2486 <g_benchSeparately@@Base+0x383452>
   13130:			; <UNDEFINED> instruction: 0xf647f100
   13134:	blx	319002 <g_benchSeparately@@Base+0x2e9fce>
   13138:			; <UNDEFINED> instruction: 0xf6c91303
   1313c:	blx	fe82ce22 <g_benchSeparately@@Base+0xfe7fddee>
   13140:			; <UNDEFINED> instruction: 0xf64c010c
   13144:	vsubhn.i16	d18, q12, <illegal reg q3.5>
   13148:	bvc	528cfc <g_benchSeparately@@Base+0x4f9cc8>
   1314c:	vqshl.s8	d20, d9, d6
   13150:	vmul.f<illegal width 8>	d23, d17, d1[1]
   13154:			; <UNDEFINED> instruction: 0xf64a6956
   13158:	b	13ec6ec <g_benchSeparately@@Base+0x13bd6b8>
   1315c:	vmul.i<illegal width 8>	d23, d28, d1[0]
   13160:			; <UNDEFINED> instruction: 0x07c325b2
   13164:	subseq	lr, r0, r8, asr #20
   13168:	cmpeq	r1, #274432	; 0x43000
   1316c:	blx	fe939576 <g_benchSeparately@@Base+0xfe90a542>
   13170:			; <UNDEFINED> instruction: 0xf64e9a09
   13174:	blx	1e123a <g_benchSeparately@@Base+0x1b2206>
   13178:	vsubl.s8	<illegal reg q15.5>, d2, d3
   1317c:	blx	1b14d6 <g_benchSeparately@@Base+0x1824a2>
   13180:	blx	fe8db18a <g_benchSeparately@@Base+0xfe8ac156>
   13184:	b	fe09bda4 <g_benchSeparately@@Base+0xfe06cd70>
   13188:	stmdbls	r1, {r0, r8, r9, fp}
   1318c:	strtmi	r4, [r0], -r3, lsl #8
   13190:	b	13e32c4 <g_benchSeparately@@Base+0x13b4290>
   13194:	blx	22bcca <g_benchSeparately@@Base+0x1fcc96>
   13198:	ldrbeq	sl, [ip], r0, lsl #20
   1319c:	subsne	lr, r3, #270336	; 0x42000
   131a0:	ldrbne	lr, [fp], #-2628	; 0xfffff5bc
   131a4:	ldmdacs	r7!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   131a8:	stmiapl	fp!, {r3, r6, r7, r9, ip, sp, lr, pc}^
   131ac:	vqrdmulh.s<illegal width 8>	d15, d2, d7
   131b0:	strcc	pc, [r4], #-2822	; 0xfffff4fa
   131b4:	movwcs	pc, #27554	; 0x6ba2	; <UNPREDICTABLE>
   131b8:	ldmdbne	r5, {r0, r1, r5, sl, lr}^
   131bc:	andeq	lr, r8, #68608	; 0x10c00
   131c0:	movweq	lr, #23177	; 0x5a89
   131c4:	andeq	lr, sl, #532480	; 0x82000
   131c8:	ldrtvc	pc, [r1], #582	; 0x246	; <UNPREDICTABLE>
   131cc:	vrshr.s64	q8, q4, #63
   131d0:	sbcseq	r6, r1, #1442840576	; 0x56000000
   131d4:	subspl	lr, r2, #64, 20	; 0x40000
   131d8:	cmppl	r3, r1, asr #20
   131dc:	ldrbne	pc, [r9, #1607]!	; 0x647	; <UNPREDICTABLE>
   131e0:			; <UNDEFINED> instruction: 0xf702fb07
   131e4:	ldrvs	pc, [r7, #-1737]!	; 0xfffff937
   131e8:	movwcs	pc, #27554	; 0x6ba2	; <UNPREDICTABLE>
   131ec:	strvc	pc, [r1], -r6, lsl #22
   131f0:	b	fe0a4270 <g_benchSeparately@@Base+0xfe07523c>
   131f4:	blx	393b56 <g_benchSeparately@@Base+0x364b22>
   131f8:	blx	fe8d2a0a <g_benchSeparately@@Base+0xfe8a39d6>
   131fc:	blx	31be36 <g_benchSeparately@@Base+0x2ece02>
   13200:	ldrtmi	lr, [r3], #-1542	; 0xfffff9fa
   13204:	b	1016f4c <g_benchSeparately@@Base+0xfe7f18>
   13208:	b	fe0d351c <g_benchSeparately@@Base+0xfe0a44e8>
   1320c:	subsmi	r7, r0, r3, asr r1
   13210:	vqrdmulh.s<illegal width 8>	d15, d0, d4
   13214:	movwcc	pc, #6917	; 0x1b05	; <UNPREDICTABLE>
   13218:	strmi	pc, [r5, #-2976]	; 0xfffff460
   1321c:	b	fe1195c8 <g_benchSeparately@@Base+0xfe0ea594>
   13220:			; <UNDEFINED> instruction: 0xf7ff0001
   13224:			; <UNDEFINED> instruction: 0xf8d2bad8
   13228:			; <UNDEFINED> instruction: 0xf64a8000
   1322c:			; <UNDEFINED> instruction: 0xf64e633d
   13230:	vmla.i<illegal width 8>	d19, d12, d3[3]
   13234:	vrsra.s64	d18, d18, #62
   13238:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   1323c:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   13240:	bne	fec90b64 <g_benchSeparately@@Base+0xfec61b30>
   13244:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   13248:	bvs	e10d74 <g_benchSeparately@@Base+0xde1d40>
   1324c:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   13250:	orrcs	pc, r7, ip, asr #12
   13254:	mvnpl	pc, r8, asr #5
   13258:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   1325c:	vsubl.s8	<illegal reg q9.5>, d12, d8
   13260:	ldrmi	r2, [r9], #3250	; 0xcb2
   13264:	strbvc	lr, [r8], pc, asr #20
   13268:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   1326c:	cdppl	2, 14, cr15, cr11, cr8, {6}
   13270:	ldrbeq	lr, [r9], -r6, asr #20
   13274:	bicvc	lr, r9, #323584	; 0x4f000
   13278:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   1327c:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   13280:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   13284:	strcc	pc, [r1], #-2982	; 0xfffff45a
   13288:	ldmib	sp, {r2, r6, sl, lr}^
   1328c:	b	fe0f1294 <g_benchSeparately@@Base+0xfe0c2260>
   13290:	b	fe114ab4 <g_benchSeparately@@Base+0xfe0e5a80>
   13294:	ldrbteq	r0, [r0], r8, lsl #14
   13298:	b	1014e8c <g_benchSeparately@@Base+0xfe5e58>
   1329c:	b	10d7400 <g_benchSeparately@@Base+0x10a83cc>
   132a0:	blx	298002 <g_benchSeparately@@Base+0x268fce>
   132a4:	blx	91aae <g_benchSeparately@@Base+0x62a7a>
   132a8:	blx	fe83bebe <g_benchSeparately@@Base+0xfe80ce8a>
   132ac:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   132b0:	movweq	lr, #51984	; 0xcb10
   132b4:	bl	1077ebc <g_benchSeparately@@Base+0x1048e88>
   132b8:	movwls	r0, #4878	; 0x130e
   132bc:	ldrdhi	pc, [r0], -r2
   132c0:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   132c4:	subcc	pc, pc, lr, asr #12
   132c8:			; <UNDEFINED> instruction: 0x23b2f2cc
   132cc:	sbcsvc	pc, r4, r2, asr #5
   132d0:	blx	ed41e <g_benchSeparately@@Base+0xbe3ea>
   132d4:			; <UNDEFINED> instruction: 0xf647f308
   132d8:	blx	fea19da6 <g_benchSeparately@@Base+0xfe9ead72>
   132dc:			; <UNDEFINED> instruction: 0xf6c98900
   132e0:	blx	2dbc6 <_IO_stdin_used@@Base+0x11fda>
   132e4:			; <UNDEFINED> instruction: 0xf64c3301
   132e8:	vaddw.s8	q9, q12, d7
   132ec:			; <UNDEFINED> instruction: 0xf64a51eb
   132f0:	andcc	r6, r8, #25344	; 0x6300
   132f4:	lfmcs	f7, 1, [r2], #816	; 0x330
   132f8:	b	13e4564 <g_benchSeparately@@Base+0x13b5530>
   132fc:			; <UNDEFINED> instruction: 0xf64c76c8
   13300:			; <UNDEFINED> instruction: 0xf2c82e77
   13304:	b	11aaeb8 <g_benchSeparately@@Base+0x117be84>
   13308:	b	13d4c74 <g_benchSeparately@@Base+0x13a5c40>
   1330c:	b	10f0238 <g_benchSeparately@@Base+0x10c1204>
   13310:	blx	29547a <g_benchSeparately@@Base+0x266446>
   13314:	blx	8ff36 <g_benchSeparately@@Base+0x60f02>
   13318:	blx	fe9a1342 <g_benchSeparately@@Base+0xfe97230e>
   1331c:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   13320:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   13324:	streq	lr, [r7], -r3, lsl #21
   13328:	streq	lr, [r8, -r4, lsl #21]
   1332c:			; <UNDEFINED> instruction: 0x06fb06f0
   13330:	subsne	lr, r7, r0, asr #20
   13334:	cmpne	r6, #274432	; 0x43000
   13338:	blx	51f68 <g_benchSeparately@@Base+0x22f34>
   1333c:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   13340:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   13344:	bl	4243b0 <g_benchSeparately@@Base+0x3f537c>
   13348:	movwls	r0, #780	; 0x30c
   1334c:	movweq	lr, #60225	; 0xeb41
   13350:	ldmdavs	r6, {r0, r8, r9, ip, pc}
   13354:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   13358:	mcrrcc	6, 4, pc, pc, cr14	; <UNPREDICTABLE>
   1335c:			; <UNDEFINED> instruction: 0x23b2f2cc
   13360:	lfmvc	f7, 3, [r4], {194}	; 0xc2
   13364:	blx	ed4b6 <g_benchSeparately@@Base+0xbe482>
   13368:			; <UNDEFINED> instruction: 0xf647f106
   1336c:	blx	fe999a3a <g_benchSeparately@@Base+0xfe96aa06>
   13370:			; <UNDEFINED> instruction: 0xf6c9670c
   13374:	blx	32d85a <g_benchSeparately@@Base+0x2fe826>
   13378:			; <UNDEFINED> instruction: 0xf64c1202
   1337c:	vmlal.s8	q9, d24, d7
   13380:	ldmib	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
   13384:			; <UNDEFINED> instruction: 0xf64cab00
   13388:			; <UNDEFINED> instruction: 0xf2c82e77
   1338c:	ldrmi	r5, [r7], #-3819	; 0xfffff115
   13390:			; <UNDEFINED> instruction: 0xf64a07f0
   13394:	vmlal.s<illegal width 8>	q11, d12, d3[4]
   13398:	b	101be68 <g_benchSeparately@@Base+0xfece34>
   1339c:	ubfxeq	r0, r7, #0, #26
   133a0:	ldrbeq	lr, [r6], -r1, asr #20
   133a4:	ldrvc	pc, [r1, r6, asr #4]!
   133a8:			; <UNDEFINED> instruction: 0xf100fb09
   133ac:	ldrbvs	pc, [r6, -r1, asr #5]	; <UNPREDICTABLE>
   133b0:	strmi	pc, [r8, #-2976]	; 0xfffff460
   133b4:	strne	pc, [r6], -r8, lsl #22
   133b8:	andeq	lr, sl, r4, lsl #21
   133bc:			; <UNDEFINED> instruction: 0x06c44659
   133c0:			; <UNDEFINED> instruction: 0xf6474435
   133c4:	strdmi	r1, [r9], #-105	; 0xffffff97	; <UNPREDICTABLE>
   133c8:	ldrtvs	pc, [r7], -r9, asr #13	; <UNPREDICTABLE>
   133cc:	strbeq	r4, [r9], sp, lsl #12
   133d0:	ldrbne	lr, [r5], #-2628	; 0xfffff5bc
   133d4:	cmpne	r0, r1, asr #20
   133d8:			; <UNDEFINED> instruction: 0xf904fb09
   133dc:	tstls	r1, r8, lsl #22	; <UNPREDICTABLE>
   133e0:	strmi	pc, [r8, #-2980]	; 0xfffff45c
   133e4:	strmi	r1, [sp], #-2210	; 0xfffff75e
   133e8:	tsteq	lr, r5, asr #22
   133ec:	subseq	lr, r1, #532480	; 0x82000
   133f0:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   133f4:	tstcc	r1, ip, lsl #22	; <UNPREDICTABLE>
   133f8:	movwcs	pc, #52130	; 0xcba2	; <UNPREDICTABLE>
   133fc:	b	fe0e4430 <g_benchSeparately@@Base+0xfe0b53fc>
   13400:	svceq	0x00507153
   13404:	sbceq	lr, r3, r0, asr #20
   13408:	blx	1e3552 <g_benchSeparately@@Base+0x1b451e>
   1340c:	blx	fe850016 <g_benchSeparately@@Base+0xfe820fe2>
   13410:	blx	1a4832 <g_benchSeparately@@Base+0x1757fe>
   13414:	stmiane	r9!, {r0, r8, r9, ip, sp}^
   13418:	andeq	lr, r1, r4, lsl #21
   1341c:	ldmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13420:	ldrdhi	pc, [r0], -r2
   13424:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   13428:	subcc	pc, pc, lr, asr #12
   1342c:			; <UNDEFINED> instruction: 0x23b2f2cc
   13430:	sbcsvc	pc, r4, r2, asr #5
   13434:	blx	ed582 <g_benchSeparately@@Base+0xbe54e>
   13438:			; <UNDEFINED> instruction: 0xf647f308
   1343c:	blx	fea19f0a <g_benchSeparately@@Base+0xfe9eaed6>
   13440:			; <UNDEFINED> instruction: 0xf6c98900
   13444:	blx	2dd2a <_IO_stdin_used@@Base+0x1213e>
   13448:			; <UNDEFINED> instruction: 0xf64c3301
   1344c:	vaddw.s8	q9, q12, d7
   13450:			; <UNDEFINED> instruction: 0xf64a51eb
   13454:	andcc	r6, r8, #25344	; 0x6300
   13458:	lfmcs	f7, 1, [r2], #816	; 0x330
   1345c:	b	13e46c8 <g_benchSeparately@@Base+0x13b5694>
   13460:			; <UNDEFINED> instruction: 0xf64c76c8
   13464:			; <UNDEFINED> instruction: 0xf2c82e77
   13468:	b	11ab01c <g_benchSeparately@@Base+0x117bfe8>
   1346c:	b	13d4dd8 <g_benchSeparately@@Base+0x13a5da4>
   13470:	b	10f039c <g_benchSeparately@@Base+0x10c1368>
   13474:	blx	2955de <g_benchSeparately@@Base+0x2665aa>
   13478:	blx	9009a <g_benchSeparately@@Base+0x61066>
   1347c:	blx	fe9a14a6 <g_benchSeparately@@Base+0xfe972472>
   13480:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   13484:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   13488:	streq	lr, [r7], -r3, lsl #21
   1348c:	streq	lr, [r8, -r4, lsl #21]
   13490:			; <UNDEFINED> instruction: 0x06fb06f0
   13494:	subsne	lr, r7, r0, asr #20
   13498:	cmpne	r6, #274432	; 0x43000
   1349c:	blx	520cc <g_benchSeparately@@Base+0x23098>
   134a0:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   134a4:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   134a8:	bl	424514 <g_benchSeparately@@Base+0x3f54e0>
   134ac:	movwls	r0, #780	; 0x30c
   134b0:	movweq	lr, #60225	; 0xeb41
   134b4:			; <UNDEFINED> instruction: 0xf8d29301
   134b8:			; <UNDEFINED> instruction: 0xf64a8000
   134bc:			; <UNDEFINED> instruction: 0xf64e633d
   134c0:	vmla.i<illegal width 8>	d19, d12, d3[3]
   134c4:	vrsra.s64	d18, d18, #62
   134c8:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   134cc:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   134d0:	bne	fec90df4 <g_benchSeparately@@Base+0xfec61dc0>
   134d4:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   134d8:	bvs	e11004 <g_benchSeparately@@Base+0xde1fd0>
   134dc:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   134e0:	orrcs	pc, r7, ip, asr #12
   134e4:	mvnpl	pc, r8, asr #5
   134e8:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   134ec:	vsubl.s8	<illegal reg q9.5>, d12, d8
   134f0:	ldrmi	r2, [r9], #3250	; 0xcb2
   134f4:	strbvc	lr, [r8], pc, asr #20
   134f8:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   134fc:	cdppl	2, 14, cr15, cr11, cr8, {6}
   13500:	ldrbeq	lr, [r9], -r6, asr #20
   13504:	bicvc	lr, r9, #323584	; 0x4f000
   13508:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   1350c:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   13510:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   13514:	strcc	pc, [r1], #-2982	; 0xfffff45a
   13518:	ldmib	sp, {r2, r6, sl, lr}^
   1351c:	b	fe0f1524 <g_benchSeparately@@Base+0xfe0c24f0>
   13520:	b	fe114d44 <g_benchSeparately@@Base+0xfe0e5d10>
   13524:	ldrbteq	r0, [r0], r8, lsl #14
   13528:	b	101511c <g_benchSeparately@@Base+0xfe60e8>
   1352c:	b	10d7690 <g_benchSeparately@@Base+0x10a865c>
   13530:	blx	298292 <g_benchSeparately@@Base+0x26925e>
   13534:	blx	91d3e <g_benchSeparately@@Base+0x62d0a>
   13538:	blx	fe83c14e <g_benchSeparately@@Base+0xfe80d11a>
   1353c:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   13540:	movweq	lr, #51984	; 0xcb10
   13544:	bl	107814c <g_benchSeparately@@Base+0x1049118>
   13548:	movwls	r0, #4878	; 0x130e
   1354c:			; <UNDEFINED> instruction: 0xf64a6816
   13550:			; <UNDEFINED> instruction: 0xf64e683d
   13554:	vqrdmlah.s<illegal width 8>	d19, d12, d3[3]
   13558:			; <UNDEFINED> instruction: 0xf2c228b2
   1355c:	ldmdavs	r1, {r2, r4, r6, r7, r9, sl, fp, ip, sp, lr}^
   13560:	vqrdmulh.s<illegal width 8>	d15, d6, d8
   13564:	blx	fe9b1dbe <g_benchSeparately@@Base+0xfe982d8a>
   13568:			; <UNDEFINED> instruction: 0xf647670e
   1356c:	blx	39a83a <g_benchSeparately@@Base+0x36b806>
   13570:			; <UNDEFINED> instruction: 0xf6c93101
   13574:			; <UNDEFINED> instruction: 0xf64c6c37
   13578:	vsubw.s8	q9, q12, d7
   1357c:	strcs	r5, [r0, #-1003]	; 0xfffffc15
   13580:	strmi	lr, [r2, #-2509]	; 0xfffff633
   13584:	ldrbeq	r4, [r0, pc, lsl #8]!
   13588:	bvc	ff18fea8 <g_benchSeparately@@Base+0xff160e74>
   1358c:	bvs	15d0098 <g_benchSeparately@@Base+0x15a1064>
   13590:	subseq	lr, r7, r0, asr #20
   13594:	b	1055580 <g_benchSeparately@@Base+0x102654c>
   13598:			; <UNDEFINED> instruction: 0xf64e0156
   1359c:	blx	321a62 <g_benchSeparately@@Base+0x2f2a2e>
   135a0:	vabdl.s8	<illegal reg q15.5>, d2, d0
   135a4:	blx	fe831cfe <g_benchSeparately@@Base+0xfe802cca>
   135a8:			; <UNDEFINED> instruction: 0xf64a4503
   135ac:	blx	ee342 <g_benchSeparately@@Base+0xbf30e>
   135b0:	vabdl.s8	<illegal reg q11.5>, d12, d1
   135b4:	ldrtmi	r2, [sp], #-2994	; 0xfffff44e
   135b8:			; <UNDEFINED> instruction: 0x6700e9dd
   135bc:	andeq	lr, r6, r4, lsl #21
   135c0:	ldrtmi	r9, [r9], -r2, lsl #24
   135c4:	cdpls	0, 0, cr4, cr2, cr9, {3}
   135c8:	strmi	pc, [sl, #-2980]	; 0xfffff45c
   135cc:	b	11d5110 <g_benchSeparately@@Base+0x11a60dc>
   135d0:			; <UNDEFINED> instruction: 0x06c01750
   135d4:	subsne	lr, r1, r0, asr #20
   135d8:			; <UNDEFINED> instruction: 0xf100fb0c
   135dc:	strne	pc, [r7, -r3, lsl #22]
   135e0:	smlatbeq	r3, r0, fp, pc	; <UNPREDICTABLE>
   135e4:	strpl	pc, [r6, #-2825]	; 0xfffff4f7
   135e8:	bleq	30e230 <g_benchSeparately@@Base+0x2df1fc>
   135ec:	ldrtmi	r7, [r9], #-2646	; 0xfffff5aa
   135f0:	rsbscs	pc, r7, #76, 12	; 0x4c00000
   135f4:	rscpl	pc, fp, #200, 4	; 0x8000000c
   135f8:	tsteq	r1, r2, asr #22
   135fc:	andeq	lr, fp, #132, 20	; 0x84000
   13600:	vhadd.s8	q10, q3, <illegal reg q12.5>
   13604:	sbcseq	r7, r0, #-1325400064	; 0xb1000000
   13608:	ldrbvs	pc, [r6], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   1360c:	b	1014148 <g_benchSeparately@@Base+0xfe5114>
   13610:	b	116775c <g_benchSeparately@@Base+0x1138728>
   13614:			; <UNDEFINED> instruction: 0xf6475252
   13618:	blx	318e06 <g_benchSeparately@@Base+0x2e9dd2>
   1361c:			; <UNDEFINED> instruction: 0xf6c9f100
   13620:	blx	ecb06 <g_benchSeparately@@Base+0xbdad2>
   13624:	blx	fe997e36 <g_benchSeparately@@Base+0xfe968e02>
   13628:	blx	fe83e25a <g_benchSeparately@@Base+0xfe80f226>
   1362c:	ldrmi	r0, [r1], #-259	; 0xfffffefd
   13630:	bllt	1d225c <g_benchSeparately@@Base+0x1a3228>
   13634:	andeq	lr, r0, #565248	; 0x8a000
   13638:	b	fe2d4180 <g_benchSeparately@@Base+0xfe2a514c>
   1363c:	sbceq	r0, lr, #1073741824	; 0x40000000
   13640:	subspl	lr, r1, r0, asr #20
   13644:	ldrbpl	lr, [r2], -r6, asr #20
   13648:	stc2	11, cr15, [r0], {12}	; <UNPREDICTABLE>
   1364c:	smlatbeq	r3, r0, fp, pc	; <UNPREDICTABLE>
   13650:	movwgt	pc, #27395	; 0x6b03	; <UNPREDICTABLE>
   13654:	b	fe024688 <g_benchSeparately@@Base+0xfdff5654>
   13658:	blx	213fae <g_benchSeparately@@Base+0x1e4f7a>
   1365c:	blx	3d166e <g_benchSeparately@@Base+0x3a263a>
   13660:	blx	fe8b5676 <g_benchSeparately@@Base+0xfe886642>
   13664:	strbmi	r2, [r3], #-782	; 0xfffffcf2
   13668:			; <UNDEFINED> instruction: 0xf8d2e4af
   1366c:			; <UNDEFINED> instruction: 0xf64a8000
   13670:			; <UNDEFINED> instruction: 0xf64e633d
   13674:	vmla.i<illegal width 8>	d19, d12, d3[3]
   13678:	vrsra.s64	d18, d18, #62
   1367c:	ldmdavs	r1, {r2, r4, r6, r7, ip, sp, lr}^
   13680:	vqrdmulh.s<illegal width 8>	d15, d8, d3
   13684:	bne	fec90fa8 <g_benchSeparately@@Base+0xfec61f74>
   13688:	stmdbhi	r0, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1368c:	bvs	e111b8 <g_benchSeparately@@Base+0xde2184>
   13690:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
   13694:	orrcs	pc, r7, ip, asr #12
   13698:	mvnpl	pc, r8, asr #5
   1369c:	stclvs	6, cr15, [r3], #-296	; 0xfffffed8
   136a0:	vsubl.s8	<illegal reg q9.5>, d12, d8
   136a4:	ldrmi	r2, [r9], #3250	; 0xcb2
   136a8:	strbvc	lr, [r8], pc, asr #20
   136ac:	cdpcs	6, 7, cr15, cr7, cr12, {2}
   136b0:	cdppl	2, 14, cr15, cr11, cr8, {6}
   136b4:	ldrbeq	lr, [r9], -r6, asr #20
   136b8:	bicvc	lr, r9, #323584	; 0x4f000
   136bc:	ldmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}^
   136c0:	vqrdmulh.s<illegal width 8>	d15, d6, d10
   136c4:	stmdacc	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
   136c8:	strcc	pc, [r1], #-2982	; 0xfffff45a
   136cc:	ldmib	sp, {r2, r6, sl, lr}^
   136d0:	b	fe0f16d8 <g_benchSeparately@@Base+0xfe0c26a4>
   136d4:	b	fe114ef8 <g_benchSeparately@@Base+0xfe0e5ec4>
   136d8:	ldrbteq	r0, [r0], r8, lsl #14
   136dc:	b	10152d0 <g_benchSeparately@@Base+0xfe629c>
   136e0:	b	10d7844 <g_benchSeparately@@Base+0x10a8810>
   136e4:	blx	298446 <g_benchSeparately@@Base+0x269412>
   136e8:	blx	91ef2 <g_benchSeparately@@Base+0x62ebe>
   136ec:	blx	fe83c302 <g_benchSeparately@@Base+0xfe80d2ce>
   136f0:	ldrmi	r0, [r9], #-257	; 0xfffffeff
   136f4:	movweq	lr, #51984	; 0xcb10
   136f8:	bl	1078300 <g_benchSeparately@@Base+0x10492cc>
   136fc:	movwls	r0, #4878	; 0x130e
   13700:	ldrdhi	pc, [r0], -r2
   13704:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   13708:	subcc	pc, pc, lr, asr #12
   1370c:			; <UNDEFINED> instruction: 0x23b2f2cc
   13710:	sbcsvc	pc, r4, r2, asr #5
   13714:	blx	ed862 <g_benchSeparately@@Base+0xbe82e>
   13718:			; <UNDEFINED> instruction: 0xf647f308
   1371c:	blx	fea1a1ea <g_benchSeparately@@Base+0xfe9eb1b6>
   13720:			; <UNDEFINED> instruction: 0xf6c98900
   13724:	blx	2e00a <_IO_stdin_used@@Base+0x1241e>
   13728:			; <UNDEFINED> instruction: 0xf64c3301
   1372c:	vaddw.s8	q9, q12, d7
   13730:			; <UNDEFINED> instruction: 0xf64a51eb
   13734:	andcc	r6, r8, #25344	; 0x6300
   13738:	lfmcs	f7, 1, [r2], #816	; 0x330
   1373c:	b	13e49a8 <g_benchSeparately@@Base+0x13b5974>
   13740:			; <UNDEFINED> instruction: 0xf64c76c8
   13744:			; <UNDEFINED> instruction: 0xf2c82e77
   13748:	b	11ab2fc <g_benchSeparately@@Base+0x117c2c8>
   1374c:	b	13d50b8 <g_benchSeparately@@Base+0x13a6084>
   13750:	b	10f067c <g_benchSeparately@@Base+0x10c1648>
   13754:	blx	2958be <g_benchSeparately@@Base+0x26688a>
   13758:	blx	9037a <g_benchSeparately@@Base+0x61346>
   1375c:	blx	fe9a1786 <g_benchSeparately@@Base+0xfe972752>
   13760:	strbmi	r3, [r4], #-1025	; 0xfffffbff
   13764:	stmdavc	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   13768:	streq	lr, [r7], -r3, lsl #21
   1376c:	streq	lr, [r8, -r4, lsl #21]
   13770:			; <UNDEFINED> instruction: 0x06fb06f0
   13774:	subsne	lr, r7, r0, asr #20
   13778:	cmpne	r6, #274432	; 0x43000
   1377c:	blx	523ac <g_benchSeparately@@Base+0x23378>
   13780:	movwge	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   13784:	smlatbeq	r1, r0, fp, pc	; <UNPREDICTABLE>
   13788:	bl	4247f4 <g_benchSeparately@@Base+0x3f57c0>
   1378c:	movwls	r0, #780	; 0x30c
   13790:	movweq	lr, #60225	; 0xeb41
   13794:	ldmdavs	r6, {r0, r8, r9, ip, pc}
   13798:	ldmdavs	sp!, {r1, r3, r6, r9, sl, ip, sp, lr, pc}
   1379c:	cdpcc	6, 4, cr15, cr15, cr14, {2}
   137a0:	ldmcs	r2!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
   137a4:	cdpvc	2, 13, cr15, cr4, cr2, {6}
   137a8:	blx	22d8f6 <g_benchSeparately@@Base+0x1fe8c2>
   137ac:	bvc	5503cc <g_benchSeparately@@Base+0x521398>
   137b0:	strvs	pc, [lr, -r6, lsr #23]
   137b4:	ldcne	6, cr15, [r1], #284	; 0x11c
   137b8:	tstcc	r1, lr, lsl #22	; <UNPREDICTABLE>
   137bc:	ldcvs	6, cr15, [r7], #-804	; 0xfffffcdc
   137c0:	orrcs	pc, r7, #76, 12	; 0x4c00000
   137c4:	mvnpl	pc, #200, 4	; 0x8000000c
   137c8:	stmib	sp, {r8, sl, sp}^
   137cc:	strmi	r4, [pc], #-1282	; 137d4 <__assert_fail@plt+0x12810>
   137d0:	vaba.s8	q8, q11, q8
   137d4:	vmull.s<illegal width 8>	<illegal reg q11.5>, d17, d1[1]
   137d8:	b	102e138 <g_benchSeparately@@Base+0xfff104>
   137dc:	b	13d3940 <g_benchSeparately@@Base+0x13a490c>
   137e0:	b	12f2704 <g_benchSeparately@@Base+0x12c36d0>
   137e4:			; <UNDEFINED> instruction: 0xf64e0b56
   137e8:	blx	fe821cae <g_benchSeparately@@Base+0xfe7f2c7a>
   137ec:	vabal.s8	q10, d2, d3
   137f0:	blx	331f4a <g_benchSeparately@@Base+0x302f16>
   137f4:			; <UNDEFINED> instruction: 0xf64af100
   137f8:	blx	ed58e <g_benchSeparately@@Base+0xbe55a>
   137fc:	stmdbls	r0, {r0, r1, r3, r8, r9, fp, ip}
   13800:	ldrcs	pc, [r2, ip, asr #5]!
   13804:	b	fe132164 <g_benchSeparately@@Base+0xfe103130>
   13808:	stmdbls	r1, {r0}
   1380c:	cfstrsls	mvf4, [r2], {93}	; 0x5d
   13810:	b	13e39bc <g_benchSeparately@@Base+0x13b4988>
   13814:	b	12ee720 <g_benchSeparately@@Base+0x12bf6ec>
   13818:			; <UNDEFINED> instruction: 0x06c01b50
   1381c:	subsne	lr, r1, r0, asr #20
   13820:	strmi	pc, [sl, #-2980]	; 0xfffff45c
   13824:			; <UNDEFINED> instruction: 0xf100fb0c
   13828:	blne	31243c <g_benchSeparately@@Base+0x2e3408>
   1382c:	smlatbeq	r3, r0, fp, pc	; <UNPREDICTABLE>
   13830:	smlabteq	r0, sp, r9, lr
   13834:	blx	279c46 <g_benchSeparately@@Base+0x24ac12>
   13838:	stmdbls	r1, {r0, r8, sl, ip, lr}
   1383c:	tstls	r1, r9, asr r4
   13840:			; <UNDEFINED> instruction: 0xf64c9900
   13844:			; <UNDEFINED> instruction: 0xf2c82b77
   13848:	stmibne	r8, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, lr}^
   1384c:			; <UNDEFINED> instruction: 0xf04f9901
   13850:	stmib	sp, {r8, r9, sl}^
   13854:	bl	106d464 <g_benchSeparately@@Base+0x103e430>
   13858:	bvc	fe45648c <g_benchSeparately@@Base+0xfe427458>
   1385c:	b	fe11c064 <g_benchSeparately@@Base+0xfe0ed030>
   13860:	b	fe155468 <g_benchSeparately@@Base+0xfe126434>
   13864:	vmlals.f64	d0, d2, d11
   13868:	andne	lr, r0, #3358720	; 0x334000
   1386c:	bls	94464 <g_benchSeparately@@Base+0x65430>
   13870:	ldrbpl	lr, [fp], #-2628	; 0xfffff5bc
   13874:			; <UNDEFINED> instruction: 0xf504fb0c
   13878:	smlatbeq	sl, r2, fp, pc	; <UNPREDICTABLE>
   1387c:	sbccs	lr, fp, #323584	; 0x4f000
   13880:	subspl	lr, r7, #270336	; 0x42000
   13884:	andpl	pc, r2, #3072	; 0xc00
   13888:	strmi	pc, [r3, #-2980]	; 0xfffff45c
   1388c:	tstne	r6, r9, lsl #22	; <UNPREDICTABLE>
   13890:	b	fe0248ec <g_benchSeparately@@Base+0xfdff58b8>
   13894:	bls	150ac <__assert_fail@plt+0x140e8>
   13898:	ldrtvc	pc, [r1], #582	; 0x246	; <UNPREDICTABLE>
   1389c:	ldrbvs	pc, [r6], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   138a0:	rscseq	r4, r0, #105	; 0x69
   138a4:	blge	2d2734 <g_benchSeparately@@Base+0x2a3700>
   138a8:	subspl	lr, r1, r0, asr #20
   138ac:			; <UNDEFINED> instruction: 0xf64702ca
   138b0:	b	109909c <g_benchSeparately@@Base+0x106a068>
   138b4:			; <UNDEFINED> instruction: 0xf6c95256
   138b8:	blx	32cd9e <g_benchSeparately@@Base+0x2fdd6a>
   138bc:	mvflss	f7, f0
   138c0:	andne	pc, r2, #3072	; 0xc00
   138c4:	smlatbeq	r3, r0, fp, pc	; <UNPREDICTABLE>
   138c8:	svclt	0x0000e6b1
   138cc:	andeq	pc, pc, #2
   138d0:	ldrbtlt	r3, [r0], #-2561	; 0xfffff5ff
   138d4:	stmdale	pc!, {r1, r2, r3, r9, fp, sp}^	; <UNPREDICTABLE>
   138d8:			; <UNDEFINED> instruction: 0xf012e8df
   138dc:	subeq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
   138e0:	cmpeq	r5, pc, lsr r0
   138e4:	rscseq	r0, r0, r2, lsr #1
   138e8:	teqeq	r5, pc, lsr #32
   138ec:	smlaleq	r0, r0, r2, r0	; <UNPREDICTABLE>
   138f0:			; <UNDEFINED> instruction: 0x0125001f
   138f4:	sbcseq	r0, r0, r2, lsl #1
   138f8:			; <UNDEFINED> instruction: 0xf851000f
   138fc:			; <UNDEFINED> instruction: 0xf64a3b04
   13900:			; <UNDEFINED> instruction: 0xf2cc643d
   13904:			; <UNDEFINED> instruction: 0xf64e24b2
   13908:	vsubl.s8	<illegal reg q9.5>, d2, d31
   1390c:	blx	130466 <g_benchSeparately@@Base+0x101432>
   13910:	b	13d3924 <g_benchSeparately@@Base+0x13a48f0>
   13914:	blx	9fcde <g_benchSeparately@@Base+0x70caa>
   13918:			; <UNDEFINED> instruction: 0xf851f000
   1391c:			; <UNDEFINED> instruction: 0xf64a3b04
   13920:			; <UNDEFINED> instruction: 0xf2cc643d
   13924:			; <UNDEFINED> instruction: 0xf64e24b2
   13928:	vsubl.s8	<illegal reg q9.5>, d2, d31
   1392c:	blx	130486 <g_benchSeparately@@Base+0x101452>
   13930:	b	13d3944 <g_benchSeparately@@Base+0x13a4910>
   13934:	blx	9fcfe <g_benchSeparately@@Base+0x70cca>
   13938:			; <UNDEFINED> instruction: 0xf851f000
   1393c:			; <UNDEFINED> instruction: 0xf64a3b04
   13940:			; <UNDEFINED> instruction: 0xf2cc643d
   13944:			; <UNDEFINED> instruction: 0xf64e24b2
   13948:	vsubl.s8	<illegal reg q9.5>, d2, d31
   1394c:	blx	1304a6 <g_benchSeparately@@Base+0x101472>
   13950:	b	13d3964 <g_benchSeparately@@Base+0x13a4930>
   13954:	blx	9fd1e <g_benchSeparately@@Base+0x70cea>
   13958:			; <UNDEFINED> instruction: 0xf811f000
   1395c:	vqdmulh.s<illegal width 8>	d19, d6, d1
   13960:			; <UNDEFINED> instruction: 0xf2c174b1
   13964:			; <UNDEFINED> instruction: 0xf6476456
   13968:			; <UNDEFINED> instruction: 0xf6c912b1
   1396c:	blx	12c252 <g_benchSeparately@@Base+0xfd21e>
   13970:	b	13d3984 <g_benchSeparately@@Base+0x13a4950>
   13974:	blx	a7b3e <g_benchSeparately@@Base+0x78b0a>
   13978:			; <UNDEFINED> instruction: 0xf811f000
   1397c:	vqdmulh.s<illegal width 8>	d19, d6, d1
   13980:			; <UNDEFINED> instruction: 0xf2c174b1
   13984:			; <UNDEFINED> instruction: 0xf6476456
   13988:			; <UNDEFINED> instruction: 0xf6c912b1
   1398c:	blx	12c272 <g_benchSeparately@@Base+0xfd23e>
   13990:	b	13d39a4 <g_benchSeparately@@Base+0x13a4970>
   13994:	blx	a7b5e <g_benchSeparately@@Base+0x78b2a>
   13998:	stmdavc	fp, {ip, sp, lr, pc}
   1399c:			; <UNDEFINED> instruction: 0x71b1f246
   139a0:	cmpvs	r6, r1, asr #5	; <UNPREDICTABLE>
   139a4:	adcsne	pc, r1, #74448896	; 0x4700000
   139a8:	eorsvs	pc, r7, #210763776	; 0xc900000
   139ac:	andeq	pc, r3, r1, lsl #22
   139b0:	rsbspl	lr, r0, pc, asr #20
   139b4:			; <UNDEFINED> instruction: 0xf000fb02
   139b8:	sbcscc	lr, r0, r0, lsl #21
   139bc:	rsbscs	pc, r7, #76, 12	; 0x4c00000
   139c0:	rscpl	pc, fp, #200, 4	; 0x8000000c
   139c4:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   139c8:			; <UNDEFINED> instruction: 0x23b2f2cc
   139cc:			; <UNDEFINED> instruction: 0xf000fb02
   139d0:	b	fe042b98 <g_benchSeparately@@Base+0xfe013b64>
   139d4:	blx	dfb1e <g_benchSeparately@@Base+0xb0aea>
   139d8:	b	fe04f9e0 <g_benchSeparately@@Base+0xfe0209ac>
   139dc:			; <UNDEFINED> instruction: 0x47704010
   139e0:	blcc	151b2c <g_benchSeparately@@Base+0x122af8>
   139e4:	ldrtvs	pc, [sp], #-1610	; 0xfffff9b6	; <UNPREDICTABLE>
   139e8:	ldrtcs	pc, [r2], #716	; 0x2cc	; <UNPREDICTABLE>
   139ec:	eorcc	pc, pc, #81788928	; 0x4e00000
   139f0:	sbcsvc	pc, r4, #536870924	; 0x2000000c
   139f4:	andeq	pc, r3, r4, lsl #22
   139f8:	rscscc	lr, r0, pc, asr #20
   139fc:			; <UNDEFINED> instruction: 0xf000fb02
   13a00:	blcc	151b4c <g_benchSeparately@@Base+0x122b18>
   13a04:	ldrtvs	pc, [sp], #-1610	; 0xfffff9b6	; <UNPREDICTABLE>
   13a08:	ldrtcs	pc, [r2], #716	; 0x2cc	; <UNPREDICTABLE>
   13a0c:	eorcc	pc, pc, #81788928	; 0x4e00000
   13a10:	sbcsvc	pc, r4, #536870924	; 0x2000000c
   13a14:	andeq	pc, r3, r4, lsl #22
   13a18:	rscscc	lr, r0, pc, asr #20
   13a1c:			; <UNDEFINED> instruction: 0xf000fb02
   13a20:			; <UNDEFINED> instruction: 0xf64a680a
   13a24:	vrsra.s8	d22, d29, #4
   13a28:	stmdbvc	sp, {r1, r4, r5, r7, r8, r9, sp}
   13a2c:			; <UNDEFINED> instruction: 0x71b1f246
   13a30:	andeq	pc, r2, r3, lsl #22
   13a34:	cmpvs	r6, r1, asr #5	; <UNPREDICTABLE>
   13a38:	strtcc	pc, [pc], -lr, asr #12
   13a3c:	ldrbvc	pc, [r4], r2, asr #5	; <UNPREDICTABLE>
   13a40:			; <UNDEFINED> instruction: 0xf505fb01
   13a44:	ldrtne	pc, [r1], #1607	; 0x647	; <UNPREDICTABLE>
   13a48:	ldrtvs	pc, [r7], #-1737	; 0xfffff937	; <UNPREDICTABLE>
   13a4c:	cmncs	r7, ip, asr #12	; <UNPREDICTABLE>
   13a50:	rscscc	lr, r0, #323584	; 0x4f000
   13a54:	mvnpl	pc, r8, asr #5
   13a58:	andpl	pc, r2, #6144	; 0x1800
   13a5c:	rsbspl	lr, r2, #323584	; 0x4f000
   13a60:	vqdmulh.s<illegal width 8>	d15, d2, d4
   13a64:	b	fe0c2c2c <g_benchSeparately@@Base+0xfe093bf8>
   13a68:	blx	605ba <g_benchSeparately@@Base+0x31586>
   13a6c:	b	fe04fa7c <g_benchSeparately@@Base+0xfe020a48>
   13a70:	blx	dfbba <g_benchSeparately@@Base+0xb0b86>
   13a74:	b	fe04fa7c <g_benchSeparately@@Base+0xfe020a48>
   13a78:			; <UNDEFINED> instruction: 0x47704010
   13a7c:	blcc	151bc8 <g_benchSeparately@@Base+0x122b94>
   13a80:	ldrtvs	pc, [sp], #-1610	; 0xfffff9b6	; <UNPREDICTABLE>
   13a84:	ldrtcs	pc, [r2], #716	; 0x2cc	; <UNPREDICTABLE>
   13a88:	eorcc	pc, pc, #81788928	; 0x4e00000
   13a8c:	sbcsvc	pc, r4, #536870924	; 0x2000000c
   13a90:	andeq	pc, r3, r4, lsl #22
   13a94:	rscscc	lr, r0, pc, asr #20
   13a98:			; <UNDEFINED> instruction: 0xf000fb02
   13a9c:	blcc	151be8 <g_benchSeparately@@Base+0x122bb4>
   13aa0:	ldrtvs	pc, [sp], #-1610	; 0xfffff9b6	; <UNPREDICTABLE>
   13aa4:	ldrtcs	pc, [r2], #716	; 0x2cc	; <UNPREDICTABLE>
   13aa8:	eorcc	pc, pc, #81788928	; 0x4e00000
   13aac:	sbcsvc	pc, r4, #536870924	; 0x2000000c
   13ab0:	andeq	pc, r3, r4, lsl #22
   13ab4:	rscscc	lr, r0, pc, asr #20
   13ab8:			; <UNDEFINED> instruction: 0xf000fb02
   13abc:			; <UNDEFINED> instruction: 0xf64a680b
   13ac0:	vrshr.s8	d22, d29, #4
   13ac4:	stmdbvc	sp, {r1, r4, r5, r7, r9, sp}
   13ac8:	ldrtvc	pc, [r1], #582	; 0x246	; <UNPREDICTABLE>
   13acc:	movweq	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
   13ad0:	ldrbvs	pc, [r6], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   13ad4:	strtcc	pc, [pc], -lr, asr #12
   13ad8:	ldrbvc	pc, [r4], r2, asr #5	; <UNPREDICTABLE>
   13adc:			; <UNDEFINED> instruction: 0xf005fb04
   13ae0:	b	13f200c <g_benchSeparately@@Base+0x13c2fd8>
   13ae4:	blx	120aba <g_benchSeparately@@Base+0xf1a86>
   13ae8:			; <UNDEFINED> instruction: 0xf647f401
   13aec:	blx	1981ba <g_benchSeparately@@Base+0x169186>
   13af0:			; <UNDEFINED> instruction: 0xf6c90303
   13af4:			; <UNDEFINED> instruction: 0xf64c6137
   13af8:	vshr.s8	q9, <illegal reg q11.5>, #8
   13afc:	b	13e7eb0 <g_benchSeparately@@Base+0x13b8e7c>
   13b00:	blx	688d6 <g_benchSeparately@@Base+0x398a2>
   13b04:	ldcllt	3, cr4, [r0], #-12
   13b08:	cmnpl	r3, #323584	; 0x4f000
   13b0c:	vqrdmulh.s<illegal width 8>	d15, d3, d1
   13b10:	bicscc	lr, r3, #536576	; 0x83000
   13b14:	vqrdmulh.s<illegal width 8>	d15, d3, d0
   13b18:	cmpcc	r3, #536576	; 0x83000
   13b1c:			; <UNDEFINED> instruction: 0xf003fb02
   13b20:	andsmi	lr, r0, r0, lsl #21
   13b24:			; <UNDEFINED> instruction: 0xf8514770
   13b28:			; <UNDEFINED> instruction: 0xf64a3b04
   13b2c:			; <UNDEFINED> instruction: 0xf2cc643d
   13b30:			; <UNDEFINED> instruction: 0xf64e24b2
   13b34:	vsubl.s8	<illegal reg q9.5>, d2, d31
   13b38:	blx	130692 <g_benchSeparately@@Base+0x10165e>
   13b3c:	b	13d3b50 <g_benchSeparately@@Base+0x13a4b1c>
   13b40:	blx	9ff0a <g_benchSeparately@@Base+0x70ed6>
   13b44:			; <UNDEFINED> instruction: 0xf851f000
   13b48:			; <UNDEFINED> instruction: 0xf64a3b04
   13b4c:			; <UNDEFINED> instruction: 0xf2cc643d
   13b50:			; <UNDEFINED> instruction: 0xf64e24b2
   13b54:	vsubl.s8	<illegal reg q9.5>, d2, d31
   13b58:	blx	1306b2 <g_benchSeparately@@Base+0x10167e>
   13b5c:	b	13d3b70 <g_benchSeparately@@Base+0x13a4b3c>
   13b60:	blx	9ff2a <g_benchSeparately@@Base+0x70ef6>
   13b64:	stmdavs	sl, {ip, sp, lr, pc}
   13b68:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   13b6c:			; <UNDEFINED> instruction: 0x23b2f2cc
   13b70:	msrcc	(UNDEF: 47), lr
   13b74:	bicsvc	pc, r4, r2, asr #5
   13b78:	andeq	pc, r2, r3, lsl #22
   13b7c:	rsbscs	pc, r7, #76, 12	; 0x4c00000
   13b80:	rscpl	pc, fp, #200, 4	; 0x8000000c
   13b84:	b	1402d4c <g_benchSeparately@@Base+0x13d3d18>
   13b88:	blx	5ff52 <g_benchSeparately@@Base+0x30f1e>
   13b8c:	b	fe04fb94 <g_benchSeparately@@Base+0xfe020b60>
   13b90:	blx	9feda <g_benchSeparately@@Base+0x70ea6>
   13b94:	b	fe04fb9c <g_benchSeparately@@Base+0xfe020b68>
   13b98:	blx	dfce2 <g_benchSeparately@@Base+0xb0cae>
   13b9c:	b	fe04fba4 <g_benchSeparately@@Base+0xfe020b70>
   13ba0:			; <UNDEFINED> instruction: 0x47704010
   13ba4:	subscs	pc, sp, r0, asr #4
   13ba8:	svclt	0x00004770
   13bac:	push	{r0, r1, r7, r8, r9, sl}
   13bb0:			; <UNDEFINED> instruction: 0x460e47f0
   13bb4:	stmdbcs	pc, {r4, r6, r8, ip, lr, pc}	; <UNPREDICTABLE>
   13bb8:	adchi	pc, sl, r0, asr #4
   13bbc:	stmdaeq	pc, {r0, r5, r7, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
   13bc0:	strmi	pc, [r8, #-580]!	; 0xfffffdbc
   13bc4:	ldclcs	6, cr15, [r7], #-304	; 0xfffffed0
   13bc8:	strmi	pc, [r3, #-706]!	; 0xfffffd3e
   13bcc:	sfmpl	f7, 3, [fp], #800	; 0x320
   13bd0:	bvs	14104f8 <g_benchSeparately@@Base+0x13e14c4>
   13bd4:	bne	ff2506f4 <g_benchSeparately@@Base+0xff2216c0>
   13bd8:	cdpne	6, 11, cr15, cr1, cr7, {2}
   13bdc:	bl	a4c38 <g_benchSeparately@@Base+0x75c04>
   13be0:	ldrmi	r0, [r2], #780	; 0x30c
   13be4:			; <UNDEFINED> instruction: 0xf6c94480
   13be8:			; <UNDEFINED> instruction: 0x46046e37
   13bec:	ldrcc	r6, [r0], #-2081	; 0xfffff7df
   13bf0:	stcvc	8, cr15, [r8], {84}	; 0x54
   13bf4:	stcls	8, cr15, [r4], {84}	; 0x54
   13bf8:	strpl	pc, [r1, #-2828]	; 0xfffff4f4
   13bfc:	stcne	8, cr15, [ip], {84}	; 0x54
   13c00:	andcs	pc, r7, #12, 22	; 0x3000
   13c04:	blx	32528e <g_benchSeparately@@Base+0x2f625a>
   13c08:	blx	320816 <g_benchSeparately@@Base+0x2f17e2>
   13c0c:	b	13fc038 <g_benchSeparately@@Base+0x13cd004>
   13c10:	b	13e53ec <g_benchSeparately@@Base+0x13b63b8>
   13c14:	blx	3a47e6 <g_benchSeparately@@Base+0x3757b2>
   13c18:	b	1411034 <g_benchSeparately@@Base+0x13e2000>
   13c1c:	blx	3a4bf2 <g_benchSeparately@@Base+0x375bbe>
   13c20:	b	1410430 <g_benchSeparately@@Base+0x13e13fc>
   13c24:	blx	3a43f2 <g_benchSeparately@@Base+0x3753be>
   13c28:	blx	3d083e <g_benchSeparately@@Base+0x3a180a>
   13c2c:	ldmle	sp, {r0, r9, fp, ip, sp, lr, pc}^
   13c30:	tsteq	r0, r6, lsr #3	; <UNPREDICTABLE>
   13c34:	cmnvs	r3, #323584	; 0x4f000
   13c38:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
   13c3c:	ldrbvc	lr, [r5, #2819]!	; 0xb03
   13c40:	tsteq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   13c44:	bl	15ad50 <g_benchSeparately@@Base+0x12bd1c>
   13c48:	strmi	r5, [r8, #562]	; 0x232
   13c4c:	tstcs	r0, #56, 30	; 0xe0
   13c50:	bcc	feece860 <g_benchSeparately@@Base+0xfee9f82c>
   13c54:	rsb	r4, r0, r8, lsl r4
   13c58:	stmdble	ip, {r0, r1, r2, r3, r8, fp, sp}^
   13c5c:	stfeqd	f7, [pc], {166}	; 0xa6
   13c60:	cdpmi	2, 2, cr15, cr8, cr4, {2}
   13c64:	cmncs	r7, ip, asr #12	; <UNPREDICTABLE>
   13c68:	cdpmi	2, 2, cr15, cr3, cr2, {6}
   13c6c:	mvnpl	pc, r8, asr #5
   13c70:	strbvs	pc, [pc], #-584	; 13c78 <__assert_fail@plt+0x12cb4>	; <UNPREDICTABLE>
   13c74:	strbne	pc, [r8], #710	; 0x2c6	; <UNPREDICTABLE>
   13c78:	ldrne	pc, [r1, r7, asr #12]!
   13c7c:	ldmdane	r5, {r1, r2, r4, r7, sl, lr}^
   13c80:	strmi	r4, [r4], #1044	; 0x414
   13c84:	ldrvs	pc, [r7, -r9, asr #13]!
   13c88:			; <UNDEFINED> instruction: 0xf8d34603
   13c8c:	tstcc	r0, #0
   13c90:	stcge	8, cr15, [ip], {83}	; 0x53
   13c94:	stcls	8, cr15, [r8], {83}	; 0x53
   13c98:	vmla.f64	d15, d8, d1
   13c9c:	stchi	8, cr15, [r4], {83}	; 0x53
   13ca0:	strpl	pc, [sl, #-2817]	; 0xfffff4ff
   13ca4:	blx	6531e <g_benchSeparately@@Base+0x362ea>
   13ca8:	blx	5c4d6 <g_benchSeparately@@Base+0x2d4a2>
   13cac:	b	13e4cd4 <g_benchSeparately@@Base+0x13b5ca0>
   13cb0:	b	13e78b0 <g_benchSeparately@@Base+0x13b887c>
   13cb4:	blx	1e5492 <g_benchSeparately@@Base+0x1b645e>
   13cb8:	b	14134f8 <g_benchSeparately@@Base+0x13e44c4>
   13cbc:	blx	1e488e <g_benchSeparately@@Base+0x1b585a>
   13cc0:	b	14110dc <g_benchSeparately@@Base+0x13e20a8>
   13cc4:	blx	1e509e <g_benchSeparately@@Base+0x1b606a>
   13cc8:	blx	2104da <g_benchSeparately@@Base+0x1e14a6>
   13ccc:	ldmle	ip, {r2, sl, ip, sp, lr, pc}^
   13cd0:	tsteq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   13cd4:	ldrbvs	lr, [r5, #-2639]!	; 0xfffff5b1
   13cd8:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   13cdc:	bl	15ade8 <g_benchSeparately@@Base+0x12bdb4>
   13ce0:	tstcc	r0, #4064	; 0xfe0
   13ce4:	eorspl	lr, r2, #14336	; 0x3800
   13ce8:	svclt	0x0038458c
   13cec:	bl	9c934 <g_benchSeparately@@Base+0x6d900>
   13cf0:	ldrmi	r3, [r8], #-1204	; 0xfffffb4c
   13cf4:	vhadd.s8	d30, d6, d4
   13cf8:			; <UNDEFINED> instruction: 0xf2c174b1
   13cfc:	ldrmi	r6, [r4], #-1110	; 0xfffffbaa
   13d00:	andeq	pc, pc, #6
   13d04:	movwcs	r4, #5633	; 0x1601
   13d08:	pop	{r4, r5, r8, fp, ip}
   13d0c:	ldrb	r4, [sp, #2032]	; 0x7f0
   13d10:	bvc	fec90630 <g_benchSeparately@@Base+0xfec615fc>
   13d14:	bvs	15d0820 <g_benchSeparately@@Base+0x15a17ec>
   13d18:			; <UNDEFINED> instruction: 0xf0064492
   13d1c:	strmi	r0, [r1], -pc, lsl #4
   13d20:	bl	19c928 <g_benchSeparately@@Base+0x16d8f4>
   13d24:	pop	{r1, r3}
   13d28:	strb	r4, [pc, #2032]	; 14520 <__assert_fail@plt+0x1355c>
   13d2c:			; <UNDEFINED> instruction: 0xf7ed2030
   13d30:	svclt	0x0000b87d
   13d34:			; <UNDEFINED> instruction: 0xf7edb508
   13d38:	andcs	lr, r0, r2, lsl r8
   13d3c:	svclt	0x0000bd08
   13d40:	teqeq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   13d44:	tstcc	r0, r0, ror r4
   13d48:	ldcvs	8, cr15, [r0], {81}	; 0x51
   13d4c:			; <UNDEFINED> instruction: 0xf8513010
   13d50:			; <UNDEFINED> instruction: 0xf8515c0c
   13d54:			; <UNDEFINED> instruction: 0xf8514c08
   13d58:	addsmi	r2, r9, #4, 24	; 0x400
   13d5c:	ldcvs	8, cr15, [r0], {64}	; 0x40
   13d60:	stcpl	8, cr15, [ip], {64}	; 0x40
   13d64:	stcmi	8, cr15, [r8], {64}	; 0x40
   13d68:	stccs	8, cr15, [r4], {64}	; 0x40
   13d6c:	ldfltp	f5, [r0], #-940	; 0xfffffc54
   13d70:	svclt	0x00004770
   13d74:	strdlt	fp, [pc], r0
   13d78:	stcge	15, cr4, [r1], {33}	; 0x21
   13d7c:	strmi	r4, [lr], -r1, lsr #22
   13d80:	eorscs	r4, r0, #2130706432	; 0x7f000000
   13d84:	strmi	r2, [r5], -r0, lsl #2
   13d88:			; <UNDEFINED> instruction: 0x462058fb
   13d8c:	ldmdavs	fp, {r0, r3, r8, r9, sl, fp, sp, pc}
   13d90:			; <UNDEFINED> instruction: 0xf04f930d
   13d94:			; <UNDEFINED> instruction: 0xf7ed0300
   13d98:	vtst.8	d30, d20, d0
   13d9c:			; <UNDEFINED> instruction: 0xf64c4128
   13da0:	vmvn.i32	q9, #9984	; 0x00002700
   13da4:	vaddw.s8	q10, q4, d19
   13da8:	vhsub.s8	<illegal reg q10.5>, q12, <illegal reg q13.5>
   13dac:	vqdmlal.s<illegal width 8>	q11, d6, d3[3]
   13db0:	ldrtmi	r1, [r1], #-968	; 0xfffffc38
   13db4:	ldrtmi	r4, [r3], #-1074	; 0xfffffbce
   13db8:	tstls	r3, r5, lsl #12
   13dbc:	movwls	r9, #25092	; 0x6204
   13dc0:	ldrcc	r4, [r0, #-1574]	; 0xfffff9da
   13dc4:	ldrcc	ip, [r0], #-3599	; 0xfffff1f1
   13dc8:			; <UNDEFINED> instruction: 0xf84542be
   13dcc:			; <UNDEFINED> instruction: 0xf8450c10
   13dd0:			; <UNDEFINED> instruction: 0xf8451c0c
   13dd4:			; <UNDEFINED> instruction: 0xf8452c08
   13dd8:	mvnsle	r3, r4, lsl #24
   13ddc:	blgt	1e5670 <g_benchSeparately@@Base+0x1b663c>
   13de0:	adcvs	r4, sl, r8, lsl #22
   13de4:	eorvs	r4, r8, r8, lsl #20
   13de8:	rsbvs	r4, r9, sl, ror r4
   13dec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13df0:	subsmi	r9, sl, sp, lsl #22
   13df4:	andcs	sp, r0, r2, lsl #2
   13df8:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   13dfc:	svc	0x00e0f7ec
   13e00:	andeq	fp, r1, ip, asr r1
   13e04:	andeq	r0, r0, r0, lsl #2
   13e08:	strdeq	fp, [r1], -r4
   13e0c:			; <UNDEFINED> instruction: 0xf0002900
   13e10:	push	{r1, r6, r7, pc}
   13e14:			; <UNDEFINED> instruction: 0x46804ff8
   13e18:	bl	6de2c <g_benchSeparately@@Base+0x3edf8>
   13e1c:	bvs	fe19662c <g_benchSeparately@@Base+0xfe1675f8>
   13e20:	ldrmi	r4, [r3], #-1673	; 0xfffff977
   13e24:	blcs	3edf40 <g_benchSeparately@@Base+0x3bef0c>
   13e28:	bcs	403c90 <g_benchSeparately@@Base+0x3d4c5c>
   13e2c:	bl	abe40 <g_benchSeparately@@Base+0x7ce0c>
   13e30:	ldrmi	r0, [r4], -r6
   13e34:	movwcs	fp, #8076	; 0x1f8c
   13e38:	stmdacs	pc, {r8, r9, sp}	; <UNPREDICTABLE>
   13e3c:	movweq	lr, #23107	; 0x5a43
   13e40:	andcc	pc, r4, r8, asr #17
   13e44:	adchi	pc, r9, r0, asr #4
   13e48:	cmple	ip, r0, lsl #28
   13e4c:	mnfeqdp	f7, #2.0
   13e50:	movtle	r4, #9678	; 0x25ce
   13e54:	ldrdvc	pc, [r8], -r8
   13e58:	cmncs	r7, ip, asr #12	; <UNPREDICTABLE>
   13e5c:	ldrdgt	pc, [ip], -r8
   13e60:	adcsne	pc, r1, #74448896	; 0x4700000
   13e64:			; <UNDEFINED> instruction: 0x0010f8d8
   13e68:	mvnpl	pc, r8, asr #5
   13e6c:			; <UNDEFINED> instruction: 0x4014f8d8
   13e70:	eorsvs	pc, r7, #210763776	; 0xc900000
   13e74:			; <UNDEFINED> instruction: 0xf8d3464b
   13e78:	tstcc	r0, #0
   13e7c:	stcvs	8, cr15, [ip], {83}	; 0x53
   13e80:	stcpl	8, cr15, [r8], {83}	; 0x53
   13e84:	strvc	pc, [fp, -r1, lsl #22]
   13e88:	stclt	8, cr15, [r4], {83}	; 0x53
   13e8c:	strgt	pc, [r6], -r1, lsl #22
   13e90:	blx	65512 <g_benchSeparately@@Base+0x364de>
   13e94:	blx	53eb2 <g_benchSeparately@@Base+0x24e7e>
   13e98:	b	13e4ecc <g_benchSeparately@@Base+0x13b5e98>
   13e9c:	b	13e5e80 <g_benchSeparately@@Base+0x13b6e4c>
   13ea0:	blx	a5a82 <g_benchSeparately@@Base+0x76a4e>
   13ea4:	b	1411ac8 <g_benchSeparately@@Base+0x13e2a94>
   13ea8:	blx	a4272 <g_benchSeparately@@Base+0x7523e>
   13eac:	b	1412ecc <g_benchSeparately@@Base+0x13e3e98>
   13eb0:	blx	a528a <g_benchSeparately@@Base+0x76256>
   13eb4:	blx	cfebe <g_benchSeparately@@Base+0xa0e8a>
   13eb8:	sbcsle	pc, ip, #4, 8	; 0x4000000
   13ebc:	vmlaeq.f64	d14, d25, d30
   13ec0:	andvc	pc, r8, r8, asr #17
   13ec4:	cdpeq	0, 0, cr15, cr15, cr14, {1}
   13ec8:	andgt	pc, ip, r8, asr #17
   13ecc:	mnfeqs	f7, #0.5
   13ed0:	andseq	pc, r0, r8, asr #17
   13ed4:			; <UNDEFINED> instruction: 0xf8c844f1
   13ed8:	strbmi	r4, [sl, #20]
   13edc:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   13ee0:	pop	{r2, r3, r6, fp, ip, lr, pc}
   13ee4:			; <UNDEFINED> instruction: 0xf1088ff8
   13ee8:			; <UNDEFINED> instruction: 0xf1c60018
   13eec:	ldrtmi	r0, [r0], #-528	; 0xfffffdf0
   13ef0:	ldrbtcs	pc, [r7], -ip, asr #12	; <UNPREDICTABLE>
   13ef4:	svc	0x004cf7ec
   13ef8:	ldrdeq	pc, [ip], -r8
   13efc:			; <UNDEFINED> instruction: 0x5018f8d8
   13f00:	strbtpl	pc, [fp], r8, asr #5	; <UNPREDICTABLE>
   13f04:	ldrdmi	pc, [r8], -r8
   13f08:			; <UNDEFINED> instruction: 0x13b1f647
   13f0c:			; <UNDEFINED> instruction: 0x201cf8d8
   13f10:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
   13f14:			; <UNDEFINED> instruction: 0x1010f8d8
   13f18:	mnfeqdp	f7, #2.0
   13f1c:	strmi	pc, [r5], #-2822	; 0xfffff4fa
   13f20:	ldrdvc	pc, [r0], -r8	; <UNPREDICTABLE>
   13f24:	andeq	pc, r2, #6144	; 0x1800
   13f28:	ldrdpl	pc, [r4], -r8	; <UNPREDICTABLE>
   13f2c:			; <UNDEFINED> instruction: 0x0014f8d8
   13f30:	tstne	r7, r6, lsl #22	; <UNPREDICTABLE>
   13f34:	ldrbtmi	lr, [r4], #2639	; 0xa4f
   13f38:	streq	pc, [r5, #-2822]	; 0xfffff4fa
   13f3c:	rscsmi	lr, r2, #323584	; 0x4f000
   13f40:			; <UNDEFINED> instruction: 0xf404fb03
   13f44:	ldrdeq	pc, [r8], -r8	; <UNPREDICTABLE>
   13f48:	mvnsmi	lr, pc, asr #20
   13f4c:	vqdmulh.s<illegal width 8>	d15, d2, d3
   13f50:	ldrbmi	lr, [r5, #2639]!	; 0xa4f
   13f54:			; <UNDEFINED> instruction: 0xf101fb03
   13f58:	andseq	pc, r0, r0, asr #3
   13f5c:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   13f60:	strbmi	r4, [lr, #1153]	; 0x481
   13f64:	andeq	pc, r0, pc, asr #32
   13f68:	andmi	pc, r8, r8, asr #17
   13f6c:	smlabtcs	r3, r8, r9, lr
   13f70:	eoreq	pc, r8, r8, asr #17
   13f74:	andscc	pc, r4, r8, asr #17
   13f78:	strb	sp, [fp, -pc, lsr #7]!
   13f7c:	streq	lr, [r9], #-2986	; 0xfffff456
   13f80:	andseq	pc, r8, r8, lsl #2
   13f84:	strtmi	r4, [r2], -r9, asr #12
   13f88:	svc	0x0002f7ec
   13f8c:			; <UNDEFINED> instruction: 0xf8c82000
   13f90:	pop	{r3, r5, lr}
   13f94:	strdcs	r8, [r1], -r8	; <UNPREDICTABLE>
   13f98:			; <UNDEFINED> instruction: 0xf1084770
   13f9c:	ldrtmi	r0, [r0], #-24	; 0xffffffe8
   13fa0:	cdp	7, 15, cr15, cr6, cr12, {7}
   13fa4:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   13fa8:	ldrmi	r2, [ip], #-0
   13fac:	eormi	pc, r8, r8, asr #17
   13fb0:	svchi	0x00f8e8bd
   13fb4:	stmdbvs	r2, {r0, r1, r6, fp, sp, lr}
   13fb8:	orrslt	fp, fp, r0, lsl r4
   13fbc:	movwmi	lr, #10704	; 0x29d0
   13fc0:	b	13ee4cc <g_benchSeparately@@Base+0x13bf498>
   13fc4:	bl	ecd98 <g_benchSeparately@@Base+0xbdd64>
   13fc8:	bl	1313a0 <g_benchSeparately@@Base+0x10236c>
   13fcc:	bl	12909c <g_benchSeparately@@Base+0xfa068>
   13fd0:			; <UNDEFINED> instruction: 0x460134b1
   13fd4:			; <UNDEFINED> instruction: 0xf8516a82
   13fd8:	movwcs	r0, #2840	; 0xb18
   13fdc:			; <UNDEFINED> instruction: 0xf85d4420
   13fe0:	ldrbt	r4, [r3], #-2820	; 0xfffff4fc
   13fe4:	ldrtvc	pc, [r1], #582	; 0x246	; <UNPREDICTABLE>
   13fe8:	ldrbvs	pc, [r6], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   13fec:			; <UNDEFINED> instruction: 0xe7f04414
   13ff0:	andvs	fp, r1, r9, lsl #20
   13ff4:	svclt	0x00004770
   13ff8:	blt	2e000 <_IO_stdin_used@@Base+0x12414>
   13ffc:	svclt	0x00004770
   14000:	svcmi	0x00f0e92d
   14004:	movwls	fp, #12445	; 0x309d
   14008:	andls	r0, r2, #17563648	; 0x10c0000
   1400c:	tstls	r7, r5, lsl r0
   14010:	andhi	pc, r7, #64	; 0x40
   14014:	vmul.i8	d18, d0, d15
   14018:	ldmib	sp, {r0, r1, r2, r5, sl, pc}^
   1401c:	stmdbcc	r0!, {r1, r9, sl, ip, lr}
   14020:	sbcspl	pc, r6, #-1342177276	; 0xb0000004
   14024:	sbcpl	pc, r0, #211812352	; 0xca00000
   14028:	vadd.i8	d17, d18, d26
   1402c:	tstls	sl, lr, ror #7
   14030:	mvneq	pc, #1610612748	; 0x6000000c
   14034:	tstls	r4, r1, lsl #8
   14038:	cmpcc	pc, lr, asr #12	; <UNPREDICTABLE>
   1403c:	bicsvc	pc, r4, r2, asr #5
   14040:	movweq	lr, #15174	; 0x3b46
   14044:	cdpcs	6, 8, cr15, cr7, cr12, {2}
   14048:	andsls	r1, r0, #6881280	; 0x690000
   1404c:			; <UNDEFINED> instruction: 0xf64a9311
   14050:	vqsub.s8	d22, d3, d29
   14054:	vrsra.s8	<illegal reg q10.5>, <illegal reg q12.5>, #4
   14058:			; <UNDEFINED> instruction: 0xf6c722b2
   1405c:	vrsra.s8	d18, d4, #8
   14060:	bl	11abc14 <g_benchSeparately@@Base+0x117cbe0>
   14064:	tstls	ip, r2, lsl #4
   14068:	vadd.i8	<illegal reg q8.5>, q12, <illegal reg q13.5>
   1406c:	vmla.f<illegal width 8>	d22, d6, d2[3]
   14070:	andls	r1, sp, #200, 2	; 0x32
   14074:			; <UNDEFINED> instruction: 0xf64e930e
   14078:	bl	11a09bc <g_benchSeparately@@Base+0x1171988>
   1407c:	vsubw.s8	q8, q1, d1
   14080:	movwls	r7, #62164	; 0xf2d4
   14084:	teqvs	sp, #77594624	; 0x4a00000	; <UNPREDICTABLE>
   14088:	vaddl.s8	<illegal reg q12.5>, d12, d8
   1408c:	andls	r2, r4, #-939524094	; 0xc8000002
   14090:			; <UNDEFINED> instruction: 0xf6479313
   14094:			; <UNDEFINED> instruction: 0xf6c913b1
   14098:	tstls	r6, #-603979776	; 0xdc000000
   1409c:	bls	4facc4 <g_benchSeparately@@Base+0x4cbc90>
   140a0:	ldmib	r3, {r2, r3, r4, r7, r8, fp, sp, lr}^
   140a4:	ldmib	r3, {r8, sl, pc}^
   140a8:			; <UNDEFINED> instruction: 0x33206102
   140ac:	cfstrsls	mvf9, [r4], {6}
   140b0:			; <UNDEFINED> instruction: 0xf708fb02
   140b4:	ldceq	8, cr15, [r0], {83}	; 0x53
   140b8:	stmdbhi	r4, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   140bc:	stcge	8, cr15, [ip], {83}	; 0x53
   140c0:	strvc	pc, [r5, -r4, lsl #22]
   140c4:	blx	a591e <g_benchSeparately@@Base+0x768ea>
   140c8:	bls	1530e8 <g_benchSeparately@@Base+0x1240b4>
   140cc:			; <UNDEFINED> instruction: 0xf85344b9
   140d0:	movwls	r5, #35844	; 0x8c04
   140d4:	tstgt	r1, r2, lsl #22	; <UNPREDICTABLE>
   140d8:			; <UNDEFINED> instruction: 0xbc10e9dd
   140dc:	smladeq	fp, r8, fp, lr
   140e0:	blx	fe9b9d12 <g_benchSeparately@@Base+0xfe98acde>
   140e4:	bls	12dcf4 <g_benchSeparately@@Base+0xfecc0>
   140e8:	stmdbeq	ip, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   140ec:	stc2	11, cr15, [r0], {4}	; <UNPREDICTABLE>
   140f0:	blx	a5136 <g_benchSeparately@@Base+0x76102>
   140f4:	ldmib	sp, {r1, r3, r9, fp, lr, pc}^
   140f8:	blx	fe843132 <g_benchSeparately@@Base+0xfe8140fe>
   140fc:	bl	59450c <g_benchSeparately@@Base+0x5654d8>
   14100:	ldrmi	r0, [r3], -fp, lsl #16
   14104:	bl	11e5a94 <g_benchSeparately@@Base+0x11b6a60>
   14108:	ldrmi	r0, [lr], -r2, lsl #4
   1410c:			; <UNDEFINED> instruction: 0x46174451
   14110:	stcls	6, cr4, [r6], {34}	; 0x22
   14114:	stc2	11, cr15, [r4], {2}	; <UNPREDICTABLE>
   14118:			; <UNDEFINED> instruction: 0xcc05fb03
   1411c:	movwcs	lr, #10717	; 0x29dd
   14120:	strpl	pc, [r6], -r4, lsr #23
   14124:	bleq	ced6c <g_benchSeparately@@Base+0x9fd38>
   14128:	ldrmi	r9, [ip], -sl, lsl #20
   1412c:	streq	lr, [r4], #-2881	; 0xfffff4bf
   14130:	bicvc	lr, r8, pc, asr #20
   14134:	bvc	ff0cea78 <g_benchSeparately@@Base+0xff09fa44>
   14138:	stmib	sp, {r5, r9, sl, lr}^
   1413c:	ldrtmi	r5, [r2], -r2, lsl #12
   14140:	strbtmi	r9, [r2], #-3330	; 0xfffff2fe
   14144:	b	13f8958 <g_benchSeparately@@Base+0x13c9924>
   14148:	ldmib	sp, {r0, r1, r3, r6, r7, r9, sl, ip, sp, lr}^
   1414c:	b	119cd8c <g_benchSeparately@@Base+0x116dd58>
   14150:	b	13d5a98 <g_benchSeparately@@Base+0x13a6a64>
   14154:	bl	571480 <g_benchSeparately@@Base+0x54244c>
   14158:	bls	d7168 <g_benchSeparately@@Base+0xa8134>
   1415c:	b	12a59d8 <g_benchSeparately@@Base+0x12769a4>
   14160:	bl	1094ecc <g_benchSeparately@@Base+0x1065e98>
   14164:	b	13d5580 <g_benchSeparately@@Base+0x13a654c>
   14168:	b	13f2ca0 <g_benchSeparately@@Base+0x13c3c6c>
   1416c:	b	1072890 <g_benchSeparately@@Base+0x104385c>
   14170:	b	1295ed4 <g_benchSeparately@@Base+0x1266ea0>
   14174:			; <UNDEFINED> instruction: 0x07c10a55
   14178:	stcls	7, cr0, [sl, #-928]	; 0xfffffc60
   1417c:	b	1278d9c <g_benchSeparately@@Base+0x1249d68>
   14180:	bls	5966e8 <g_benchSeparately@@Base+0x5676b4>
   14184:	cmpeq	fp, r1, asr #20
   14188:	ldrbeq	lr, [r5], #-2628	; 0xfffff5bc
   1418c:	b	103b5ac <g_benchSeparately@@Base+0x100c578>
   14190:	blx	9430a <g_benchSeparately@@Base+0x652d6>
   14194:	blx	d21ba <g_benchSeparately@@Base+0xa3186>
   14198:	blx	d2db6 <g_benchSeparately@@Base+0xa3d82>
   1419c:	blx	d31be <g_benchSeparately@@Base+0xa418a>
   141a0:	bls	1d15d0 <g_benchSeparately@@Base+0x1a259c>
   141a4:	bllt	152de4 <g_benchSeparately@@Base+0x123db0>
   141a8:	movwcs	pc, #60322	; 0xeba2	; <UNPREDICTABLE>
   141ac:	stmdahi	r9, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   141b0:			; <UNDEFINED> instruction: 0xcc01fb0e
   141b4:	tstcs	r0, #3358720	; 0x334000
   141b8:	andeq	lr, r3, #11264	; 0x2c00
   141bc:	blx	fe9f8a0a <g_benchSeparately@@Base+0xfe9c99d6>
   141c0:	blx	39ce02 <g_benchSeparately@@Base+0x36ddce>
   141c4:	stmib	sp, {r8, sl, ip, lr}^
   141c8:	bl	21ce00 <g_benchSeparately@@Base+0x1eddcc>
   141cc:	andls	r0, sp, #805306368	; 0x30000000
   141d0:	movwcs	pc, #60326	; 0xeba6	; <UNPREDICTABLE>
   141d4:	movwcs	lr, #10701	; 0x29cd
   141d8:	andeq	lr, r3, #12, 22	; 0x3000
   141dc:	blx	feab89f2 <g_benchSeparately@@Base+0xfea899be>
   141e0:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
   141e4:	stmiane	sl!, {r1, r2, r3, r8, r9, sp}^
   141e8:	andls	r9, pc, #8, 22	; 0x2000
   141ec:	addsmi	r9, sl, #20, 20	; 0x14000
   141f0:	svcge	0x0054f4bf
   141f4:	andsls	r4, r3, fp, asr #12
   141f8:	stcls	6, cr4, [r6], {32}
   141fc:			; <UNDEFINED> instruction: 0x461f46b9
   14200:	movwcc	pc, #5701	; 0x1645	; <UNPREDICTABLE>
   14204:	mvnsvs	pc, #214958080	; 0xcd00000
   14208:	adcmi	pc, r9, #73400320	; 0x4600000
   1420c:	rsbsvc	pc, r9, #192, 12	; 0xc000000
   14210:	strmi	r9, [r8], r4, lsl #4
   14214:	stc2	11, cr15, [r4], {3}	; <UNPREDICTABLE>
   14218:	blls	138e40 <g_benchSeparately@@Base+0x109e0c>
   1421c:	ldcls	6, cr4, [sl, #-716]	; 0xfffffd34
   14220:	blx	fa67e <g_benchSeparately@@Base+0xcb64a>
   14224:			; <UNDEFINED> instruction: 0xf025c000
   14228:	blx	fe914aae <g_benchSeparately@@Base+0xfe8e5a7a>
   1422c:	blls	525640 <g_benchSeparately@@Base+0x4f660c>
   14230:	stfeqd	f7, [r1], {1}
   14234:	strmi	r4, [r5], #-1550	; 0xfffff9f2
   14238:	stmdals	r8, {r2, r8, fp, ip, pc}
   1423c:	eorcc	r3, r0, #67108864	; 0x4000000
   14240:	eorge	pc, r8, sp, asr #17
   14244:	svclt	0x00384563
   14248:			; <UNDEFINED> instruction: 0xf64a2220
   1424c:	ldrmi	r6, [r6], #-3171	; 0xfffff39d
   14250:	blx	3aa6a <g_benchSeparately@@Base+0xba36>
   14254:	strbeq	pc, [r0, r9, lsl #6]!	; <UNPREDICTABLE>
   14258:	bls	93104 <g_benchSeparately@@Base+0x640d0>
   1425c:	subseq	lr, r5, r0, asr #20
   14260:	strcc	pc, [r7, -r2, lsl #22]
   14264:	b	1096214 <g_benchSeparately@@Base+0x10671e0>
   14268:	ldmib	sp, {r2, r4, r6, r9}^
   1426c:	ldmdbls	r6, {r4, r8, sl, lr}
   14270:	lfmcs	f7, 1, [r2], #816	; 0x330
   14274:	bls	1ce9b0 <g_benchSeparately@@Base+0x19f97c>
   14278:	ldrls	r0, [r5], -r3, rrx
   1427c:	bicsvc	lr, r5, #274432	; 0x43000
   14280:	ldmib	sp, {r0, r2, r4, r6, r9, sl, lr}^
   14284:	strmi	r9, [ip], -ip, lsl #20
   14288:			; <UNDEFINED> instruction: 0xf400fb04
   1428c:			; <UNDEFINED> instruction: 0x464e197d
   14290:	blx	3b96b6 <g_benchSeparately@@Base+0x38a682>
   14294:	mvnseq	r4, r2, lsl #10
   14298:	subsvs	lr, sl, #270336	; 0x42000
   1429c:	bls	44ea18 <g_benchSeparately@@Base+0x41f9e4>
   142a0:			; <UNDEFINED> instruction: 0x4656189b
   142a4:	subeq	lr, r6, #323584	; 0x4f000
   142a8:	b	10bbae4 <g_benchSeparately@@Base+0x108cab0>
   142ac:	blx	fe830e1a <g_benchSeparately@@Base+0xfe801de6>
   142b0:	b	13faaf0 <g_benchSeparately@@Base+0x13cbabc>
   142b4:	cdpls	4, 0, cr1, cr12, cr6, {6}
   142b8:	b	1125414 <g_benchSeparately@@Base+0x10f63e0>
   142bc:	cfmvsrls	mvf2, r6
   142c0:	andeq	lr, r2, #68, 22	; 0x11000
   142c4:	teqeq	r0, #178257920	; 0xaa00000
   142c8:	b	103badc <g_benchSeparately@@Base+0x100caa8>
   142cc:	teqeq	r4, #22
   142d0:	ldmdane	fp, {r1, r2, r3, r9, sl, fp, ip, pc}
   142d4:	addmi	lr, r6, pc, asr #20
   142d8:	b	113bae8 <g_benchSeparately@@Base+0x110cab4>
   142dc:	cfmvdlrls	mvd15, r5
   142e0:	streq	lr, [r4, #-2882]	; 0xfffff4be
   142e4:	addscc	lr, r6, r0, asr #20
   142e8:	mcrls	4, 0, r0, cr14, cr7, {5}
   142ec:	b	fe0da360 <g_benchSeparately@@Base+0xfe0ab32c>
   142f0:	stmdals	r6, {r0, r3, r9}
   142f4:	b	11e5b28 <g_benchSeparately@@Base+0x11b6af4>
   142f8:	mcrls	7, 0, r3, cr6, cr6, {4}
   142fc:	streq	lr, [r5, #-2887]	; 0xfffff4b9
   14300:	blx	fbf2a <g_benchSeparately@@Base+0xccef6>
   14304:	ldrbeq	pc, [r4, r2, lsl #6]!	; <UNPREDICTABLE>
   14308:	ldmib	sp, {r1, r2, r4, r6, r9, sl, lr}^
   1430c:	blx	1fab2e <g_benchSeparately@@Base+0x1cbafa>
   14310:	rsbsmi	pc, r5, fp, lsl #14
   14314:	stmibvc	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   14318:	ldrbeq	lr, [sl], #-2628	; 0xfffff5bc
   1431c:	ldmdbeq	r0, {r0, r3, r6, r9, fp, sp, lr, pc}^
   14320:	blx	3ba33a <g_benchSeparately@@Base+0x38b306>
   14324:			; <UNDEFINED> instruction: 0xf64c3505
   14328:	blx	feadd10e <g_benchSeparately@@Base+0xfeaae0da>
   1432c:	vqdmlsl.s<illegal width 8>	q13, d8, d0
   14330:	blx	292e6 <_IO_stdin_used@@Base+0xd6fa>
   14334:	strmi	r7, [r8], -r8, lsl #14
   14338:	blge	cea74 <g_benchSeparately@@Base+0x9fa40>
   1433c:	blx	fe8a5cbe <g_benchSeparately@@Base+0xfe876c8a>
   14340:	ldmibne	lr!, {r1, r2, r3, r8, r9, fp, sp, pc}
   14344:	blx	79b5a <g_benchSeparately@@Base+0x4ab26>
   14348:	strtmi	pc, [fp], #1540	; 0x604
   1434c:	stmdbvs	r9, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   14350:	blx	fe93ab62 <g_benchSeparately@@Base+0xfe90bb2e>
   14354:	ldrbeq	r4, [r7, lr, lsl #10]
   14358:	andeq	lr, ip, #26624	; 0x6800
   1435c:	movweq	lr, #47939	; 0xbb43
   14360:	rsbmi	r4, r2, sp, asr #8
   14364:	stmdaeq	r5, {r0, r1, r7, r9, fp, sp, lr, pc}
   14368:	stcls	12, cr9, [sl, #-32]	; 0xffffffe0
   1436c:	ldmib	sp, {r2, r8, r9, fp, ip, pc}^
   14370:	blx	13ef82 <g_benchSeparately@@Base+0x10ff4e>
   14374:	strmi	pc, [ip], -r5, lsl #10
   14378:			; <UNDEFINED> instruction: 0x465e9913
   1437c:	b	11d635c <g_benchSeparately@@Base+0x11a7328>
   14380:	blx	1160f6 <g_benchSeparately@@Base+0xe70c2>
   14384:	b	11d1394 <g_benchSeparately@@Base+0x11a2360>
   14388:	blx	d5cfa <g_benchSeparately@@Base+0xa6cc6>
   1438c:	stmdbls	sl, {r0, r8, sl, ip, lr}
   14390:	strmi	pc, [r8], #-2830	; 0xfffff4f2
   14394:	blge	113220 <g_benchSeparately@@Base+0xe41ec>
   14398:	cmncs	r7, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   1439c:	stmdbhi	lr, {r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   143a0:	blx	25656 <_IO_stdin_used@@Base+0x9a6a>
   143a4:	strtmi	pc, [r1], #1287	; 0x507
   143a8:	strpl	pc, [r6], -lr, lsl #22
   143ac:	andeq	lr, ip, #24, 22	; 0x6000
   143b0:	strmi	pc, [lr, #-2983]	; 0xfffff459
   143b4:	mvnpl	pc, #200, 4	; 0x8000000c
   143b8:	movweq	lr, #39747	; 0x9b43
   143bc:	strbvc	lr, [fp, pc, asr #20]
   143c0:	ldrtmi	r4, [r5], #-98	; 0xffffff9e
   143c4:	strmi	r4, [r4], -fp, rrx
   143c8:			; <UNDEFINED> instruction: 0xf402fb04
   143cc:	bicvc	lr, sl, pc, asr #20
   143d0:	strmi	pc, [r3], #-2830	; 0xfffff4f2
   143d4:	beq	16cecf8 <g_benchSeparately@@Base+0x169fcc4>
   143d8:	stmdavc	lr, {r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   143dc:	cmpeq	fp, r1, asr #20
   143e0:	blx	25c02 <_IO_stdin_used@@Base+0xa016>
   143e4:	strtmi	pc, [r0], #1281	; 0x501
   143e8:	bpl	2d3028 <g_benchSeparately@@Base+0x2a3ff4>
   143ec:	andeq	lr, ip, #23552	; 0x5c00
   143f0:	strmi	pc, [lr, #-2977]	; 0xfffff45f
   143f4:	rsbscs	pc, r7, ip, asr #12
   143f8:	rscpl	pc, fp, r8, asr #5
   143fc:	tsteq	r0, r8, asr #22
   14400:	ldrbmi	r4, [r5], #-98	; 0xffffff9e
   14404:	blx	1a45b2 <g_benchSeparately@@Base+0x17557e>
   14408:	blx	3d101a <g_benchSeparately@@Base+0x3a1fe6>
   1440c:	blx	fe8a081a <g_benchSeparately@@Base+0xfe8717e6>
   14410:	strmi	r2, [fp], #-782	; 0xfffffcf2
   14414:	tsteq	ip, r2, lsl fp
   14418:	movweq	lr, #15168	; 0x3b40
   1441c:	tstls	r9, #24, 2
   14420:	blls	60ccf0 <g_benchSeparately@@Base+0x5ddcbc>
   14424:	ldmdale	pc, {r0, r1, r2, r3, r4, r8, r9, fp, sp}	; <UNPREDICTABLE>
   14428:	strmi	lr, [r2, #-2525]	; 0xfffff623
   1442c:	bicvc	pc, r5, #1610612740	; 0x60000004
   14430:	cmpvs	r6, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   14434:	eorcc	pc, pc, #81788928	; 0x4e00000
   14438:	vmul.i<illegal width 8>	d17, d18, d3[4]
   1443c:	tstls	sl, #212, 4	; 0x4000000d
   14440:	bl	10a5cf4 <g_benchSeparately@@Base+0x1076cc0>
   14444:	tstls	fp, #201326592	; 0xc000000
   14448:	ldrmi	lr, [sl, #-2525]	; 0xfffff623
   1444c:	bls	57b0b0 <g_benchSeparately@@Base+0x54c07c>
   14450:			; <UNDEFINED> instruction: 0xf14518e4
   14454:	strtmi	r0, [r0], -r0, lsl #10
   14458:	strtmi	r2, [r9], -r1, lsl #8
   1445c:			; <UNDEFINED> instruction: 0xf7fd9400
   14460:	andslt	pc, sp, r9, asr #31
   14464:	svchi	0x00f0e8bd
   14468:			; <UNDEFINED> instruction: 0x5602e9dd
   1446c:	ldmdals	r5, {r5, r8, r9, fp, ip, sp}
   14470:	sbcspl	pc, r6, #-1342177276	; 0xb0000004
   14474:	sbcpl	pc, r0, #211812352	; 0xca00000
   14478:	stmiane	sl!, {r0, r3, r4, r9, sl, lr}
   1447c:	tstls	r8, #16777216	; 0x1000000
   14480:	mvnvc	pc, #536870916	; 0x20000004
   14484:	vorr.i32	d25, #102	; 0x00000066
   14488:			; <UNDEFINED> instruction: 0xf64e03ea
   1448c:	vmla.f<illegal width 8>	d19, d2, d3[3]
   14490:	bl	11b0be8 <g_benchSeparately@@Base+0x1181bb4>
   14494:			; <UNDEFINED> instruction: 0xf64c0303
   14498:	stmdane	r9!, {r0, r1, r2, r7, r9, sl, fp, sp}^
   1449c:	movwls	r9, #45578	; 0xb20a
   144a0:	eorsvs	pc, sp, #77594624	; 0x4a00000
   144a4:	cmnpl	r9, #805306372	; 0x30000004	; <UNPREDICTABLE>
   144a8:	adcscs	pc, r2, #204, 4	; 0xc000000c
   144ac:	tstcs	r4, #208666624	; 0xc700000	; <UNPREDICTABLE>
   144b0:	cdppl	2, 14, cr15, cr11, cr8, {6}
   144b4:	andeq	lr, r2, #71680	; 0x11800
   144b8:	stmiane	fp!, {r1, r2, r8, ip, pc}^
   144bc:	cmpvs	lr, r8, asr #4	; <UNPREDICTABLE>
   144c0:	vsubhn.i16	d20, q11, <illegal reg q1.5>
   144c4:	andls	r1, r7, #200, 2	; 0x32
   144c8:	subcc	pc, pc, #81788928	; 0x4e00000
   144cc:	vsubw.s8	<illegal reg q12.5>, q1, d8
   144d0:	bl	11b1028 <g_benchSeparately@@Base+0x1181ff4>
   144d4:	andls	r0, ip, #67108864	; 0x4000000
   144d8:			; <UNDEFINED> instruction: 0xf64a9309
   144dc:	vrsra.s8	d22, d29, #4
   144e0:	tstls	r3, #-939524094	; 0xc8000002
   144e4:			; <UNDEFINED> instruction: 0x13b1f647
   144e8:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
   144ec:			; <UNDEFINED> instruction: 0xf8db9314
   144f0:			; <UNDEFINED> instruction: 0xf10b2018
   144f4:	vldrls	d0, [r3, #-128]	; 0xffffff80
   144f8:	stceq	8, cr15, [r0], #-364	; 0xfffffe94
   144fc:	ldcvc	8, cr15, [ip], {91}	; 0x5b
   14500:	strtmi	r9, [r9], -lr, lsl #4
   14504:	strtmi	r9, [ip], -ip, lsl #20
   14508:			; <UNDEFINED> instruction: 0xf100fb01
   1450c:	ldchi	8, cr15, [r8], {91}	; 0x5b
   14510:	strne	pc, [r7, -r2, lsl #22]
   14514:	ldcls	8, cr15, [r4], {91}	; 0x5b
   14518:	smlatbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
   1451c:	ldcvs	8, cr15, [r0], {91}	; 0x5b
   14520:			; <UNDEFINED> instruction: 0xf508fb05
   14524:	stccc	8, cr15, [ip], {91}	; 0x5b
   14528:	strpl	pc, [r9, #-2818]	; 0xfffff4fe
   1452c:	stcgt	8, cr15, [r4], {91}	; 0x5b
   14530:	smlabteq	r4, sp, r9, lr
   14534:	blx	13a552 <g_benchSeparately@@Base+0x10b51e>
   14538:	ldrtmi	pc, [r8], #-262	; 0xfffffefa	; <UNPREDICTABLE>
   1453c:	andls	r4, r5, r7, lsl r6
   14540:	stmdbhi	r7, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14544:	bls	2ba55c <g_benchSeparately@@Base+0x28b528>
   14548:	cfstrsls	mvf4, [ip, #-676]	; 0xfffffd5c
   1454c:	stmdals	r5, {r1, r7, fp, ip}
   14550:	blx	178d9a <g_benchSeparately@@Base+0x149d66>
   14554:	strtmi	r1, [r1], -r3, lsl #6
   14558:	bls	2fb598 <g_benchSeparately@@Base+0x2cc564>
   1455c:	strvs	pc, [r5, -r6, lsr #23]
   14560:	beq	cf268 <g_benchSeparately@@Base+0xa0234>
   14564:			; <UNDEFINED> instruction: 0xf104fb01
   14568:	blx	25e12 <_IO_stdin_used@@Base+0xa226>
   1456c:	bls	19b5a4 <g_benchSeparately@@Base+0x16c570>
   14570:	smlatbeq	r0, r4, fp, pc	; <UNPREDICTABLE>
   14574:	ldrmi	r9, [pc], #-3335	; 1457c <__assert_fail@plt+0x135b8>
   14578:	bl	63b188 <g_benchSeparately@@Base+0x60c154>
   1457c:	sfmls	f0, 4, [r8], {2}
   14580:	stmdbeq	r5, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   14584:	stmdaeq	r3, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
   14588:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
   1458c:	strbtmi	r0, [r1], #-260	; 0xfffffefc
   14590:	movweq	lr, #15175	; 0x3b47
   14594:	tstls	r5, r4, lsl #16
   14598:	bicvc	lr, r8, pc, asr #20
   1459c:	blls	425e1c <g_benchSeparately@@Base+0x3f6de8>
   145a0:			; <UNDEFINED> instruction: 0x0c04eb10
   145a4:	stmdals	r5, {r0, r3, r8, sl, fp, ip, pc}
   145a8:	strbvc	lr, [sl], #2639	; 0xa4f
   145ac:	strbvc	lr, [r3, pc, asr #20]
   145b0:	bicvc	lr, r2, #323584	; 0x4f000
   145b4:	streq	lr, [r5, #-2880]	; 0xfffff4c0
   145b8:	ldrbeq	lr, [sl, -r7, asr #20]
   145bc:	b	13fa1d4 <g_benchSeparately@@Base+0x13cb1a0>
   145c0:	ldmdals	r0, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr}
   145c4:	ldrbeq	lr, [r2, -r7, asr #20]
   145c8:	b	10fade0 <g_benchSeparately@@Base+0x10cbdac>
   145cc:	ubfxeq	r0, r9, #18, #20
   145d0:	ldrbeq	lr, [r6], -r1, asr #20
   145d4:	subseq	lr, r0, r4, asr #20
   145d8:	b	10fb630 <g_benchSeparately@@Base+0x10cc5fc>
   145dc:	ubfxeq	r0, r8, #16, #10
   145e0:	bvc	ff34ef24 <g_benchSeparately@@Base+0xff31fef0>
   145e4:	cmpeq	ip, r1, asr #20
   145e8:	b	12a5e7c <g_benchSeparately@@Base+0x1276e48>
   145ec:	blx	d6f4a <g_benchSeparately@@Base+0xa7f16>
   145f0:	strtmi	pc, [r5], -r2, lsl #6
   145f4:	movwcc	pc, #2830	; 0xb0e	; <UNPREDICTABLE>
   145f8:	stc2	11, cr15, [r9], {4}	; <UNPREDICTABLE>
   145fc:			; <UNDEFINED> instruction: 0xcc07fb0e
   14600:	blx	fe8b9212 <g_benchSeparately@@Base+0xfe88a1de>
   14604:	blx	11d246 <g_benchSeparately@@Base+0xee212>
   14608:	blx	3d162a <g_benchSeparately@@Base+0x3a25f6>
   1460c:	stmib	sp, {r3, sl, lr}^
   14610:	ldrmi	r2, [sl], -sl, lsl #6
   14614:	blx	17b226 <g_benchSeparately@@Base+0x14c1f2>
   14618:	ldrmi	pc, [r3], #-1290	; 0xfffffaf6
   1461c:	blx	fea79252 <g_benchSeparately@@Base+0xfea4a21e>
   14620:	blx	39d262 <g_benchSeparately@@Base+0x36e22e>
   14624:	stmib	sp, {r0, r8, sl, ip, lr}^
   14628:	strbtmi	r2, [r3], #-774	; 0xfffffcfa
   1462c:	blx	fe9b9252 <g_benchSeparately@@Base+0xfe98a21e>
   14630:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
   14634:	stmiane	r3!, {r1, r8, r9, sp}^
   14638:	blx	feab924e <g_benchSeparately@@Base+0xfea8a21a>
   1463c:	stmib	sp, {r1, r2, r3, sl, ip, sp}^
   14640:	stmdbne	fp!, {r3, sl, ip, sp}
   14644:	blls	5b9270 <g_benchSeparately@@Base+0x58a23c>
   14648:			; <UNDEFINED> instruction: 0xf4bf455b
   1464c:	stcls	15, cr10, [r4], {80}	; 0x50
   14650:	movwcc	pc, #5701	; 0x1645	; <UNPREDICTABLE>
   14654:	mvnsvs	pc, #214958080	; 0xcd00000
   14658:	tstls	r0, r8, lsl sp
   1465c:			; <UNDEFINED> instruction: 0x41a9f646
   14660:	cmnvc	r9, r0, asr #13	; <UNPREDICTABLE>
   14664:	andseq	pc, pc, #37	; 0x25
   14668:	stc2	11, cr15, [r4], {3}	; <UNPREDICTABLE>
   1466c:	blx	fe9392a6 <g_benchSeparately@@Base+0xfe90a272>
   14670:	ldrtmi	r4, [r3], r1, lsl #10
   14674:	andgt	pc, r0, r1, lsl #22
   14678:	blls	5bbed4 <g_benchSeparately@@Base+0x58cea0>
   1467c:			; <UNDEFINED> instruction: 0xf1063220
   14680:			; <UNDEFINED> instruction: 0xf8cd0c01
   14684:	strmi	sl, [r5], #-56	; 0xffffffc8
   14688:	movwcc	r9, #6156	; 0x180c
   1468c:	svclt	0x00384563
   14690:			; <UNDEFINED> instruction: 0xf64a2220
   14694:	blx	2f82a <g_benchSeparately@@Base+0x7f6>
   14698:	ldrmi	pc, [r6], #-777	; 0xfffffcf7
   1469c:	bls	93548 <g_benchSeparately@@Base+0x64514>
   146a0:	strbeq	r0, [sl, r0, ror #15]!
   146a4:	subseq	lr, r5, r0, asr #20
   146a8:	subseq	lr, r4, #270336	; 0x42000
   146ac:	strmi	lr, [sl, #-2525]	; 0xfffff623
   146b0:	strcc	pc, [r7, -r1, lsl #22]
   146b4:	rsbeq	r9, r3, r5, lsl r6
   146b8:	bls	14edf4 <g_benchSeparately@@Base+0x11fdc0>
   146bc:	b	10fb714 <g_benchSeparately@@Base+0x10cc6e0>
   146c0:			; <UNDEFINED> instruction: 0x465573d5
   146c4:	bls	1cee40 <g_benchSeparately@@Base+0x19fe0c>
   146c8:	strls	r1, [r5, #-2429]	; 0xfffff683
   146cc:			; <UNDEFINED> instruction: 0xf400fb04
   146d0:	blx	3a6012 <g_benchSeparately@@Base+0x376fde>
   146d4:	mvnseq	r4, r2, lsl #10
   146d8:	subsvs	lr, sl, #270336	; 0x42000
   146dc:	bls	2cee58 <g_benchSeparately@@Base+0x29fe24>
   146e0:			; <UNDEFINED> instruction: 0xf2cc189b
   146e4:			; <UNDEFINED> instruction: 0x46562cb2
   146e8:	subeq	lr, r6, #323584	; 0x4f000
   146ec:	b	10bbf10 <g_benchSeparately@@Base+0x108cedc>
   146f0:	blx	fe83125e <g_benchSeparately@@Base+0xfe80222a>
   146f4:	b	13faf34 <g_benchSeparately@@Base+0x13cbf00>
   146f8:	cdpls	4, 0, cr1, cr6, cr6, {6}
   146fc:	b	1125858 <g_benchSeparately@@Base+0x10f6824>
   14700:	cfmvsrls	mvf2, r6
   14704:	andeq	lr, r2, #68, 22	; 0x11000
   14708:	teqeq	r0, #178257920	; 0xaa00000
   1470c:	b	103bf20 <g_benchSeparately@@Base+0x100ceec>
   14710:	teqeq	r4, #22
   14714:	ldmdane	fp, {r3, r9, sl, fp, ip, pc}
   14718:	addmi	lr, r6, pc, asr #20
   1471c:	b	113bf2c <g_benchSeparately@@Base+0x110cef8>
   14720:	cfmvdlrls	mvd9, r5
   14724:	streq	lr, [r4, #-2882]	; 0xfffff4be
   14728:	addscc	lr, r6, r0, asr #20
   1472c:	mcrls	4, 0, r0, cr8, cr7, {5}
   14730:	b	fe0da7a4 <g_benchSeparately@@Base+0xfe0ab770>
   14734:	stmdals	r4, {r0, r3, r9}
   14738:	ldrcc	lr, [r6, r7, asr #20]
   1473c:	bl	11fbf54 <g_benchSeparately@@Base+0x11ccf20>
   14740:	svcls	0x000c0505
   14744:			; <UNDEFINED> instruction: 0x465607f4
   14748:	bls	14eec4 <g_benchSeparately@@Base+0x11fe90>
   1474c:	blx	1e492a <g_benchSeparately@@Base+0x1b58f6>
   14750:	b	1152384 <g_benchSeparately@@Base+0x1123350>
   14754:	b	13d58c4 <g_benchSeparately@@Base+0x13a6890>
   14758:	blx	feaf2e8a <g_benchSeparately@@Base+0xfeac3e56>
   1475c:	b	127f368 <g_benchSeparately@@Base+0x1250334>
   14760:	ldmdals	r4, {r4, r6, r8, fp}
   14764:	strvc	pc, [r8, -r1, lsl #22]
   14768:	blx	e5f7e <g_benchSeparately@@Base+0xb6f4a>
   1476c:	stmib	sp, {r1, r8, r9, ip, sp, lr, pc}^
   14770:	blx	3bf382 <g_benchSeparately@@Base+0x39034e>
   14774:	ldrbmi	r3, [lr], -r5, lsl #10
   14778:	blge	3d3608 <g_benchSeparately@@Base+0x3a45d4>
   1477c:	ldmibne	lr!, {r1, r9, fp, ip, pc}
   14780:	cmncs	r7, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   14784:	strls	r4, [r3], -fp, lsr #9
   14788:	vqshl.s64	q8, <illegal reg q3.5>, #8
   1478c:	blx	29742 <_IO_stdin_used@@Base+0xdb56>
   14790:	bl	6d1fa8 <g_benchSeparately@@Base+0x6a2f74>
   14794:	blx	fe914fce <g_benchSeparately@@Base+0xfe8e5f9a>
   14798:	bl	10e5bd8 <g_benchSeparately@@Base+0x10b6ba4>
   1479c:	blx	3953d2 <g_benchSeparately@@Base+0x36639e>
   147a0:	ldmib	sp, {r0, r3, r8, fp, sp, lr}^
   147a4:	rsbmi	sl, r2, r2, lsl #22
   147a8:	strbmi	r4, [sp], #-1630	; 0xfffff9a2
   147ac:	strdmi	r0, [fp], #-118	; 0xffffff8a	; <UNPREDICTABLE>
   147b0:	subseq	lr, sl, r6, asr #20
   147b4:	stcls	0, cr9, [ip], {2}
   147b8:	ldrbeq	lr, [fp, -r7, asr #20]
   147bc:	cdpls	13, 1, cr9, cr0, cr14, {0}
   147c0:	blx	13a81a <g_benchSeparately@@Base+0x10b7e6>
   147c4:	blx	91be2 <g_benchSeparately@@Base+0x62bae>
   147c8:	cfsh32ls	mvfx5, mvfx14, #6
   147cc:	blx	125fe6 <g_benchSeparately@@Base+0xf6fb2>
   147d0:	blx	fe9d17e2 <g_benchSeparately@@Base+0xfe9a27ae>
   147d4:	blx	fe8bf3e2 <g_benchSeparately@@Base+0xfe8903ae>
   147d8:	strtmi	r8, [fp], #2318	; 0x90e
   147dc:	strmi	pc, [r3], #-2830	; 0xfffff4f2
   147e0:	blx	3b3f2 <g_benchSeparately@@Base+0xc3be>
   147e4:	bl	651c08 <g_benchSeparately@@Base+0x622bd4>
   147e8:	blx	395022 <g_benchSeparately@@Base+0x365fee>
   147ec:	strtmi	r5, [r1], #1539	; 0x603
   147f0:	strmi	pc, [lr, #-2983]	; 0xfffff459
   147f4:	cmncs	r7, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   147f8:	mvnpl	pc, #200, 4	; 0x8000000c
   147fc:	strbvc	lr, [fp, pc, asr #20]
   14800:	andeq	lr, r4, #532480	; 0x82000
   14804:	bl	10e58e0 <g_benchSeparately@@Base+0x10b68ac>
   14808:	strmi	r0, [r4], -r9, lsl #6
   1480c:	b	13e49c0 <g_benchSeparately@@Base+0x13b598c>
   14810:	blx	130f42 <g_benchSeparately@@Base+0x101f0e>
   14814:	b	1211824 <g_benchSeparately@@Base+0x11e27f0>
   14818:	blx	39718a <g_benchSeparately@@Base+0x368156>
   1481c:	b	1065830 <g_benchSeparately@@Base+0x10367fc>
   14820:	blx	fe894d96 <g_benchSeparately@@Base+0xfe865d62>
   14824:	strmi	r7, [r6], -lr, lsl #16
   14828:			; <UNDEFINED> instruction: 0xf501fb00
   1482c:	blx	3a5ab6 <g_benchSeparately@@Base+0x376a82>
   14830:	bl	5eb060 <g_benchSeparately@@Base+0x5bc02c>
   14834:	blx	fe85506e <g_benchSeparately@@Base+0xfe82603a>
   14838:			; <UNDEFINED> instruction: 0xf64c450e
   1483c:	vshr.s8	q9, <illegal reg q11.5>, #8
   14840:	bl	1228bf4 <g_benchSeparately@@Base+0x11f9bc0>
   14844:	rsbmi	r0, r2, r0, lsl #2
   14848:	rsbmi	r4, r9, r5, asr r4
   1484c:	vqrdmulh.s<illegal width 8>	d15, d2, d6
   14850:	tstcc	r1, lr, lsl #22	; <UNPREDICTABLE>
   14854:	movwcs	pc, #60322	; 0xeba2	; <UNPREDICTABLE>
   14858:	bl	4a588c <g_benchSeparately@@Base+0x476858>
   1485c:	bl	1014c94 <g_benchSeparately@@Base+0xfe5c60>
   14860:	tstls	sl, r3, lsl #6
   14864:	strb	r9, [pc, #795]!	; 14b87 <__assert_fail@plt+0x13bc3>
   14868:	strmi	lr, [r2, #-2525]	; 0xfffff623
   1486c:	bicvc	pc, r5, #1610612740	; 0x60000004
   14870:	cmpvs	r6, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   14874:	eorcc	pc, pc, #81788928	; 0x4e00000
   14878:	vmul.i<illegal width 8>	d17, d18, d3[4]
   1487c:	tstls	r8, #212, 4	; 0x4000000d
   14880:	bl	10a6134 <g_benchSeparately@@Base+0x1077100>
   14884:	tstls	r9, #201326592	; 0xc000000
   14888:	ldrmi	lr, [r8, #-2525]	; 0xfffff623
   1488c:	bls	57b4f0 <g_benchSeparately@@Base+0x54c4bc>
   14890:			; <UNDEFINED> instruction: 0xf14518e4
   14894:	strtmi	r0, [r0], -r0, lsl #10
   14898:	strtmi	r2, [r9], -r0, lsl #8
   1489c:			; <UNDEFINED> instruction: 0xf7fd9400
   148a0:	andslt	pc, sp, r9, lsr #27
   148a4:	svchi	0x00f0e8bd
   148a8:			; <UNDEFINED> instruction: 0xf7ec2058
   148ac:	svclt	0x0000babf
   148b0:			; <UNDEFINED> instruction: 0xf7ecb508
   148b4:	andcs	lr, r0, r4, asr sl
   148b8:	svclt	0x0000bd08
   148bc:			; <UNDEFINED> instruction: 0xf7ec2258
   148c0:	svclt	0x0000ba65
   148c4:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   148c8:	ldrblt	r2, [r0, #256]!	; 0x100
   148cc:	blmi	9e6148 <g_benchSeparately@@Base+0x9b7114>
   148d0:	ldrbtmi	fp, [ip], #153	; 0x99
   148d4:			; <UNDEFINED> instruction: 0x466e4614
   148d8:			; <UNDEFINED> instruction: 0xf85c4607
   148dc:	ldrtmi	r3, [r0], -r3
   148e0:	ldmdavs	fp, {r3, r4, r6, r9, sp}
   148e4:			; <UNDEFINED> instruction: 0xf04f9317
   148e8:			; <UNDEFINED> instruction: 0xf7ec0300
   148ec:	vpmax.s8	q15, <illegal reg q13.5>, q11
   148f0:			; <UNDEFINED> instruction: 0xf6ca52d6
   148f4:	stmiane	r2!, {r6, r7, r9, ip, lr}
   148f8:			; <UNDEFINED> instruction: 0xf64e4638
   148fc:	vcgt.s8	<illegal reg q9.5>, q1, <illegal reg q7.5>
   14900:	vqdmlsl.s<illegal width 8>	<illegal reg q11.5>, d18, d2[7]
   14904:	vrsra.s64	<illegal reg q11.5>, q2, #58
   14908:	bl	11568b8 <g_benchSeparately@@Base+0x1127884>
   1490c:	ldrtmi	r0, [r1], -r7, lsl #14
   14910:			; <UNDEFINED> instruction: 0xf64a18e3
   14914:	vmin.s8	d22, d3, d29
   14918:			; <UNDEFINED> instruction: 0xf2cc5c79
   1491c:			; <UNDEFINED> instruction: 0xf6c726b2
   14920:	bl	115f978 <g_benchSeparately@@Base+0x1130944>
   14924:	strls	r0, [r6], #-1542	; 0xfffff9fa
   14928:	streq	lr, [ip], #-2836	; 0xfffff4ec
   1492c:			; <UNDEFINED> instruction: 0xf04f9202
   14930:	smlsdls	r3, r0, r2, r0
   14934:	strbvs	pc, [lr, -r8, asr #4]	; <UNPREDICTABLE>
   14938:	strbne	pc, [r8, r6, asr #5]	; <UNPREDICTABLE>
   1493c:	stmib	sp, {r0, r1, r2, r8, sl, ip, pc}^
   14940:	bl	11e2158 <g_benchSeparately@@Base+0x11b3124>
   14944:	stmib	sp, {r0, r2, r8, sl}^
   14948:			; <UNDEFINED> instruction: 0xf7ec4508
   1494c:	bmi	24f1dc <g_benchSeparately@@Base+0x2201a8>
   14950:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14954:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14958:	subsmi	r9, sl, r7, lsl fp
   1495c:	andcs	sp, r0, r2, lsl #2
   14960:	ldcllt	0, cr11, [r0, #100]!	; 0x64
   14964:	b	b5291c <g_benchSeparately@@Base+0xb238e8>
   14968:	andeq	sl, r1, sl, lsl #12
   1496c:	andeq	r0, r0, r0, lsl #2
   14970:	andeq	sl, r1, sl, lsl #11
   14974:	svcmi	0x00f0e92d
   14978:	stmib	sp, {r0, r1, r2, r3, r7, ip, sp, pc}^
   1497c:	stmdbcs	r0, {r1, r3, ip}
   14980:	bichi	pc, r8, r0
   14984:			; <UNDEFINED> instruction: 0x6700e9d0
   14988:	stcvs	6, cr4, [r3], {13}
   1498c:	ldmne	r6!, {r0, r2, r4, sl, lr}
   14990:	strmi	r9, [r5], -sp, lsl #10
   14994:	andeq	lr, r3, r2, lsl #22
   14998:	streq	pc, [r0, -r7, asr #2]
   1499c:			; <UNDEFINED> instruction: 0x4614281f
   149a0:	strvs	lr, [r0, -r5, asr #19]
   149a4:			; <UNDEFINED> instruction: 0x81baf240
   149a8:			; <UNDEFINED> instruction: 0xf0402b00
   149ac:	bls	2b4d60 <g_benchSeparately@@Base+0x285d2c>
   149b0:	ldrmi	r9, [r3], -sp, lsl #18
   149b4:	addsmi	r3, r9, #32, 6	; 0x80000000
   149b8:			; <UNDEFINED> instruction: 0xf0c04608
   149bc:	blls	2f4d28 <g_benchSeparately@@Base+0x2c5cf4>
   149c0:	cdpcc	6, 4, cr15, cr15, cr14, {2}
   149c4:	stccs	6, cr15, [r7], {76}	; 0x4c
   149c8:	cdpvc	2, 13, cr15, cr4, cr2, {6}
   149cc:	sfmpl	f7, 3, [fp], #800	; 0x320
   149d0:	ldmib	r3, {r0, r1, r4, r7, r9, sl, lr}^
   149d4:			; <UNDEFINED> instruction: 0xf64a4504
   149d8:	ldmib	r3, {r0, r2, r3, r4, r5, sp, lr}^
   149dc:	vqdmlal.s<illegal width 8>	q12, d12, d2
   149e0:	strhls	r2, [r8], -r2	; <UNPREDICTABLE>
   149e4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   149e8:	strmi	lr, [r6, #-2515]	; 0xfffff62d
   149ec:	strmi	lr, [r4, #-2509]	; 0xfffff633
   149f0:	strcc	lr, [r8], #-2515	; 0xfffff62d
   149f4:	strcc	lr, [r0], #-2509	; 0xfffff633
   149f8:			; <UNDEFINED> instruction: 0x13b1f647
   149fc:	teqvs	r7, #210763776	; 0xc900000	; <UNPREDICTABLE>
   14a00:			; <UNDEFINED> instruction: 0xf1a1930c
   14a04:	movwls	r0, #37664	; 0x9320
   14a08:	ldrdvs	pc, [r0], -fp
   14a0c:	bleq	850e40 <g_benchSeparately@@Base+0x821e0c>
   14a10:			; <UNDEFINED> instruction: 0xf85b9b08
   14a14:			; <UNDEFINED> instruction: 0xf85b2c1c
   14a18:	blx	e7a82 <g_benchSeparately@@Base+0xb8a4e>
   14a1c:			; <UNDEFINED> instruction: 0xf85bf306
   14a20:	blx	fe9aba7a <g_benchSeparately@@Base+0xfe97ca46>
   14a24:			; <UNDEFINED> instruction: 0xf85b670e
   14a28:	blx	397a72 <g_benchSeparately@@Base+0x368a3e>
   14a2c:			; <UNDEFINED> instruction: 0xf85b3302
   14a30:			; <UNDEFINED> instruction: 0xf85b1c0c
   14a34:			; <UNDEFINED> instruction: 0xf85b2c08
   14a38:	ldrmi	sl, [pc], #-3076	; 14a40 <__assert_fail@plt+0x13a7c>
   14a3c:	movweq	lr, #35606	; 0x8b16
   14a40:	bl	11f9660 <g_benchSeparately@@Base+0x11ca62c>
   14a44:	movwls	r0, #29449	; 0x7309
   14a48:	ldmib	sp, {r3, r8, r9, fp, ip, pc}^
   14a4c:	ldrmi	r7, [lr], -r2, lsl #16
   14a50:			; <UNDEFINED> instruction: 0xf604fb06
   14a54:	strvs	pc, [r5], -lr, lsl #22
   14a58:	strmi	pc, [lr, #-2980]	; 0xfffff45c
   14a5c:			; <UNDEFINED> instruction: 0xf900fb03
   14a60:	stmibne	r6!, {r0, r2, r4, r5, sl, lr}^
   14a64:	stmdbls	r1, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   14a68:	bl	1166374 <g_benchSeparately@@Base+0x1137340>
   14a6c:	blx	d4e7a <g_benchSeparately@@Base+0xa5e46>
   14a70:	strmi	pc, [ip], -r2, lsl #16
   14a74:	smlatbeq	lr, r0, fp, pc	; <UNPREDICTABLE>
   14a78:	stmdahi	sl, {r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   14a7c:	ldmib	sp, {r0, r3, r6, sl, lr}^
   14a80:	blx	fe8bb29a <g_benchSeparately@@Base+0xfe88c266>
   14a84:	bl	41d6c4 <g_benchSeparately@@Base+0x3ee690>
   14a88:	ldrbmi	r0, [r7], -r9, lsl #10
   14a8c:	streq	lr, [r7, -r1, asr #22]
   14a90:	ldrtmi	r4, [r9], -r3, asr #8
   14a94:	ldrbeq	r9, [r8, r7, lsl #30]!
   14a98:	b	13fc6b8 <g_benchSeparately@@Base+0x13cd684>
   14a9c:	svcls	0x000078c7
   14aa0:	stmdbeq	r7, {r1, r4, r8, r9, fp, sp, lr, pc}
   14aa4:	b	13fc6c8 <g_benchSeparately@@Base+0x13cd694>
   14aa8:	b	13f15c8 <g_benchSeparately@@Base+0x13c2594>
   14aac:	b	10b35d8 <g_benchSeparately@@Base+0x10845a4>
   14ab0:	b	1215408 <g_benchSeparately@@Base+0x11e63d4>
   14ab4:	svcls	0x00010857
   14ab8:	strbvc	lr, [r4], #2639	; 0xa4f
   14abc:	streq	lr, [r7, -r3, asr #22]
   14ac0:	ldrbeq	lr, [r6], #-2628	; 0xfffff5bc
   14ac4:			; <UNDEFINED> instruction: 0x07ef463b
   14ac8:	ldrbeq	lr, [r1, -r7, asr #20]
   14acc:	svcls	0x00069700
   14ad0:	beq	150f400 <g_benchSeparately@@Base+0x14e03cc>
   14ad4:	ldrbeq	r0, [fp, r9, asr #15]
   14ad8:	cmpeq	r5, r1, asr #20
   14adc:	ldrbeq	lr, [r9, #-2627]	; 0xfffff5bd
   14ae0:	subseq	lr, r7, r0, asr #20
   14ae4:	blls	3c71c <g_benchSeparately@@Base+0xd6e8>
   14ae8:	ldrtmi	r9, [lr], -r6, lsl #10
   14aec:	blx	1663ea <g_benchSeparately@@Base+0x1373b6>
   14af0:	blx	1d1f06 <g_benchSeparately@@Base+0x1a2ed2>
   14af4:	blx	fe8d2306 <g_benchSeparately@@Base+0xfe8a32d2>
   14af8:	blx	31d732 <g_benchSeparately@@Base+0x2ee6fe>
   14afc:	blx	32db16 <g_benchSeparately@@Base+0x2feae2>
   14b00:	stmib	sp, {r0, r8, ip, lr}^
   14b04:	stmiane	r2!, {r1, r8, r9, sp}^
   14b08:	andls	r9, r3, #0, 22
   14b0c:			; <UNDEFINED> instruction: 0xf908fb07
   14b10:	strmi	pc, [ip, #-2979]	; 0xfffff45d
   14b14:	blx	1fb736 <g_benchSeparately@@Base+0x1cc702>
   14b18:	stmdbne	sl, {r1, r3, r8, r9, sl, ip, sp, lr, pc}^
   14b1c:	movwvc	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
   14b20:	strmi	lr, [r4, #-2509]	; 0xfffff633
   14b24:	blx	feab9342 <g_benchSeparately@@Base+0xfea8a30e>
   14b28:	blx	319362 <g_benchSeparately@@Base+0x2ea32e>
   14b2c:	ldrmi	r9, [r3], #-0
   14b30:	stmdbhi	ip, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14b34:	andne	lr, r0, #3358720	; 0x334000
   14b38:	blls	279744 <g_benchSeparately@@Base+0x24a710>
   14b3c:	ldrbmi	r4, [fp, #-1153]	; 0xfffffb7f
   14b40:	svcge	0x0062f4bf
   14b44:	ldmib	sp, {r0, r1, r3, r9, fp, ip, pc}^
   14b48:	stmdals	sl, {r1, r8, sl, lr}
   14b4c:	stmdbhi	r2, {r1, r6, r7, r8, fp, sp, lr, pc}
   14b50:	stmib	r2, {r0, r1, r3, r4, r9, fp, ip}^
   14b54:	ldmib	sp, {r2, r8, sl, lr}^
   14b58:			; <UNDEFINED> instruction: 0xf0234504
   14b5c:			; <UNDEFINED> instruction: 0x3320031f
   14b60:	movwls	r1, #43203	; 0xa8c3
   14b64:	strmi	lr, [r6, #-2498]	; 0xfffff63e
   14b68:	strcc	lr, [r0], #-2525	; 0xfffff623
   14b6c:	strcc	lr, [r8], #-2498	; 0xfffff63e
   14b70:	bls	2bb7ac <g_benchSeparately@@Base+0x28c778>
   14b74:	svclt	0x00984293
   14b78:	vhadd.s8	d2, d0, d0
   14b7c:	strhlt	r8, [pc], -lr
   14b80:	svchi	0x00f0e8bd
   14b84:			; <UNDEFINED> instruction: 0xf1c39c0b
   14b88:			; <UNDEFINED> instruction: 0xf64e0220
   14b8c:	vmull.s<illegal width 8>	<illegal reg q9.5>, d2, d3[3]
   14b90:			; <UNDEFINED> instruction: 0xf1047ad4
   14b94:	ldrmi	r0, [r8], #-40	; 0xffffffd8
   14b98:	ldm	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14b9c:			; <UNDEFINED> instruction: 0xf8d46aa2
   14ba0:			; <UNDEFINED> instruction: 0xf64ac02c
   14ba4:	vrsra.s8	d22, d29, #4
   14ba8:	blvs	95da78 <g_benchSeparately@@Base+0x92ea44>
   14bac:	stmdavc	sl, {r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14bb0:	ldrsbt	pc, [r4], -r4	; <UNPREDICTABLE>
   14bb4:			; <UNDEFINED> instruction: 0xf102fb03
   14bb8:	ldrsbtls	pc, [r8], -r4	; <UNPREDICTABLE>
   14bbc:			; <UNDEFINED> instruction: 0x1c0cfb0a
   14bc0:	stmiavs	r1!, {r5, sl, fp, sp, lr}
   14bc4:			; <UNDEFINED> instruction: 0xf8d46be6
   14bc8:	strls	fp, [fp], #-68	; 0xffffffbc
   14bcc:	streq	lr, [r8], #-2828	; 0xfffff4f4
   14bd0:	vqdmulh.s<illegal width 8>	d15, d5, d3
   14bd4:	blx	2a665e <g_benchSeparately@@Base+0x27762a>
   14bd8:	bl	5dd418 <g_benchSeparately@@Base+0x5ae3e4>
   14bdc:	blx	fe9583ea <g_benchSeparately@@Base+0xfe9293b6>
   14be0:			; <UNDEFINED> instruction: 0xf647450a
   14be4:			; <UNDEFINED> instruction: 0xf6c911b1
   14be8:	tstls	r0, r7, lsr r1
   14bec:			; <UNDEFINED> instruction: 0xf109fb03
   14bf0:	blx	2a5c4e <g_benchSeparately@@Base+0x276c1a>
   14bf4:	blx	fea5a416 <g_benchSeparately@@Base+0xfea2b3e2>
   14bf8:	blx	d942a <g_benchSeparately@@Base+0xaa3f6>
   14bfc:	blx	2d1806 <g_benchSeparately@@Base+0x2a27d2>
   14c00:	blx	fe821836 <g_benchSeparately@@Base+0xfe7f2802>
   14c04:	stmib	sp, {r1, r3, r9, fp, ip, pc}^
   14c08:	stmdbls	fp, {r2, r9, ip}
   14c0c:	andls	r4, r5, #838860800	; 0x32000000
   14c10:	strbvc	lr, [lr], pc, asr #20
   14c14:	strls	r4, [r6], -r0, asr #12
   14c18:	strmi	r6, [pc], -sl, asr #17
   14c1c:	ldrbmi	r6, [r6], -r9, lsl #18
   14c20:	andeq	lr, r2, #64, 22	; 0x10000
   14c24:	bls	cf360 <g_benchSeparately@@Base+0xa032c>
   14c28:	ldrmi	r6, [lr], #-2488	; 0xfffff648
   14c2c:	bls	14f3a8 <g_benchSeparately@@Base+0x120374>
   14c30:			; <UNDEFINED> instruction: 0x9603697b
   14c34:	bl	115add4 <g_benchSeparately@@Base+0x112bda0>
   14c38:	bl	65504c <g_benchSeparately@@Base+0x626018>
   14c3c:	ldmibvs	fp!, {fp}^
   14c40:	stmibvc	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   14c44:	b	126f540 <g_benchSeparately@@Base+0x124050c>
   14c48:	stmdals	r2, {r0, r4, r6, r8, fp}
   14c4c:			; <UNDEFINED> instruction: 0x0c03eb4a
   14c50:			; <UNDEFINED> instruction: 0x07c96a7b
   14c54:	stmdals	r3, {r0, r2, r6, r8, fp, ip}
   14c58:	cmpeq	r6, r1, asr #20
   14c5c:	bvc	ff0cf5a0 <g_benchSeparately@@Base+0xff0a056c>
   14c60:	movweq	lr, #15168	; 0x3b40
   14c64:	stcls	7, cr0, [r6], {238}	; 0xee
   14c68:	vnmlaeq.f32	s29, s28, s20
   14c6c:	ldrbeq	lr, [r3], -r6, asr #20
   14c70:	b	10d6be4 <g_benchSeparately@@Base+0x10a7bb0>
   14c74:	blls	175d0 <__assert_fail@plt+0x1660c>
   14c78:	ldrbeq	lr, [r2], #-2628	; 0xfffff5bc
   14c7c:	sbcvc	lr, r8, pc, asr #20
   14c80:	b	102ff7c <g_benchSeparately@@Base+0x1000f48>
   14c84:	b	13d4dfc <g_benchSeparately@@Base+0x13a5dc8>
   14c88:			; <UNDEFINED> instruction: 0xf64c7ccc
   14c8c:	b	131d6b0 <g_benchSeparately@@Base+0x12ee67c>
   14c90:			; <UNDEFINED> instruction: 0xf2c80c58
   14c94:	blx	e984a <g_benchSeparately@@Base+0xba816>
   14c98:	blls	2d2cb0 <g_benchSeparately@@Base+0x2a3c7c>
   14c9c:	streq	pc, [r0, #-453]!	; 0xfffffe3b
   14ca0:	movwls	r4, #42027	; 0xa42b
   14ca4:	strmi	pc, [r2, #-2980]	; 0xfffff45c
   14ca8:	blx	bb8b2 <g_benchSeparately@@Base+0x8c87e>
   14cac:	blx	f84ee <g_benchSeparately@@Base+0xc94ba>
   14cb0:	ldrbtmi	pc, [r5], #-2057	; 0xfffff7f7	; <UNPREDICTABLE>
   14cb4:	strmi	lr, [r2, #-2503]	; 0xfffff639
   14cb8:	strmi	pc, [r2, #-2985]	; 0xfffff457
   14cbc:	tsthi	r1, r2, lsl #22	; <UNPREDICTABLE>
   14cc0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14cc4:	vseleq.f64	d15, d0, d3
   14cc8:	svcls	0x0000463b
   14ccc:			; <UNDEFINED> instruction: 0xf8c3440d
   14cd0:	stmib	r3, {r3, r6, pc}^
   14cd4:	blx	1e60ee <g_benchSeparately@@Base+0x1b70ba>
   14cd8:	stcls	7, cr15, [fp], {6}
   14cdc:	smlatbeq	r2, r0, fp, pc	; <UNPREDICTABLE>
   14ce0:			; <UNDEFINED> instruction: 0xec0cfb02
   14ce4:	strvc	pc, [sl, -r2, lsl #22]
   14ce8:	movwcs	pc, #11174	; 0x2ba6	; <UNPREDICTABLE>
   14cec:	stmib	r4, {r0, r5, r6, sl, lr}^
   14cf0:	ldrtmi	r0, [fp], #-262	; 0xfffffefa
   14cf4:	movwcs	lr, #35268	; 0x89c4
   14cf8:	stcls	6, cr14, [fp, #-356]	; 0xfffffe9c
   14cfc:			; <UNDEFINED> instruction: 0x46111a9c
   14d00:	eoreq	pc, r8, r5, lsl #2
   14d04:			; <UNDEFINED> instruction: 0xf7ec4622
   14d08:	andcs	lr, r0, r4, asr #16
   14d0c:	andlt	r6, pc, ip, lsr #9
   14d10:	svchi	0x00f0e8bd
   14d14:	andlt	r2, pc, r1
   14d18:	svchi	0x00f0e8bd
   14d1c:	eorcc	r4, r8, r8, lsr #12
   14d20:			; <UNDEFINED> instruction: 0xf7ec4418
   14d24:	stcvs	8, cr14, [fp], #216	; 0xd8
   14d28:	ldrmi	r2, [ip], #-0
   14d2c:	andlt	r6, pc, ip, lsr #9
   14d30:	svchi	0x00f0e8bd
   14d34:	svcmi	0x00f0e92d
   14d38:	ldmib	r0, {r0, r2, r3, r7, ip, sp, pc}^
   14d3c:	strmi	r3, [r2], -r0, lsl #8
   14d40:			; <UNDEFINED> instruction: 0x1e06e9d0
   14d44:	svclt	0x00082c00
   14d48:	stmib	sp, {r5, r8, r9, fp, sp}^
   14d4c:			; <UNDEFINED> instruction: 0xf0c03408
   14d50:			; <UNDEFINED> instruction: 0xf8d0811c
   14d54:			; <UNDEFINED> instruction: 0xf64a8008
   14d58:	vrsra.s8	d22, d29, #4
   14d5c:			; <UNDEFINED> instruction: 0xf64e23b2
   14d60:	vmla.i<illegal width 8>	d19, d2, d3[3]
   14d64:	movwls	r7, #41172	; 0xa0d4
   14d68:			; <UNDEFINED> instruction: 0xf908fb03
   14d6c:	blx	fea2f0c2 <g_benchSeparately@@Base+0xfea0008e>
   14d70:	andls	r6, r3, r0, lsl #14
   14d74:	stmdbls	r3, {r8, r9, fp, ip, sp, lr, pc}
   14d78:			; <UNDEFINED> instruction: 0xf6476914
   14d7c:			; <UNDEFINED> instruction: 0xf6c910b1
   14d80:	andls	r6, r4, r7, lsr r0
   14d84:	orrcs	pc, r7, #76, 12	; 0x4c00000
   14d88:	strbmi	r9, [pc], #-2058	; 14d90 <__assert_fail@plt+0x13dcc>
   14d8c:	stmibvc	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   14d90:	mvnpl	pc, #200, 4	; 0x8000000c
   14d94:	ldmdbeq	r7, {r0, r3, r6, r9, fp, sp, lr, pc}^
   14d98:	blvc	ff20f6dc <g_benchSeparately@@Base+0xff1e06a8>
   14d9c:	blx	1539a4 <g_benchSeparately@@Base+0x124970>
   14da0:	ldmdbvs	r4, {r2, fp, ip, pc}
   14da4:	ldrbeq	lr, [r6], -fp, asr #20
   14da8:	blx	2f306 <g_benchSeparately@@Base+0x2d2>
   14dac:	mvneq	pc, r9, lsl #22
   14db0:	strlt	pc, [r6], -r3, lsl #22
   14db4:	blx	fea7bdca <g_benchSeparately@@Base+0xfea4cd96>
   14db8:	b	1403dcc <g_benchSeparately@@Base+0x13d4d98>
   14dbc:	blx	1172e6 <g_benchSeparately@@Base+0xe82b2>
   14dc0:	mvneq	sl, r5, lsl #20
   14dc4:	b	11f9df8 <g_benchSeparately@@Base+0x11cadc4>
   14dc8:	ldmvs	r4, {r0, r2, r4, r6, r8, r9, sl, sp, lr}^
   14dcc:			; <UNDEFINED> instruction: 0xbc04e9cd
   14dd0:	b	127c1e4 <g_benchSeparately@@Base+0x124d1b0>
   14dd4:	b	13f352c <g_benchSeparately@@Base+0x13c44f8>
   14dd8:	ldmdbvs	r4, {r2, r6, r8, r9, fp}
   14ddc:	ldmvc	r8, {r0, r1, r3, r6, r9, fp, sp, lr, pc}^
   14de0:	smladeq	r7, r9, fp, lr
   14de4:	stmdbcc	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   14de8:	ldmdbpl	lr, {r0, r3, r6, r9, fp, sp, lr, pc}
   14dec:			; <UNDEFINED> instruction: 0xbc05fba4
   14df0:	b	117c224 <g_benchSeparately@@Base+0x114d1f0>
   14df4:	bl	2ae34c <g_benchSeparately@@Base+0x27f318>
   14df8:	bl	1215e30 <g_benchSeparately@@Base+0x11e6dfc>
   14dfc:	b	13d6218 <g_benchSeparately@@Base+0x13a71e4>
   14e00:	bl	5e2e40 <g_benchSeparately@@Base+0x5b3e0c>
   14e04:	b	1216a30 <g_benchSeparately@@Base+0x11e79fc>
   14e08:	stmib	sp, {r0, r4, fp, ip, lr}^
   14e0c:	bl	1183e2c <g_benchSeparately@@Base+0x1154df8>
   14e10:	strls	r0, [r7], #-2056	; 0xfffff7f8
   14e14:	ldmdbne	r4!, {r0, r2, sl, fp, ip, pc}
   14e18:	bvs	539e34 <g_benchSeparately@@Base+0x50ae00>
   14e1c:			; <UNDEFINED> instruction: 0xbc04e9dd
   14e20:	b	13f8e38 <g_benchSeparately@@Base+0x13c9e04>
   14e24:	bvs	152783c <g_benchSeparately@@Base+0x14f8808>
   14e28:	bcc	fe54f758 <g_benchSeparately@@Base+0xfe520724>
   14e2c:	bvs	5160c8 <g_benchSeparately@@Base+0x4e7094>
   14e30:	beq	2cfa94 <g_benchSeparately@@Base+0x2a0a60>
   14e34:	beq	30f864 <g_benchSeparately@@Base+0x2e0830>
   14e38:	ldrcc	lr, [r4, #2629]	; 0xa45
   14e3c:	bl	123be5c <g_benchSeparately@@Base+0x120ce28>
   14e40:			; <UNDEFINED> instruction: 0xf64c0805
   14e44:	b	fe21e428 <g_benchSeparately@@Base+0xfe1ef3f4>
   14e48:	ldmib	sp, {r2, r3, fp}^
   14e4c:	strbeq	fp, [r6, r6, lsl #24]!
   14e50:	strbpl	pc, [fp, #712]!	; 0x2c8	; <UNPREDICTABLE>
   14e54:			; <UNDEFINED> instruction: 0xf90afb00
   14e58:	strbeq	r4, [r7, r4, ror #12]!
   14e5c:	b	11fae70 <g_benchSeparately@@Base+0x11cbe3c>
   14e60:	stcls	7, cr0, [sl], {91}	; 0x5b
   14e64:	blge	113d14 <g_benchSeparately@@Base+0xe4ce0>
   14e68:	ldrbeq	lr, [ip], -r6, asr #20
   14e6c:	stmdals	r8, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   14e70:			; <UNDEFINED> instruction: 0xf401fb04
   14e74:	blx	fe86618a <g_benchSeparately@@Base+0xfe837156>
   14e78:			; <UNDEFINED> instruction: 0xf64a8900
   14e7c:	blx	2d412 <_IO_stdin_used@@Base+0x11826>
   14e80:	stmdals	r4, {r1, r2, r3, r9, sl, fp, lr}
   14e84:			; <UNDEFINED> instruction: 0x21b2f2cc
   14e88:	stmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   14e8c:	stmdaeq	r1, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
   14e90:			; <UNDEFINED> instruction: 0xf106fb00
   14e94:	blx	fbeba <g_benchSeparately@@Base+0xcce86>
   14e98:	ldrbtmi	r1, [r4], #-263	; 0xfffffef9
   14e9c:	strvs	pc, [r3, -r6, lsr #23]
   14ea0:	bl	12f9ec4 <g_benchSeparately@@Base+0x12cae90>
   14ea4:	ldmib	sp, {r0, r2, r8, fp}^
   14ea8:	strmi	fp, [pc], #-3078	; 14eb0 <__assert_fail@plt+0x13eec>
   14eac:	stmdbls	sl, {r2, r4, r9, fp, sp, lr}
   14eb0:	stmdaeq	r8, {r1, r2, r7, r9, fp, sp, lr, pc}
   14eb4:	bvc	ff30f7f8 <g_benchSeparately@@Base+0xff2e07c4>
   14eb8:			; <UNDEFINED> instruction: 0x7eccea4f
   14ebc:	beq	174f7ec <g_benchSeparately@@Base+0x17207b8>
   14ec0:	stmdbeq	r9, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   14ec4:	stc2	11, cr15, [r4], {1}	; <UNPREDICTABLE>
   14ec8:	stmdbls	r3, {r1, r2, sl, fp, ip, pc}
   14ecc:			; <UNDEFINED> instruction: 0xf608fb00
   14ed0:	vnmlaeq.f32	s29, s8, s28
   14ed4:	blx	ef82e <g_benchSeparately@@Base+0xc07fa>
   14ed8:	blx	6e706 <g_benchSeparately@@Base+0x3f6d2>
   14edc:	bvs	547ef4 <g_benchSeparately@@Base+0x518ec0>
   14ee0:	stmdbhi	r3, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14ee4:	smlatbeq	r1, r4, fp, pc	; <UNPREDICTABLE>
   14ee8:	ldrtmi	r9, [r1], #3076	; 0xc04
   14eec:	strbtvs	pc, [r3], -sl, asr #12	; <UNPREDICTABLE>
   14ef0:	vmls.i<illegal width 8>	d20, d12, d1[4]
   14ef4:	blx	11e9c6 <g_benchSeparately@@Base+0xef992>
   14ef8:	ldrtmi	pc, [r4], -sl, lsl #24	; <UNPREDICTABLE>
   14efc:	blge	113dac <g_benchSeparately@@Base+0xe4d78>
   14f00:			; <UNDEFINED> instruction: 0x0606eb18
   14f04:	vmlagt.f64	d15, d14, d3
   14f08:	strbvc	lr, [r0, pc, asr #20]
   14f0c:	ldmdaeq	r1, {r0, r1, r2, r6, r9, fp, sp, lr, pc}^
   14f10:			; <UNDEFINED> instruction: 0x0c05eb49
   14f14:	stmibvc	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   14f18:	b	fe2bb330 <g_benchSeparately@@Base+0xfe28c2fc>
   14f1c:	ldrbtmi	r0, [r3], #1542	; 0x606
   14f20:			; <UNDEFINED> instruction: 0x0c0cea8b
   14f24:	subseq	lr, r0, r9, asr #20
   14f28:			; <UNDEFINED> instruction: 0xf908fb01
   14f2c:	blx	667d2 <g_benchSeparately@@Base+0x3779e>
   14f30:	blx	fe9d1352 <g_benchSeparately@@Base+0xfe9a231e>
   14f34:	blx	ffb4a <g_benchSeparately@@Base+0xd0b16>
   14f38:	bl	69bf70 <g_benchSeparately@@Base+0x66cf3c>
   14f3c:	blx	d6756 <g_benchSeparately@@Base+0xa7722>
   14f40:	stcls	0, cr9, [r4], {-0}
   14f44:	stmdbhi	r3, {r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14f48:	bl	12e62dc <g_benchSeparately@@Base+0x12b72a8>
   14f4c:	strmi	r0, [r1], #261	; 0x105
   14f50:	andeq	lr, r6, r8, lsl #21
   14f54:	smlabbeq	r1, r9, sl, lr
   14f58:			; <UNDEFINED> instruction: 0xf400fb04
   14f5c:	stmdbhi	r3, {r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14f60:	strmi	pc, [r1], #-2819	; 0xfffff4fd
   14f64:	andeq	lr, r7, r8, lsl fp
   14f68:	bl	11661f4 <g_benchSeparately@@Base+0x11371c0>
   14f6c:	ldmib	sp, {r0, r3, r8}^
   14f70:	eorcc	r4, r8, #8, 10	; 0x2000000
   14f74:	strtmi	r1, [r3], -r0, lsr #16
   14f78:	tsteq	r1, r5, asr #22
   14f7c:	strls	r2, [r0], #-1024	; 0xfffffc00
   14f80:	blx	e52f7c <g_benchSeparately@@Base+0xe23f48>
   14f84:	pop	{r0, r2, r3, ip, sp, pc}
   14f88:	vrecps.f32	q12, q11, q8
   14f8c:	vmla.i<illegal width 8>	d23, d17, d1[1]
   14f90:	stmdane	r8, {r1, r2, r4, r6, sp, lr}
   14f94:	strcc	pc, [pc, #-1614]!	; 1494e <__assert_fail@plt+0x1398a>
   14f98:	ldrbvc	pc, [r4, #706]	; 0x2c2	; <UNPREDICTABLE>
   14f9c:	tsteq	r5, lr, asr #22
   14fa0:	svclt	0x0000e7e5
   14fa4:	addlt	fp, r3, r0, lsl r4
   14fa8:	movwcs	lr, #2509	; 0x9cd
   14fac:	blls	66964 <g_benchSeparately@@Base+0x37930>
   14fb0:	blt	703800 <g_benchSeparately@@Base+0x6d47cc>
   14fb4:	andcc	lr, r0, #3358720	; 0x334000
   14fb8:	stcgt	6, cr4, [r3], {3}
   14fbc:	subsvs	r6, r9, r8, lsl r0
   14fc0:			; <UNDEFINED> instruction: 0xf85db003
   14fc4:	ldrbmi	r4, [r0, -r4, lsl #22]!
   14fc8:	stmdavs	r0, {r0, fp, sp, lr}^
   14fcc:	blt	437f8 <g_benchSeparately@@Base+0x147c4>
   14fd0:	svclt	0x00004770
   14fd4:	andeq	r0, r0, r0
   14fd8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   14fdc:	blmi	5667e8 <g_benchSeparately@@Base+0x5377b4>
   14fe0:	ldrbtmi	r2, [ip], #3
   14fe4:	addslt	fp, sp, r0, lsl #10
   14fe8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   14fec:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   14ff0:			; <UNDEFINED> instruction: 0xf04f931b
   14ff4:			; <UNDEFINED> instruction: 0xf7eb0300
   14ff8:	ldmiblt	r8, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   14ffc:			; <UNDEFINED> instruction: 0xf4039b04
   15000:			; <UNDEFINED> instruction: 0xf5b34370
   15004:	svclt	0x00084f00
   15008:	ldrdeq	lr, [ip, -sp]
   1500c:	bmi	2c943c <g_benchSeparately@@Base+0x29a408>
   15010:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   15014:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15018:	subsmi	r9, sl, fp, lsl fp
   1501c:	andslt	sp, sp, r5, lsl #2
   15020:	blx	15319e <g_benchSeparately@@Base+0x12416a>
   15024:	mrscs	r2, (UNDEF: 0)
   15028:			; <UNDEFINED> instruction: 0xf7ebe7f1
   1502c:	svclt	0x0000eeca
   15030:	strdeq	r9, [r1], -sl
   15034:	andeq	r0, r0, r0, lsl #2
   15038:	andeq	r9, r1, sl, asr #29
   1503c:	cfstrsls	mvf11, [r1], {16}
   15040:	svclt	0x00b42c00
   15044:	streq	pc, [r1], #-452	; 0xfffffe3c
   15048:	strls	r2, [r1], #-1025	; 0xfffffbff
   1504c:	blmi	1531c8 <g_benchSeparately@@Base+0x124194>
   15050:	bllt	ff9d3018 <g_benchSeparately@@Base+0xff9a3fe4>
   15054:	blmi	5e78b4 <g_benchSeparately@@Base+0x5b8880>
   15058:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1505c:	strmi	fp, [r4], -r4, lsl #1
   15060:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
   15064:	strtmi	r2, [r9], -r1
   15068:	movwls	r6, #14363	; 0x381b
   1506c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15070:	cdp	7, 8, cr15, cr6, cr11, {7}
   15074:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   15078:	bmi	443640 <g_benchSeparately@@Base+0x41460c>
   1507c:	muleq	r3, r5, r8
   15080:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   15084:	andeq	lr, r3, r4, lsl #17
   15088:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1508c:	subsmi	r9, sl, r3, lsl #22
   15090:	strtmi	sp, [r0], -ip, lsl #2
   15094:	ldcllt	0, cr11, [r0, #-16]!
   15098:	andscs	r4, sl, #9, 28	; 0x90
   1509c:	tstcs	r1, r9, lsl #16
   150a0:	ldrbtmi	r5, [r8], #-2459	; 0xfffff665
   150a4:			; <UNDEFINED> instruction: 0xf7eb681b
   150a8:			; <UNDEFINED> instruction: 0xe7e6ee9e
   150ac:	cdp	7, 8, cr15, cr8, cr11, {7}
   150b0:	andeq	r9, r1, r2, lsl #29
   150b4:	andeq	r0, r0, r0, lsl #2
   150b8:	andeq	r9, r1, r6, ror #28
   150bc:	andeq	r9, r1, sl, asr lr
   150c0:	andeq	r0, r0, r4, lsl #2
   150c4:	andeq	r6, r0, sl, lsl #29
   150c8:	blmi	667930 <g_benchSeparately@@Base+0x6388fc>
   150cc:	ldrblt	r4, [r0, #1146]!	; 0x47a
   150d0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   150d4:	vst2.8	{d26-d27}, [pc], r1
   150d8:	stcge	7, cr4, [r3, #-296]	; 0xfffffed8
   150dc:	movwls	r6, #22555	; 0x581b
   150e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   150e4:			; <UNDEFINED> instruction: 0xffb6f7ff
   150e8:			; <UNDEFINED> instruction: 0x4601e9dd
   150ec:	ldrcc	pc, [sl, r3, asr #13]
   150f0:			; <UNDEFINED> instruction: 0xf7ff4628
   150f4:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   150f8:	adcsmi	r1, r2, #805306368	; 0x30000000
   150fc:	ldmibne	r2, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   15100:	mvnscc	pc, r1, lsl #2
   15104:	blne	25bf54 <g_benchSeparately@@Base+0x22cf20>
   15108:	blx	ff1db05e <g_benchSeparately@@Base+0xff1ac02a>
   1510c:	tstmi	r3, #67108864	; 0x4000000
   15110:	bmi	2494d0 <g_benchSeparately@@Base+0x21a49c>
   15114:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   15118:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1511c:	subsmi	r9, sl, r5, lsl #22
   15120:	andlt	sp, r7, r1, lsl #2
   15124:			; <UNDEFINED> instruction: 0xf7ebbdf0
   15128:	svclt	0x0000ee4c
   1512c:	andeq	r9, r1, r0, lsl lr
   15130:	andeq	r0, r0, r0, lsl #2
   15134:	andeq	r9, r1, r6, asr #27
   15138:	svcmi	0x00f0e92d
   1513c:	stc	6, cr4, [sp, #-16]!
   15140:			; <UNDEFINED> instruction: 0x46108b10
   15144:	cmpcs	ip, lr, lsl #12
   15148:	ldrtlt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1514c:	ldrbtmi	fp, [fp], #183	; 0xb7
   15150:			; <UNDEFINED> instruction: 0xf8df9224
   15154:	tstls	r8, #184, 8	; 0xb8000000
   15158:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1515c:	strtls	r4, [r3], #-1146	; 0xfffffb86
   15160:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15164:			; <UNDEFINED> instruction: 0xf04f9335
   15168:			; <UNDEFINED> instruction: 0xf7eb0300
   1516c:	ldmib	sp, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
   15170:			; <UNDEFINED> instruction: 0x93264350
   15174:			; <UNDEFINED> instruction: 0xf0002800
   15178:	cfstrdne	mvd8, [r3], {242}	; 0xf2
   1517c:	tstcs	r0, r4, lsr #6
   15180:	andseq	pc, r3, #111	; 0x6f
   15184:			; <UNDEFINED> instruction: 0xf7eb4608
   15188:			; <UNDEFINED> instruction: 0xf8dfee4c
   1518c:	ldrbtmi	r3, [fp], #-1160	; 0xfffffb78
   15190:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   15194:	strbhi	pc, [r8], #0	; <UNPREDICTABLE>
   15198:			; <UNDEFINED> instruction: 0x46239a18
   1519c:	svclt	0x00b84294
   151a0:	addsmi	r4, sl, #19922944	; 0x1300000
   151a4:	vcgt.u8	d9, d0, d25
   151a8:	mrc	2, 5, r8, cr6, cr2, {0}
   151ac:	blx	fedc3db4 <g_benchSeparately@@Base+0xfed94d80>
   151b0:	vst2.32	{d31-d34}, [pc], r6
   151b4:			; <UNDEFINED> instruction: 0xf6c3424a
   151b8:	andsls	r3, r3, #-1610612727	; 0xa0000009
   151bc:	bls	1497730 <g_benchSeparately@@Base+0x14686fc>
   151c0:	cdpne	3, 7, cr9, cr3, cr7, {1}
   151c4:	blls	9b9e60 <g_benchSeparately@@Base+0x98ae2c>
   151c8:	bl	fa9f8 <g_benchSeparately@@Base+0xcb9c4>
   151cc:			; <UNDEFINED> instruction: 0x93220382
   151d0:	blge	50cb4 <g_benchSeparately@@Base+0x21c80>
   151d4:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   151d8:	ldrbtmi	r9, [fp], #-3338	; 0xfffff2f6
   151dc:	blls	9ef35c <g_benchSeparately@@Base+0x9c0328>
   151e0:	svclt	0x00982e1f
   151e4:	ldrmi	r4, [lr], #-1582	; 0xfffff9d2
   151e8:	ldrtmi	r9, [r1], -r5, lsr #22
   151ec:			; <UNDEFINED> instruction: 0xf00518f0
   151f0:	blls	14d5164 <g_benchSeparately@@Base+0x14a6130>
   151f4:	andscs	r1, ip, r4, asr #17
   151f8:			; <UNDEFINED> instruction: 0xf004fb00
   151fc:	cdp	7, 1, cr15, cr8, cr11, {7}
   15200:	strtmi	r4, [r8], -r3, lsl #12
   15204:	movwls	r4, #46623	; 0xb61f
   15208:			; <UNDEFINED> instruction: 0xff02f7ed
   1520c:	addcs	lr, r4, #0, 22
   15210:	mcr	6, 0, r4, cr15, cr0, {0}
   15214:			; <UNDEFINED> instruction: 0xf7eb2a90
   15218:	strmi	lr, [r3], -ip, lsl #28
   1521c:	ldrmi	r4, [ip], -r8, lsr #12
   15220:	bcc	450a64 <g_benchSeparately@@Base+0x421a30>
   15224:	cdp	7, 0, cr15, cr4, cr11, {7}
   15228:			; <UNDEFINED> instruction: 0xf380fab0
   1522c:	beq	450a6c <g_benchSeparately@@Base+0x421a38>
   15230:			; <UNDEFINED> instruction: 0x2c00095b
   15234:	movwcs	fp, #7944	; 0x1f08
   15238:	svclt	0x00082f00
   1523c:	blcs	1de48 <_IO_stdin_used@@Base+0x225c>
   15240:	ldrhi	pc, [ip], #64	; 0x40
   15244:	strtmi	r9, [r0], -r4, lsr #24
   15248:	cdp	7, 1, cr15, cr12, cr11, {7}
   1524c:	svclt	0x00892811
   15250:	blls	92329c <g_benchSeparately@@Base+0x8f4268>
   15254:	ldmdane	fp, {r0, r1, r5, r9, sl, lr}
   15258:	blls	639ea8 <g_benchSeparately@@Base+0x60ae74>
   1525c:	vqrdmulh.s<illegal width 8>	d18, d0, d2
   15260:	blmi	ffbb6044 <g_benchSeparately@@Base+0xffb87010>
   15264:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15268:	blls	14b9eec <g_benchSeparately@@Base+0x148aeb8>
   1526c:			; <UNDEFINED> instruction: 0xf0002b00
   15270:	mrcne	3, 3, r8, cr3, cr6, {3}
   15274:	mrc	6, 0, r4, cr15, cr0, {5}
   15278:			; <UNDEFINED> instruction: 0xf04f7a10
   1527c:	vnmls.f16	s0, s28, s0
   15280:			; <UNDEFINED> instruction: 0xf8dd6a10
   15284:	stcls	0, cr10, [r3, #-608]!	; 0xfffffda0
   15288:			; <UNDEFINED> instruction: 0xf8cd930e
   1528c:	blls	3c1394 <g_benchSeparately@@Base+0x392360>
   15290:			; <UNDEFINED> instruction: 0xf85a4641
   15294:	bl	303eac <g_benchSeparately@@Base+0x2d4e78>
   15298:			; <UNDEFINED> instruction: 0xf0050003
   1529c:	bl	550b8 <g_benchSeparately@@Base+0x26084>
   152a0:	strbmi	r0, [ip, #-1033]	; 0xfffffbf7
   152a4:	blls	30b740 <g_benchSeparately@@Base+0x2dc70c>
   152a8:	stmib	sp, {r2, r3, r4, r8, sp}^
   152ac:	blx	67ae6 <g_benchSeparately@@Base+0x38ab2>
   152b0:	blx	61aca <g_benchSeparately@@Base+0x32a96>
   152b4:	ldrmi	r3, [r2], r9, lsl #18
   152b8:			; <UNDEFINED> instruction: 0x464445d8
   152bc:	andpl	pc, r0, r9, asr #17
   152c0:	ldmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   152c4:	ldrbmi	fp, [ip], -r8, lsr #30
   152c8:	ldcvc	8, cr15, [r4], {73}	; 0x49
   152cc:	stcvs	8, cr15, [r8], {73}	; 0x49
   152d0:			; <UNDEFINED> instruction: 0xf8494620
   152d4:	bl	feae833c <g_benchSeparately@@Base+0xfeab9308>
   152d8:			; <UNDEFINED> instruction: 0xf7ed0b04
   152dc:	strtmi	pc, [r5], #-3737	; 0xfffff167
   152e0:			; <UNDEFINED> instruction: 0xf8494426
   152e4:	strbmi	r0, [sl, #3088]	; 0xc10
   152e8:	mvnle	r4, r7, lsl #8
   152ec:	bmi	34fa68 <g_benchSeparately@@Base+0x320a34>
   152f0:	blls	8a6d7c <g_benchSeparately@@Base+0x877d48>
   152f4:	bicle	r4, sl, r3, asr r5
   152f8:	ldrdlt	pc, [r0], #-141	; 0xffffff73
   152fc:	cdp	12, 11, cr9, cr0, cr10, {0}
   15300:	vldr	d1, [pc, #300]	; 15434 <__assert_fail@plt+0x14470>
   15304:	andcs	r0, r1, #191488	; 0x2ec00
   15308:	stmiane	r5!, {r0, r1, r3, r5, r8, r9, fp, sp, pc}
   1530c:	mrc	3, 0, r9, cr15, cr14, {0}
   15310:	vmov	r1, s31
   15314:			; <UNDEFINED> instruction: 0xf0010a10
   15318:	andcs	pc, r0, #3981312	; 0x3cc000
   1531c:	strtmi	r2, [r1], -r0, lsl #6
   15320:			; <UNDEFINED> instruction: 0xf7fe9823
   15324:	cdpmi	14, 11, cr15, cr14, cr13, {3}
   15328:	rsbcs	r9, r4, #12, 10	; 0x3000000
   1532c:	movwcs	r4, #1150	; 0x47e
   15330:			; <UNDEFINED> instruction: 0x460f6874
   15334:	ldcls	6, cr4, [r3, #-164]	; 0xffffff5c
   15338:	vst4.8	{d25-d28}, [pc :64], sl
   1533c:	ldrls	r0, [fp, -r0, lsr #1]
   15340:	movwcs	pc, #19429	; 0x4be5	; <UNPREDICTABLE>
   15344:	stmib	sp, {r0, r4, r5, sl, fp, sp, pc}^
   15348:			; <UNDEFINED> instruction: 0xf005231c
   1534c:	stmdbls	ip, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   15350:			; <UNDEFINED> instruction: 0xf04f4603
   15354:	mrrcne	0, 4, r6, sl, cr8
   15358:			; <UNDEFINED> instruction: 0xf0059215
   1535c:			; <UNDEFINED> instruction: 0xf106ff25
   15360:	mcrrne	3, 0, r0, r2, cr8
   15364:	blgt	3f9bbc <g_benchSeparately@@Base+0x3cab88>
   15368:	andeq	lr, pc, r4, lsl #17
   1536c:			; <UNDEFINED> instruction: 0xf7ff981e
   15370:	ldmdavs	r3!, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   15374:	stmdble	sl, {r0, r8, r9, fp, sp}
   15378:	smlatbcs	r1, sl, r8, r4
   1537c:	bmi	feae822c <g_benchSeparately@@Base+0xfeab91f8>
   15380:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   15384:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   15388:			; <UNDEFINED> instruction: 0xf7eb6800
   1538c:	stmdbls	fp, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   15390:			; <UNDEFINED> instruction: 0xf04f231c
   15394:			; <UNDEFINED> instruction: 0x270032ff
   15398:	bcs	fe450bd8 <g_benchSeparately@@Base+0xfe421ba4>
   1539c:	blx	100c62 <g_benchSeparately@@Base+0xd1c2e>
   153a0:	cdp	3, 0, cr1, cr13, cr9, {0}
   153a4:	vmov	s26, r2
   153a8:	ssatmi	r2, #25, r0, lsl #21
   153ac:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   153b0:	stmib	sp, {r0, r1, r2, r4, r9, ip, pc}^
   153b4:			; <UNDEFINED> instruction: 0x9320450e
   153b8:	movtcc	pc, #1604	; 0x644	; <UNPREDICTABLE>
   153bc:	movteq	pc, #49856	; 0xc2c0	; <UNPREDICTABLE>
   153c0:	blmi	fe6fa020 <g_benchSeparately@@Base+0xfe6cafec>
   153c4:	ldrmi	lr, [r0, #-2509]	; 0xfffff633
   153c8:	smlsdxls	sp, fp, r4, r4
   153cc:			; <UNDEFINED> instruction: 0x93219128
   153d0:	eorsls	pc, r0, sp, asr #17
   153d4:	ldmib	sp, {r4, r5, r9, sl, lr}^
   153d8:			; <UNDEFINED> instruction: 0xf7ff452b
   153dc:	ldmib	sp, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   153e0:	addmi	r3, r5, #47	; 0x2f
   153e4:			; <UNDEFINED> instruction: 0xf103bfc4
   153e8:	bls	4e23ec <g_benchSeparately@@Base+0x4b33b8>
   153ec:	streq	lr, [r4], #-2979	; 0xfffff45d
   153f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   153f4:	stmne	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   153f8:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   153fc:	vqdmulh.s<illegal width 8>	<illegal reg q8.5>, q2, q0
   15400:	vmls.f<illegal width 8>	d18, d0, d0[0]
   15404:	strbne	r0, [r1, pc, lsl #10]
   15408:	blx	7d142a <g_benchSeparately@@Base+0x7a23f6>
   1540c:	strmi	r4, [r2], -fp, lsl #12
   15410:	movwcs	pc, #19397	; 0x4bc5	; <UNPREDICTABLE>
   15414:	ldmib	r5, {r1, r3, r4, r5, r6, r8, sl, sp, pc}^
   15418:	stmdbls	r1!, {r8, sl, lr}
   1541c:	svclt	0x0008429d
   15420:	stmdavs	r9, {r2, r4, r7, r9, lr}
   15424:	stmdbcs	r1, {r2, r4, r9, ip, lr, pc}
   15428:	blmi	1fcb854 <g_benchSeparately@@Base+0x1f9c820>
   1542c:	stmmi	r1, {r1, r2, r4, r9, sp}
   15430:			; <UNDEFINED> instruction: 0xf85b2101
   15434:	ldrbtmi	r3, [r8], #-3
   15438:			; <UNDEFINED> instruction: 0xf7eb681b
   1543c:	ldrdcs	lr, [sl], -r4
   15440:	ldc	7, cr15, [r8], #940	; 0x3ac
   15444:			; <UNDEFINED> instruction: 0xf7ff981e
   15448:	blmi	1f14c64 <g_benchSeparately@@Base+0x1ee5c30>
   1544c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   15450:	vmla.i8	d2, d0, d1
   15454:	svccs	0x000081ba
   15458:	bichi	pc, sp, r0
   1545c:	ldrtmi	r2, [r0], -r0, lsl #2
   15460:	vrhadd.s8	d25, d4, d31
   15464:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
   15468:	teqls	r0, #1006632960	; 0x3c000000
   1546c:	ldcl	7, cr15, [ip], #-940	; 0xfffffc54
   15470:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   15474:	blcs	3c0ac <g_benchSeparately@@Base+0xd078>
   15478:	subhi	pc, r9, #0
   1547c:			; <UNDEFINED> instruction: 0xf04f9b0b
   15480:	ldmdbvs	sl, {r9, fp}
   15484:	ldrmi	r3, [r2], #796	; 0x31c
   15488:	addsmi	r9, sl, #32, 20	; 0x20000
   1548c:			; <UNDEFINED> instruction: 0xf1bad1f9
   15490:	svclt	0x00080f00
   15494:	beq	918c4 <g_benchSeparately@@Base+0x62890>
   15498:	bge	fe450cbc <g_benchSeparately@@Base+0xfe421c88>
   1549c:	blvc	1a10f84 <g_benchSeparately@@Base+0x19e1f50>
   154a0:	bvs	2d0c1c <g_benchSeparately@@Base+0x2a1be8>
   154a4:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   154a8:	mrc	8, 5, r6, cr8, cr11, {0}
   154ac:	blcs	7824c <g_benchSeparately@@Base+0x49218>
   154b0:	blls	210ed8 <g_benchSeparately@@Base+0x1e1ea4>
   154b4:	sbchi	pc, lr, r0, lsl #4
   154b8:	svceq	0x0000f1b8
   154bc:	rscshi	pc, r9, r0
   154c0:	tstcs	r0, r6, lsl fp
   154c4:	stmib	sp, {r4, r5, r9, sl, lr}^
   154c8:			; <UNDEFINED> instruction: 0xf7eb132f
   154cc:			; <UNDEFINED> instruction: 0xf7ffec4e
   154d0:	blmi	1714cc4 <g_benchSeparately@@Base+0x16e5c90>
   154d4:	ldrbtmi	r9, [fp], #-2573	; 0xfffff5f3
   154d8:	ldmdavs	fp, {r1, r9, ip, sp}
   154dc:	streq	pc, [r3], #-2
   154e0:	blcs	7a51c <g_benchSeparately@@Base+0x4b4e8>
   154e4:	blge	dcb9c4 <g_benchSeparately@@Base+0xd9c990>
   154e8:	bl	e7e28 <g_benchSeparately@@Base+0xb8df4>
   154ec:	cdp	3, 1, cr0, cr14, cr4, {4}
   154f0:	ldmdals	r7, {r4, r7, r9, fp, ip}
   154f4:	ldccc	8, cr15, [r4], {83}	; 0x53
   154f8:	blgt	1010b7c <g_benchSeparately@@Base+0xfe1b48>
   154fc:	tstls	r9, #20736	; 0x5100
   15500:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   15504:	ldmdavs	r5, {r2, r3, r4, r5, r6, sl, lr}
   15508:	blx	1a51528 <g_benchSeparately@@Base+0x1a224f4>
   1550c:	bleq	5d0618 <g_benchSeparately@@Base+0x5a15e4>
   15510:	blvc	1d0f38 <g_benchSeparately@@Base+0x1a1f04>
   15514:	beq	450d90 <g_benchSeparately@@Base+0x421d5c>
   15518:	bne	fe450d94 <g_benchSeparately@@Base+0xfe421d60>
   1551c:	blvc	350dc0 <g_benchSeparately@@Base+0x321d8c>
   15520:	blvc	250b5c <g_benchSeparately@@Base+0x221b28>
   15524:	blx	16d1544 <g_benchSeparately@@Base+0x16a2510>
   15528:	blls	67bd58 <g_benchSeparately@@Base+0x64cd24>
   1552c:	blls	150b68 <g_benchSeparately@@Base+0x121b34>
   15530:	strtmi	r9, [r2], -r1, lsl #4
   15534:	andge	pc, r8, sp, asr #17
   15538:	bleq	5d0644 <g_benchSeparately@@Base+0x5a1610>
   1553c:			; <UNDEFINED> instruction: 0x46289912
   15540:	blvc	1d0f68 <g_benchSeparately@@Base+0x1a1f34>
   15544:	mrscs	r9, (UNDEF: 17)
   15548:	blvc	350dec <g_benchSeparately@@Base+0x321db8>
   1554c:	blvc	1d0b88 <g_benchSeparately@@Base+0x1a1b54>
   15550:	stcl	7, cr15, [r6], {235}	; 0xeb
   15554:	movwcs	r2, #512	; 0x200
   15558:	beq	450dd8 <g_benchSeparately@@Base+0x421da4>
   1555c:			; <UNDEFINED> instruction: 0xf7fe990a
   15560:	ldmib	sp, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   15564:	addmi	r2, fp, #1744830464	; 0x68000000
   15568:	svclt	0x00084604
   1556c:			; <UNDEFINED> instruction: 0xf0404282
   15570:			; <UNDEFINED> instruction: 0xf087820d
   15574:			; <UNDEFINED> instruction: 0xf0880301
   15578:	tstmi	r3, #268435456	; 0x10000000
   1557c:	svcge	0x002af47f
   15580:	eorsge	pc, r0, sp, asr #17
   15584:	ldrbtmi	r4, [ip], #-3120	; 0xfffff3d0
   15588:	stccs	8, cr6, [r1, #-148]	; 0xffffff6c
   1558c:	eorshi	pc, lr, #0
   15590:	stmdble	r9, {r0, r8, sl, fp, sp}
   15594:	tstcs	r1, r3, lsr #16
   15598:	blls	627e50 <g_benchSeparately@@Base+0x5f8e1c>
   1559c:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   155a0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   155a4:	ldc	7, cr15, [ip], {235}	; 0xeb
   155a8:	stmdals	fp, {r3, r4, r8, r9, fp, ip, pc}
   155ac:	tstls	r8, #67108864	; 0x4000000
   155b0:			; <UNDEFINED> instruction: 0xf7eb461c
   155b4:			; <UNDEFINED> instruction: 0xee1febd4
   155b8:			; <UNDEFINED> instruction: 0xf7eb0a10
   155bc:			; <UNDEFINED> instruction: 0xee1eebd0
   155c0:			; <UNDEFINED> instruction: 0xf7eb0a10
   155c4:	bls	a904fc <g_benchSeparately@@Base+0xa614c8>
   155c8:			; <UNDEFINED> instruction: 0xf77f4294
   155cc:	bmi	840de0 <g_benchSeparately@@Base+0x811dac>
   155d0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   155d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   155d8:	subsmi	r9, sl, r5, lsr fp
   155dc:	tsthi	r9, #64	; 0x40	; <UNPREDICTABLE>
   155e0:	ldc	0, cr11, [sp], #220	; 0xdc
   155e4:	pop	{r4, r8, r9, fp, pc}
   155e8:	svclt	0x00008ff0
   155ec:	andhi	pc, r0, pc, lsr #7
   155f0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   155f4:	svccc	0x00b99999
   155f8:	andeq	r0, r0, r0
   155fc:	addmi	r4, pc, r0
   15600:	strteq	r1, [ip], #-3456	; 0xfffff280
   15604:	andeq	r0, r0, r0
   15608:	andeq	r9, r1, lr, lsl #27
   1560c:	andeq	r9, r1, r0, lsl #27
   15610:	andeq	r0, r0, r0, lsl #2
   15614:	andeq	r9, r1, r6, ror lr
   15618:	andeq	r9, r1, sl, asr #28
   1561c:	strdeq	r0, [r0], -r4
   15620:	ldrdeq	r9, [r1], -r8
   15624:	andeq	r0, r0, r4, lsl #2
   15628:	strdeq	r6, [r0], -ip
   1562c:	andeq	r6, r0, lr, lsr #24
   15630:	andeq	r9, r1, ip, lsr ip
   15634:	andeq	r6, r0, r6, lsl #23
   15638:			; <UNDEFINED> instruction: 0x00019bb8
   1563c:	andeq	r9, r1, lr, asr fp
   15640:	andeq	r9, r1, lr, lsr #22
   15644:	andeq	r6, r0, r0, asr #23
   15648:	andeq	r9, r1, lr, ror sl
   1564c:	andeq	r6, r0, r4, asr ip
   15650:	andeq	r9, r1, sl, lsl #18
   15654:			; <UNDEFINED> instruction: 0xac369b0d
   15658:	vnmla.f32	s8, s27, s14
   1565c:	bl	117ea4 <g_benchSeparately@@Base+0xe8e70>
   15660:	cdp	3, 1, cr0, cr13, cr3, {4}
   15664:	vstrmi	s3, [r5, #576]	; 0x240
   15668:	ldccc	8, cr15, [r0], {83}	; 0x53
   1566c:	tstls	r9, #2097152000	; 0x7d000000
   15670:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   15674:			; <UNDEFINED> instruction: 0xf0066814
   15678:	vldr.16	s30, [pc, #354]	; 157e2 <__assert_fail@plt+0x1481e>
   1567c:			; <UNDEFINED> instruction: 0x462a6bbb
   15680:			; <UNDEFINED> instruction: 0xf8cd9b19
   15684:	stc	0, cr10, [sp, #32]
   15688:	mcrr	11, 0, r9, r1, cr4
   1568c:	stmdbls	sl, {r0, r2, r4, r8, r9, fp}
   15690:	cdp	6, 8, cr4, cr8, cr0, {1}
   15694:	tstls	r1, r5, lsl #22
   15698:	tstls	r0, r2, lsl r9
   1569c:	sufs	f2, f7, f1
   156a0:	vstr	d7, [sp, #24]
   156a4:			; <UNDEFINED> instruction: 0xf7eb7b06
   156a8:			; <UNDEFINED> instruction: 0xf1b8ec1c
   156ac:			; <UNDEFINED> instruction: 0xf47f0f00
   156b0:	bls	2c12d4 <g_benchSeparately@@Base+0x2922a0>
   156b4:	mrc	1, 0, r2, cr14, cr6, {6}
   156b8:			; <UNDEFINED> instruction: 0x46c10a10
   156bc:	bl	fff53670 <g_benchSeparately@@Base+0xfff2463c>
   156c0:			; <UNDEFINED> instruction: 0x46419b16
   156c4:			; <UNDEFINED> instruction: 0xf8cd4630
   156c8:	teqls	r0, #188	; 0xbc
   156cc:	bl	1353680 <g_benchSeparately@@Base+0x132464c>
   156d0:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   156d4:			; <UNDEFINED> instruction: 0xf7ffa82d
   156d8:			; <UNDEFINED> instruction: 0xf8dffcbd
   156dc:	ldrbtmi	r8, [r8], #676	; 0x2a4
   156e0:	strcs	r9, [r0, #-2828]	; 0xfffff4f4
   156e4:	ldmdblt	r3!, {r0, r1, r3, sl, fp, ip, pc}
   156e8:	blls	34d748 <g_benchSeparately@@Base+0x31e714>
   156ec:	lslvs	r3, r1, #10
   156f0:	addsmi	r3, sp, #28, 8	; 0x1c000000
   156f4:	stmdavs	r3!, {r4, ip, lr, pc}^
   156f8:	ldrdcs	lr, [r4, -r4]
   156fc:			; <UNDEFINED> instruction: 0xf7f368a0
   15700:	stmdacs	r0, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   15704:	ldmmi	ip, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
   15708:	strbmi	r4, [r2], -fp, lsr #12
   1570c:			; <UNDEFINED> instruction: 0xf85b2101
   15710:	stmdavs	r0, {}	; <UNPREDICTABLE>
   15714:	bl	ff9536c8 <g_benchSeparately@@Base+0xff924694>
   15718:			; <UNDEFINED> instruction: 0xf1099b14
   1571c:	ldrmi	r0, [r9, #2305]	; 0x901
   15720:			; <UNDEFINED> instruction: 0x4630d1de
   15724:	strtpl	lr, [sp], #-2525	; 0xfffff623
   15728:	ldc2	7, cr15, [r4], {255}	; 0xff
   1572c:	eorcc	lr, pc, #3620864	; 0x374000
   15730:	svclt	0x00c44294
   15734:	mvnscc	pc, #-1073741824	; 0xc0000000
   15738:	bl	fe8fbb8c <g_benchSeparately@@Base+0xfe8ccb58>
   1573c:	svclt	0x00c80305
   15740:	blne	51b890 <g_benchSeparately@@Base+0x4ec85c>
   15744:			; <UNDEFINED> instruction: 0x17e59a13
   15748:	strmi	pc, [r3, #-3010]	; 0xfffff43e
   1574c:	movweq	lr, #23124	; 0x5a54
   15750:	rschi	pc, r2, r0
   15754:	beq	fe450fd4 <g_benchSeparately@@Base+0xfe421fa0>
   15758:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1575c:	bls	5fbbb4 <g_benchSeparately@@Base+0x5ccb80>
   15760:	blx	fe86718a <g_benchSeparately@@Base+0xfe838156>
   15764:	blx	5e376 <g_benchSeparately@@Base+0x2f342>
   15768:	addsmi	r3, sp, #0, 6
   1576c:	addsmi	fp, r4, #8, 30
   15770:	strmi	sp, [sl], -sp, lsl #4
   15774:	strtmi	r4, [r0], -fp, asr #12
   15778:			; <UNDEFINED> instruction: 0xf0064629
   1577c:	strbmi	pc, [sp, #-2405]	; 0xfffff69b	; <UNPREDICTABLE>
   15780:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   15784:	bne	fe450fc4 <g_benchSeparately@@Base+0xfe421f90>
   15788:			; <UNDEFINED> instruction: 0xf0c09017
   1578c:	mrc	1, 0, r8, cr14, cr14, {7}
   15790:	bls	5e41d8 <g_benchSeparately@@Base+0x5b51a4>
   15794:	ldmib	r1, {r1, r2, r4, r5, r6, r8, sp, pc}^
   15798:			; <UNDEFINED> instruction: 0xf0060100
   1579c:	mcrrne	9, 5, pc, r3, cr5	; <UNPREDICTABLE>
   157a0:	blls	3ba3f8 <g_benchSeparately@@Base+0x38b3c4>
   157a4:	movwls	r1, #59675	; 0xe91b
   157a8:	bl	117c3ec <g_benchSeparately@@Base+0x114d3b8>
   157ac:	movwls	r0, #62211	; 0xf303
   157b0:	andne	lr, lr, #3620864	; 0x374000
   157b4:	ldrcc	lr, [ip], #-2525	; 0xfffff623
   157b8:	svclt	0x00084294
   157bc:	svclt	0x0034428b
   157c0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   157c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   157c8:	blls	38f1dc <g_benchSeparately@@Base+0x3601a8>
   157cc:	stmdami	sl!, {r1, r2, r4, r5, sl, fp, sp, pc}^
   157d0:	bmi	1b1dbdc <g_benchSeparately@@Base+0x1aeeba8>
   157d4:	orreq	lr, r3, #4, 22	; 0x1000
   157d8:			; <UNDEFINED> instruction: 0xf85b9c0a
   157dc:	ldrbtmi	r0, [sl], #-0
   157e0:	ldccc	8, cr15, [r4], {83}	; 0x53
   157e4:	cfldrsls	mvf9, [r2], {1}
   157e8:	stmdavs	r0, {sl, ip, pc}
   157ec:	bl	1e537a0 <g_benchSeparately@@Base+0x1e2476c>
   157f0:			; <UNDEFINED> instruction: 0xf47f2f00
   157f4:	mrc	14, 0, sl, cr15, cr3, {1}
   157f8:			; <UNDEFINED> instruction: 0x21e52a90
   157fc:	beq	451080 <g_benchSeparately@@Base+0x42204c>
   15800:			; <UNDEFINED> instruction: 0xf7eb463d
   15804:			; <UNDEFINED> instruction: 0x4639eb5a
   15808:	vmin.s8	d20, d4, d16
   1580c:	strls	r2, [pc, -r0, asr #6]!
   15810:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   15814:			; <UNDEFINED> instruction: 0xf7eb9330
   15818:			; <UNDEFINED> instruction: 0xf7ffeaa8
   1581c:	stmdage	sp!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   15820:	ldc2	7, cr15, [r8], {255}	; 0xff
   15824:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   15828:	svceq	0x0000f1b9
   1582c:	stcls	0, cr13, [fp], {20}
   15830:	strtmi	r2, [sl], r0, lsl #14
   15834:	vldrls	d9, [pc, #-96]	; 157dc <__assert_fail@plt+0x14818>
   15838:	stmiavs	r3!, {r8, r9, ip, pc}^
   1583c:	ldrdcs	lr, [r1, -r4]
   15840:	strmi	r6, [r8, r0, lsr #16]!
   15844:			; <UNDEFINED> instruction: 0xf0002800
   15848:			; <UNDEFINED> instruction: 0x370180d9
   1584c:	strbmi	r6, [pc, #-288]	; 15734 <__assert_fail@plt+0x14770>
   15850:	ldreq	pc, [ip], #-260	; 0xfffffefc
   15854:	ldrbmi	sp, [r5], -lr, ror #3
   15858:	strcc	r9, [r1, #-2837]	; 0xfffff4eb
   1585c:			; <UNDEFINED> instruction: 0xd1e3429d
   15860:	ldmib	sp, {r4, r5, r9, sl, lr}^
   15864:			; <UNDEFINED> instruction: 0xf7ff542d
   15868:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1586c:	addsmi	r3, r4, #-268435454	; 0xf0000002
   15870:			; <UNDEFINED> instruction: 0xf103bfc4
   15874:	ldmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   15878:	movweq	lr, #23459	; 0x5ba3
   1587c:	ldmdane	r2, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   15880:	bls	4dc4d8 <g_benchSeparately@@Base+0x4ad4a4>
   15884:	blx	ff09b822 <g_benchSeparately@@Base+0xff06c7ee>
   15888:	b	1526c9c <g_benchSeparately@@Base+0x14f7c68>
   1588c:	subsle	r0, r1, r5, lsl #6
   15890:	bcs	45110c <g_benchSeparately@@Base+0x4220d8>
   15894:	beq	519d8 <g_benchSeparately@@Base+0x229a4>
   15898:	beq	fe451114 <g_benchSeparately@@Base+0xfe4220e0>
   1589c:	pkhbtmi	r9, r9, r5, lsl #18
   158a0:	movwcs	pc, #11169	; 0x2ba1	; <UNPREDICTABLE>
   158a4:	movwcc	pc, #2817	; 0xb01	; <UNPREDICTABLE>
   158a8:	svclt	0x0008429d
   158ac:	andle	r4, lr, #148, 4	; 0x40000009
   158b0:	ldrbmi	r4, [r3], -sl, lsl #12
   158b4:	strtmi	r4, [r9], -r0, lsr #12
   158b8:			; <UNDEFINED> instruction: 0xf8c6f006
   158bc:	svclt	0x00084555
   158c0:	cfsh32	mvfx4, mvfx13, #44
   158c4:	vmov	s26, r0
   158c8:			; <UNDEFINED> instruction: 0xf0c01a90
   158cc:	mrc	1, 0, r8, cr13, cr8, {4}
   158d0:	vmov	r3, s27
   158d4:			; <UNDEFINED> instruction: 0xa1262a10
   158d8:	ldrdeq	lr, [r0, -r1]
   158dc:			; <UNDEFINED> instruction: 0xf8b4f006
   158e0:	tstls	r5, #17152	; 0x4300
   158e4:	ldmdbne	fp, {r4, r8, r9, fp, ip, pc}
   158e8:	blls	47a530 <g_benchSeparately@@Base+0x44b4fc>
   158ec:	movweq	lr, #15173	; 0x3b45
   158f0:	ldmib	sp, {r0, r4, r8, r9, ip, pc}^
   158f4:	ldmib	sp, {r4, r9, ip}^
   158f8:	addsmi	r3, r4, #28, 8	; 0x1c000000
   158fc:	addmi	fp, fp, #8, 30
   15900:	svclt	0x00349b0c
   15904:	strcs	r2, [r0, -r1, lsl #14]
   15908:			; <UNDEFINED> instruction: 0xf47f2b00
   1590c:	mrc	13, 5, sl, cr0, cr7, {5}
   15910:			; <UNDEFINED> instruction: 0xf04f7b4a
   15914:	strb	r0, [r3, #2561]	; 0xa01
   15918:	vst1.8	{d25-d26}, [pc :64], r4
   1591c:	vrsra.s64	d20, d20, #64
   15920:	addsmi	r2, sl, #-2013265919	; 0x88000001
   15924:	msrhi	SPSR_c, r0, lsl #1
   15928:	cmncs	r4, #20, 20	; 0x14000
   1592c:	vqdmulh.s<illegal width 8>	d15, d2, d3
   15930:			; <UNDEFINED> instruction: 0xe7369214
   15934:	vst1.8	{d25-d26}, [pc :64], r5
   15938:	vrsra.s64	d20, d20, #64
   1593c:	addsmi	r2, sl, #-2013265919	; 0x88000001
   15940:	smlalbbhi	pc, r9, r0, r0	; <UNPREDICTABLE>
   15944:	cmncs	r4, #86016	; 0x15000
   15948:	vqdmulh.s<illegal width 8>	d15, d2, d3
   1594c:	bfi	r9, r5, #4, #6
   15950:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   15954:	blls	14ba5d8 <g_benchSeparately@@Base+0x148b5a4>
   15958:			; <UNDEFINED> instruction: 0xf47f2b00
   1595c:			; <UNDEFINED> instruction: 0xf8ddac8a
   15960:	strb	r9, [fp], #328	; 0x148
   15964:	andhi	pc, r0, pc, lsr #7
   15968:	andeq	r0, r0, r0
   1596c:	addmi	r4, pc, r0
   15970:	blcc	fe6c8178 <g_benchSeparately@@Base+0xfe699144>
   15974:	andeq	r0, r0, r0
   15978:	andeq	r0, r0, r4, lsl #2
   1597c:	ldrdeq	r6, [r0], -r0
   15980:	andeq	r6, r0, lr, lsl #19
   15984:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   15988:			; <UNDEFINED> instruction: 0xfffff6e7
   1598c:	ldmdals	sl, {r2, r5, r7, r8, fp, lr}
   15990:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   15994:	eorsge	pc, r0, sp, asr #17
   15998:	andhi	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   1599c:	bmi	fe85dda8 <g_benchSeparately@@Base+0xfe82ed74>
   159a0:	strls	r9, [r1], #-2834	; 0xfffff4ee
   159a4:	andls	r4, r0, sl, ror r4
   159a8:	ldrdeq	pc, [r0], -r8
   159ac:	b	fe653960 <g_benchSeparately@@Base+0xfe62492c>
   159b0:	blcs	3c5e0 <g_benchSeparately@@Base+0xd5ac>
   159b4:	cfstrdge	mvd15, [r6, #252]!	; 0xfc
   159b8:	strcs	r9, [r0], #-2595	; 0xfffff5dd
   159bc:			; <UNDEFINED> instruction: 0x469a4f9a
   159c0:	mrc	14, 0, r1, cr14, cr6, {2}
   159c4:			; <UNDEFINED> instruction: 0xf8cd2a10
   159c8:	ldrbtmi	r9, [pc], #-52	; 159d0 <__assert_fail@plt+0x14a0c>
   159cc:			; <UNDEFINED> instruction: 0x9094f8dd
   159d0:	and	r1, r3, r5, asr lr
   159d4:	strmi	r3, [r2, #1025]!	; 0x401
   159d8:	cfldrdge	mvd15, [r4, #252]	; 0xfc
   159dc:	svccs	0x0001f816
   159e0:	svccc	0x0001f815
   159e4:			; <UNDEFINED> instruction: 0xd175429a
   159e8:	mvnsle	r4, ip, asr #10
   159ec:	ldrdcc	pc, [r0], -r8
   159f0:	tstcs	r1, r7, lsl r2
   159f4:			; <UNDEFINED> instruction: 0xf7eb4638
   159f8:			; <UNDEFINED> instruction: 0xe7ebe9f6
   159fc:	ldrbtmi	r4, [ip], #-3211	; 0xfffff375
   15a00:	blcs	2fa94 <g_benchSeparately@@Base+0xa60>
   15a04:	andcs	sp, r1, r8, asr #2
   15a08:	b	c539bc <g_benchSeparately@@Base+0xc24988>
   15a0c:	beq	451288 <g_benchSeparately@@Base+0x422254>
   15a10:	bne	fe45128c <g_benchSeparately@@Base+0xfe422258>
   15a14:			; <UNDEFINED> instruction: 0xffe2f005
   15a18:	blle	201109c <g_benchSeparately@@Base+0x1fe2068>
   15a1c:	bleq	610b28 <g_benchSeparately@@Base+0x5e1af4>
   15a20:	mrc	8, 0, r9, cr14, cr7, {0}
   15a24:			; <UNDEFINED> instruction: 0xee881a90
   15a28:			; <UNDEFINED> instruction: 0xf005cb07
   15a2c:	blmi	fe055990 <g_benchSeparately@@Base+0xfe02695c>
   15a30:	ldrbtmi	r4, [fp], #-2683	; 0xfffff585
   15a34:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   15a38:	mcrr	8, 1, r6, r1, cr11
   15a3c:	ldmdavs	r0, {r1, r2, r4, r8, r9, fp}
   15a40:	blvc	1d1468 <g_benchSeparately@@Base+0x1a2434>
   15a44:	blgt	3912fc <g_benchSeparately@@Base+0x3622c8>
   15a48:	blvc	3912ec <g_benchSeparately@@Base+0x3622b8>
   15a4c:	bls	3420a0 <g_benchSeparately@@Base+0x31306c>
   15a50:	movwls	r4, #38441	; 0x9629
   15a54:	andls	r9, r0, #18432	; 0x4800
   15a58:	movwls	r4, #35446	; 0x8a76
   15a5c:	blvc	1d1098 <g_benchSeparately@@Base+0x1a2064>
   15a60:	blls	626c50 <g_benchSeparately@@Base+0x5f7c1c>
   15a64:	blgt	1510a0 <g_benchSeparately@@Base+0x12206c>
   15a68:	blls	d10a4 <g_benchSeparately@@Base+0xa2070>
   15a6c:	b	e53a20 <g_benchSeparately@@Base+0xe249ec>
   15a70:	str	r6, [sp, #2085]	; 0x825
   15a74:			; <UNDEFINED> instruction: 0x46299b12
   15a78:	vstr	s8, [sp, #444]	; 0x1bc
   15a7c:	movwls	r7, #35590	; 0x8b06
   15a80:	blls	326c70 <g_benchSeparately@@Base+0x2f7c3c>
   15a84:	blgt	1510c0 <g_benchSeparately@@Base+0x12208c>
   15a88:	stc	3, cr9, [sp]
   15a8c:	blls	63c69c <g_benchSeparately@@Base+0x60d668>
   15a90:	b	9d3a44 <g_benchSeparately@@Base+0x9a4a10>
   15a94:	ldrb	r6, [fp, #-2085]!	; 0xfffff7db
   15a98:	movwcs	r4, #6241	; 0x1861
   15a9c:	ldrmi	r4, [r9], -r7, ror #20
   15aa0:	andpl	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   15aa4:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   15aa8:	b	6d3a5c <g_benchSeparately@@Base+0x6a4a28>
   15aac:	blcs	2fb40 <g_benchSeparately@@Base+0xb0c>
   15ab0:	stmdami	r3!, {r0, r3, r5, r7, ip, lr, pc}^
   15ab4:	stmdavs	fp!, {r1, r2, r4, r9, sp}
   15ab8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   15abc:	ldmib	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15ac0:	blcs	2fb54 <g_benchSeparately@@Base+0xb20>
   15ac4:	stmdavs	r9!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   15ac8:			; <UNDEFINED> instruction: 0xf7eb200a
   15acc:	andcs	lr, r1, lr, lsr #20
   15ad0:	stmib	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15ad4:			; <UNDEFINED> instruction: 0x46234a5b
   15ad8:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   15adc:			; <UNDEFINED> instruction: 0xf8d82101
   15ae0:	ldrbtmi	r0, [sl], #-0
   15ae4:	ldmib	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15ae8:	svceq	0x0000f1b9
   15aec:	blls	309b34 <g_benchSeparately@@Base+0x2dab00>
   15af0:	adcmi	r6, r1, #5832704	; 0x590000
   15af4:	stmdals	r8!, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}
   15af8:	and	r2, r5, r0, lsl #4
   15afc:	andscc	r6, ip, r3, lsl #20
   15b00:	adcmi	r4, r3, #184549376	; 0xb000000
   15b04:			; <UNDEFINED> instruction: 0x4619d834
   15b08:	strbmi	r3, [sl, #-513]	; 0xfffffdff
   15b0c:	bne	194a2ec <g_benchSeparately@@Base+0x191b2b8>
   15b10:	ldrdeq	pc, [r0], -r8
   15b14:	andls	r0, r0, #25088	; 0x6200
   15b18:	bmi	12e744c <g_benchSeparately@@Base+0x12b8418>
   15b1c:	strls	r2, [r1], #-257	; 0xfffffeff
   15b20:			; <UNDEFINED> instruction: 0xf7eb447a
   15b24:	str	lr, [sp, #-2526]!	; 0xfffff622
   15b28:	ldrbtmi	r4, [sl], #-2632	; 0xfffff5b8
   15b2c:	stmdacs	r0, {r4, fp, sp, lr}
   15b30:	blge	cd2d34 <g_benchSeparately@@Base+0xca3d00>
   15b34:	ldmdavs	sp, {r1, r3, r4, r5, fp, lr}^
   15b38:			; <UNDEFINED> instruction: 0xf85b6852
   15b3c:	blmi	1115b44 <g_benchSeparately@@Base+0x10e6b10>
   15b40:	strls	r0, [r2, #-2706]	; 0xfffff56e
   15b44:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   15b48:	stmib	sp, {r0, r1, r9, ip, pc}^
   15b4c:	bmi	1063354 <g_benchSeparately@@Base+0x1034320>
   15b50:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
   15b54:			; <UNDEFINED> instruction: 0xf7eb447b
   15b58:			; <UNDEFINED> instruction: 0xf7ffe9c4
   15b5c:	stmdals	r4!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, pc}
   15b60:			; <UNDEFINED> instruction: 0xf7eb212f
   15b64:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   15b68:	blge	292c6c <g_benchSeparately@@Base+0x263c38>
   15b6c:	bllt	193b70 <g_benchSeparately@@Base+0x164b3c>
   15b70:	ldrmi	r1, [r1], r4, ror #20
   15b74:			; <UNDEFINED> instruction: 0xf04fe7cc
   15b78:	strb	r0, [r9, r0, lsl #18]
   15b7c:	ldrbtmi	r4, [sp], #-3383	; 0xfffff2c9
   15b80:	stmdblt	r3!, {r0, r1, r3, r5, fp, sp, lr}^
   15b84:			; <UNDEFINED> instruction: 0xf7eb201f
   15b88:	blmi	d90158 <g_benchSeparately@@Base+0xd61124>
   15b8c:	addsvc	pc, ip, #1325400064	; 0x4f000000
   15b90:	ldmdami	r5!, {r2, r4, r5, r8, fp, lr}
   15b94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15b98:			; <UNDEFINED> instruction: 0xf7eb4478
   15b9c:	stmdami	r0!, {r2, r4, r9, fp, sp, lr, pc}
   15ba0:	bmi	c9e824 <g_benchSeparately@@Base+0xc6f7f0>
   15ba4:			; <UNDEFINED> instruction: 0xf85b2101
   15ba8:	ldrbtmi	r4, [sl], #-0
   15bac:			; <UNDEFINED> instruction: 0xf7eb6820
   15bb0:	stmdavs	fp!, {r3, r4, r7, r8, fp, sp, lr, pc}
   15bb4:	rscle	r2, r5, r0, lsl #22
   15bb8:	eorcs	r4, r4, #2949120	; 0x2d0000
   15bbc:	tstcs	r1, r3, lsr #16
   15bc0:			; <UNDEFINED> instruction: 0xf7eb4478
   15bc4:	stmdavs	fp!, {r4, r8, fp, sp, lr, pc}
   15bc8:	sbcsle	r2, fp, r0, lsl #22
   15bcc:	andcs	r6, sl, r1, lsr #16
   15bd0:	stmib	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15bd4:	blmi	a0fb34 <g_benchSeparately@@Base+0x9e0b00>
   15bd8:	andne	pc, pc, #64, 4
   15bdc:	stmdami	r7!, {r1, r2, r5, r8, fp, lr}
   15be0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15be4:			; <UNDEFINED> instruction: 0xf7eb4478
   15be8:	blmi	9903a8 <g_benchSeparately@@Base+0x961374>
   15bec:	eorsne	pc, fp, #64, 4
   15bf0:	stmdami	r5!, {r2, r5, r8, fp, lr}
   15bf4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15bf8:			; <UNDEFINED> instruction: 0xf7eb4478
   15bfc:	blmi	910394 <g_benchSeparately@@Base+0x8e1360>
   15c00:	addvc	pc, r6, #1325400064	; 0x4f000000
   15c04:	stmdami	r3!, {r1, r5, r8, fp, lr}
   15c08:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15c0c:			; <UNDEFINED> instruction: 0xf7eb4478
   15c10:			; <UNDEFINED> instruction: 0xf7ebe9da
   15c14:	svclt	0x0000e8d6
   15c18:	andeq	r0, r0, r0
   15c1c:	addmi	r4, pc, r0
   15c20:	andeq	r0, r0, r4, lsl #2
   15c24:	andeq	r6, r0, ip, asr r7
   15c28:	andeq	r6, r0, sl, lsr #15
   15c2c:	andeq	r9, r1, r6, lsl #12
   15c30:	strdeq	r9, [r1], -r2
   15c34:	andeq	r6, r0, ip, lsr #14
   15c38:	andeq	r6, r0, r4, asr #14
   15c3c:	ldrdeq	r6, [r0], -ip
   15c40:	andeq	r6, r0, r2, lsr r5
   15c44:	andeq	r6, r0, r6, asr r6
   15c48:	andeq	r6, r0, r4, lsr r6
   15c4c:	strdeq	r9, [r1], -sl
   15c50:	andeq	r6, r0, ip, lsr r7
   15c54:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   15c58:	muleq	r0, r8, r0
   15c5c:	andeq	r9, r1, r6, lsl #9
   15c60:	andeq	r6, r0, r4, asr #15
   15c64:	andeq	r6, r0, lr, ror #8
   15c68:	andeq	r6, r0, r0, lsl #10
   15c6c:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   15c70:	andeq	r6, r0, ip, asr #7
   15c74:	andeq	r6, r0, r8, ror r7
   15c78:	andeq	r6, r0, r2, lsr #8
   15c7c:	andeq	r6, r0, r8, lsr r4
   15c80:	andeq	r6, r0, r4, ror #14
   15c84:	andeq	r6, r0, lr, lsl #8
   15c88:			; <UNDEFINED> instruction: 0x000064b0
   15c8c:	andeq	r6, r0, r0, asr r7
   15c90:	strdeq	r6, [r0], -sl
   15c94:	andeq	r6, r0, r0, lsl #8
   15c98:	svcmi	0x00f0e92d
   15c9c:	stc	0, cr0, [sp, #-568]!	; 0xfffffdc8
   15ca0:	strmi	r8, [r7], -r4, lsl #22
   15ca4:	adcslt	r4, r5, ip, lsl #12
   15ca8:			; <UNDEFINED> instruction: 0xf8df9212
   15cac:	tstls	r3, #216, 8	; 0xd8000000
   15cb0:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   15cb4:	andsls	r4, r0, sl, ror r4
   15cb8:	tstls	pc, r0, lsr r6	; <UNPREDICTABLE>
   15cbc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15cc0:			; <UNDEFINED> instruction: 0xf04f9333
   15cc4:			; <UNDEFINED> instruction: 0xf7eb0300
   15cc8:			; <UNDEFINED> instruction: 0xf8dfe8b4
   15ccc:	ldrbtmi	r3, [fp], #-1216	; 0xfffffb40
   15cd0:	andls	r9, lr, r1, lsl r3
   15cd4:			; <UNDEFINED> instruction: 0xf0002c00
   15cd8:	ldrtmi	r8, [lr], #-386	; 0xfffffe7e
   15cdc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15ce0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15ce4:	bleq	153e48 <g_benchSeparately@@Base+0x124e14>
   15ce8:			; <UNDEFINED> instruction: 0xf976f7ff
   15cec:	stmdaeq	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
   15cf0:	stmdbeq	r1, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   15cf4:	ldrhle	r4, [r5, #39]!	; 0x27
   15cf8:	andcs	r9, r0, #14336	; 0x3800
   15cfc:	stmib	sp, {r1, r2, r3, r5, r9, ip, pc}^
   15d00:	stmib	sp, {r0, r1, r2, r3, r5, r9, sp}^
   15d04:	blcs	1e5d0 <_IO_stdin_used@@Base+0x29e4>
   15d08:	bicshi	pc, sl, r0
   15d0c:	tsteq	r8, r8, lsl fp
   15d10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15d14:	andeq	lr, r9, r9, asr #22
   15d18:	tsteq	r8, r1, lsl fp
   15d1c:	andeq	lr, r9, r0, asr #22
   15d20:	rscsmi	pc, r8, #79	; 0x4f
   15d24:	strcs	r0, [r0, -r9, lsl #29]
   15d28:	orrne	lr, r0, r1, asr #20
   15d2c:	smlabbcc	r1, r0, lr, r0
   15d30:	andeq	pc, r0, r0, asr #2
   15d34:	streq	r0, [r0], lr, lsl #13
   15d38:	bvs	52198 <g_benchSeparately@@Base+0x23164>
   15d3c:	addsne	lr, r1, r0, asr #20
   15d40:	strvs	pc, [r0], pc, asr #32
   15d44:	bleq	5224c <g_benchSeparately@@Base+0x23218>
   15d48:	svclt	0x0008455b
   15d4c:	svclt	0x003c4552
   15d50:			; <UNDEFINED> instruction: 0x469b4692
   15d54:			; <UNDEFINED> instruction: 0x465d4654
   15d58:			; <UNDEFINED> instruction: 0xf114e007
   15d5c:			; <UNDEFINED> instruction: 0xf145447c
   15d60:			; <UNDEFINED> instruction: 0x462035ff
   15d64:	stmda	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15d68:	adcmi	fp, pc, #112, 18	; 0x1c0000
   15d6c:	adcmi	fp, r6, #8, 30
   15d70:	stmdaeq	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, ip, lr, pc}^
   15d74:	b	10d7f24 <g_benchSeparately@@Base+0x10a8ef0>
   15d78:	ldrmi	r7, [r5], -r5, asr #7
   15d7c:			; <UNDEFINED> instruction: 0x4620461c
   15d80:	ldmda	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15d84:	rscsle	r2, r0, r0, lsl #16
   15d88:	svc	0x00e8f7ea
   15d8c:	adcmi	r2, fp, #0, 6
   15d90:	addvs	pc, r0, #79	; 0x4f
   15d94:	adcmi	fp, r2, #8, 30
   15d98:	sbchi	pc, r5, r0, asr #1
   15d9c:	b	1117f34 <g_benchSeparately@@Base+0x10e8f00>
   15da0:			; <UNDEFINED> instruction: 0xf64a74c5
   15da4:			; <UNDEFINED> instruction: 0xf6ca23ab
   15da8:	stccs	3, cr2, [r2], {170}	; 0xaa
   15dac:	movwcs	pc, #19363	; 0x4ba3	; <UNPREDICTABLE>
   15db0:	cmpeq	r3, #323584	; 0x4f000
   15db4:	vcgt.s8	d25, d0, d8
   15db8:	blls	236454 <g_benchSeparately@@Base+0x207420>
   15dbc:	ldrmi	r2, [r9], -r0, lsl #4
   15dc0:	ldrmi	r4, [r9, #1555]	; 0x613
   15dc4:	svclt	0x0008460a
   15dc8:	andle	r4, r3, #136, 10	; 0x22000000
   15dcc:	movwcs	r4, #1602	; 0x642
   15dd0:	eorhi	pc, r0, sp, asr #17
   15dd4:	svclt	0x0008454b
   15dd8:			; <UNDEFINED> instruction: 0xf0c04542
   15ddc:	blls	2361b4 <g_benchSeparately@@Base+0x207180>
   15de0:	blcs	27650 <_IO_stdin_used@@Base+0xba64>
   15de4:	andcc	fp, r1, #8, 30
   15de8:			; <UNDEFINED> instruction: 0xf7eb4610
   15dec:	andls	lr, sl, r2, lsr #16
   15df0:			; <UNDEFINED> instruction: 0xf0002800
   15df4:	blls	3f6494 <g_benchSeparately@@Base+0x3c7460>
   15df8:			; <UNDEFINED> instruction: 0xf0002b00
   15dfc:	blmi	ff9361d8 <g_benchSeparately@@Base+0xff9071a4>
   15e00:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15e04:			; <UNDEFINED> instruction: 0x46c29d10
   15e08:	movwls	r4, #50299	; 0xc47b
   15e0c:	ldmib	sp, {r0, r5, r6, r7, r8, r9, fp, lr}^
   15e10:	ldrbtmi	r9, [fp], #-1550	; 0xfffff9f2
   15e14:	bcc	451640 <g_benchSeparately@@Base+0x42260c>
   15e18:	vmov.32	d8[0], sl
   15e1c:	blmi	ff7a4664 <g_benchSeparately@@Base+0xff775630>
   15e20:	mcr	4, 0, r4, cr8, cr11, {3}
   15e24:	blls	46486c <g_benchSeparately@@Base+0x435838>
   15e28:	eor	r9, r4, r9, lsl #6
   15e2c:			; <UNDEFINED> instruction: 0xbc04e9dd
   15e30:	blls	21e238 <g_benchSeparately@@Base+0x1ef204>
   15e34:	bls	2a73c0 <g_benchSeparately@@Base+0x27838c>
   15e38:	streq	lr, [r8, -r3, lsr #23]
   15e3c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   15e40:	ldrbmi	fp, [pc, #-3848]	; 14f40 <__assert_fail@plt+0x13f7c>
   15e44:	andeq	lr, r8, r2, lsl #22
   15e48:	svclt	0x002c4623
   15e4c:			; <UNDEFINED> instruction: 0x4656465f
   15e50:			; <UNDEFINED> instruction: 0xf7ea463a
   15e54:	adcsmi	lr, r8, #872	; 0x368
   15e58:			; <UNDEFINED> instruction: 0xf0404603
   15e5c:			; <UNDEFINED> instruction: 0xf8c980d4
   15e60:			; <UNDEFINED> instruction: 0xf10a3000
   15e64:	strtmi	r0, [r0], -r1, lsl #20
   15e68:			; <UNDEFINED> instruction: 0xf7eb4498
   15e6c:	ldrmi	lr, [r2, #2112]!	; 0x840
   15e70:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   15e74:	stmdavs	r8!, {r1, r4, r5, r6, r9, ip, lr, pc}
   15e78:			; <UNDEFINED> instruction: 0xf7ff950d
   15e7c:	cdp	8, 1, cr15, cr8, cr13, {5}
   15e80:			; <UNDEFINED> instruction: 0x460b2a10
   15e84:			; <UNDEFINED> instruction: 0xf8559004
   15e88:	andcs	r1, r3, r4, lsl #22
   15e8c:			; <UNDEFINED> instruction: 0xf7eb9305
   15e90:	stmdblt	r8!, {r4, r5, r6, fp, sp, lr, pc}
   15e94:			; <UNDEFINED> instruction: 0xf4039b18
   15e98:			; <UNDEFINED> instruction: 0xf5b34370
   15e9c:	suble	r4, r5, r0, lsl #31
   15ea0:	bne	fe451708 <g_benchSeparately@@Base+0xfe4226d4>
   15ea4:	stceq	8, cr15, [r4], {85}	; 0x55
   15ea8:	ldmda	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15eac:	stmdacs	r0, {r2, r9, sl, lr}
   15eb0:	adchi	pc, r2, r0
   15eb4:	ldrbtmi	r4, [pc], #-4025	; 15ebc <__assert_fail@plt+0x14ef8>
   15eb8:	blcs	6ffac <g_benchSeparately@@Base+0x40f78>
   15ebc:	ldmible	r5!, {r0, r1, r2, r8, r9, ip, pc}
   15ec0:	ldrbtmi	r4, [sl], #-2743	; 0xfffff549
   15ec4:			; <UNDEFINED> instruction: 0xf7ea920b
   15ec8:	bls	311e00 <g_benchSeparately@@Base+0x2e2dcc>
   15ecc:			; <UNDEFINED> instruction: 0xf6449b07
   15ed0:			; <UNDEFINED> instruction: 0xf2c01cf0
   15ed4:	ldmvs	r1, {r1, sl, fp}
   15ed8:	andls	r2, r7, #3072	; 0xc00
   15edc:	movwcs	fp, #3988	; 0xf94
   15ee0:	bne	101eaec <g_benchSeparately@@Base+0xfefab8>
   15ee4:	svclt	0x00c84560
   15ee8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   15eec:	addsle	r2, sp, r0, lsl #22
   15ef0:	svc	0x00b6f7ea
   15ef4:			; <UNDEFINED> instruction: 0xf8df9a07
   15ef8:	smlatbcs	r1, ip, r2, ip
   15efc:	stccc	8, cr15, [r4], {85}	; 0x55
   15f00:	bls	26e148 <g_benchSeparately@@Base+0x23f114>
   15f04:	andeq	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   15f08:	stmdavs	r0, {r0, r1, r2, r5, r7, r9, fp, lr}
   15f0c:			; <UNDEFINED> instruction: 0xf7ea447a
   15f10:	ldmdavs	fp!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15f14:	stmible	r9, {r0, r1, r8, r9, fp, sp}
   15f18:	blmi	fe93c744 <g_benchSeparately@@Base+0xfe90d710>
   15f1c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   15f20:	svc	0x000ef7ea
   15f24:			; <UNDEFINED> instruction: 0xf114e782
   15f28:			; <UNDEFINED> instruction: 0xe73a447c
   15f2c:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   15f30:	stmdble	sl, {r0, r8, r9, fp, sp}
   15f34:			; <UNDEFINED> instruction: 0x2101489b
   15f38:	cdp	12, 1, cr9, cr9, cr9, {0}
   15f3c:			; <UNDEFINED> instruction: 0xf8552a10
   15f40:	stmdapl	r0!, {r2, sl, fp, ip, sp}
   15f44:			; <UNDEFINED> instruction: 0xf7ea6800
   15f48:			; <UNDEFINED> instruction: 0xf10aefcc
   15f4c:	movwcs	r0, #2561	; 0xa01
   15f50:			; <UNDEFINED> instruction: 0xf8c945b2
   15f54:			; <UNDEFINED> instruction: 0xf1093000
   15f58:	orrle	r0, ip, #4, 18	; 0x10000
   15f5c:	svceq	0x0000f1b8
   15f60:	stcls	0, cr13, [pc, #-264]	; 15e60 <__assert_fail@plt+0x14e9c>
   15f64:	bmi	fe4c1024 <g_benchSeparately@@Base+0xfe491ff0>
   15f68:			; <UNDEFINED> instruction: 0x46192314
   15f6c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   15f70:	andls	r9, r0, #4194304	; 0x400000
   15f74:			; <UNDEFINED> instruction: 0xf7eb2201
   15f78:	stccs	8, cr14, [r1, #-128]	; 0xffffff80
   15f7c:	svclt	0x0094990e
   15f80:			; <UNDEFINED> instruction: 0x46229b10
   15f84:	strtmi	r9, [r0], -sl, lsl #24
   15f88:	ldmdavs	sl, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   15f8c:	tstls	r1, pc, lsl #22
   15f90:	movwls	r9, #10515	; 0x2913
   15f94:	tstls	r0, r2, lsl fp
   15f98:			; <UNDEFINED> instruction: 0xf7ff9908
   15f9c:	strtmi	pc, [r0], -sp, asr #17
   15fa0:	cdp	7, 13, cr15, cr12, cr10, {7}
   15fa4:	blmi	1e289b8 <g_benchSeparately@@Base+0x1df9984>
   15fa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15fac:	blls	cf001c <g_benchSeparately@@Base+0xcc0fe8>
   15fb0:			; <UNDEFINED> instruction: 0xf040405a
   15fb4:	stmdals	lr, {r0, r2, r5, r6, r7, pc}
   15fb8:	ldc	0, cr11, [sp], #212	; 0xd4
   15fbc:	pop	{r2, r8, r9, fp, pc}
   15fc0:			; <UNDEFINED> instruction: 0xf7ea4ff0
   15fc4:	ldcls	14, cr11, [r1], {201}	; 0xc9
   15fc8:	ldmdami	r6!, {r0, r8, sp}^
   15fcc:	bmi	1ebcbf4 <g_benchSeparately@@Base+0x1e8dbc0>
   15fd0:	ldceq	8, cr5, [fp, #-128]	; 0xffffff80
   15fd4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   15fd8:	svc	0x0082f7ea
   15fdc:			; <UNDEFINED> instruction: 0xf04fe6ff
   15fe0:			; <UNDEFINED> instruction: 0xf04f0800
   15fe4:	str	r0, [r7], r0, lsl #18
   15fe8:	ldrbtmi	r4, [ip], #-3188	; 0xfffff38c
   15fec:	blcs	30080 <g_benchSeparately@@Base+0x104c>
   15ff0:	andcs	sp, ip, sl, asr #2
   15ff4:	svc	0x003af7ea
   15ff8:	ldrbtmi	r4, [sp], #-3441	; 0xfffff28f
   15ffc:	stmdblt	fp, {r0, r1, r3, r5, fp, sp, lr}^
   16000:			; <UNDEFINED> instruction: 0xf7ea200a
   16004:	stclmi	15, cr14, [pc, #-208]!	; 15f3c <__assert_fail@plt+0x14f78>
   16008:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1600c:	strdcs	fp, [fp], -fp	; <UNPREDICTABLE>
   16010:	svc	0x002cf7ea
   16014:	movwcs	r4, #43107	; 0xa863
   16018:	tstcs	r1, r1, lsl ip
   1601c:	stmdapl	r4!, {r1, r3, r5, r6, r9, fp, lr}
   16020:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   16024:	svc	0x005cf7ea
   16028:	blcs	300dc <g_benchSeparately@@Base+0x10a8>
   1602c:	blls	38a3d4 <g_benchSeparately@@Base+0x35b3a0>
   16030:	bmi	199e43c <g_benchSeparately@@Base+0x196f408>
   16034:	ldmdavs	fp, {r5, fp, sp, lr}
   16038:			; <UNDEFINED> instruction: 0xf7ea447a
   1603c:	stmdavs	fp!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   16040:	sbcsle	r2, sp, r0, lsl #22
   16044:	andcs	r6, sl, r1, lsr #16
   16048:	svc	0x006ef7ea
   1604c:	ldmdami	r5, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   16050:	ldcls	3, cr2, [r1], {11}
   16054:	bmi	179e460 <g_benchSeparately@@Base+0x176f42c>
   16058:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   1605c:			; <UNDEFINED> instruction: 0xf7ea6820
   16060:	stmdavs	fp!, {r6, r8, r9, sl, fp, sp, lr, pc}
   16064:	sbcsle	r2, r2, r0, lsl #22
   16068:	tstcs	r1, sp, lsl #22
   1606c:	stmdavs	r0!, {r0, r3, r4, r6, r9, fp, lr}
   16070:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   16074:	svc	0x0034f7ea
   16078:	blcs	3012c <g_benchSeparately@@Base+0x10f8>
   1607c:	stmdavs	r1!, {r0, r1, r2, r6, r7, ip, lr, pc}
   16080:			; <UNDEFINED> instruction: 0xf7ea200a
   16084:			; <UNDEFINED> instruction: 0xe7c2ef52
   16088:	movwcs	r4, #51270	; 0xc846
   1608c:	tstcs	r1, r1, lsl sp
   16090:	stmdapl	sp!, {r0, r4, r6, r9, fp, lr}
   16094:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   16098:	svc	0x0022f7ea
   1609c:	blcs	30130 <g_benchSeparately@@Base+0x10fc>
   160a0:	stmdami	lr, {r0, r1, r2, r5, r7, ip, lr, pc}^
   160a4:	stmdavs	fp!, {r4, r9, sp}
   160a8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   160ac:	cdp	7, 9, cr15, cr10, cr10, {7}
   160b0:	blcs	30144 <g_benchSeparately@@Base+0x1110>
   160b4:	stmdavs	r9!, {r0, r2, r3, r4, r7, ip, lr, pc}
   160b8:			; <UNDEFINED> instruction: 0xf7ea200a
   160bc:			; <UNDEFINED> instruction: 0xe798ef36
   160c0:	ldrbtmi	r4, [sp], #-3399	; 0xfffff2b9
   160c4:	blcs	30178 <g_benchSeparately@@Base+0x1144>
   160c8:	ldmdami	r6!, {r0, r1, r4, r7, ip, lr, pc}
   160cc:	ldcls	3, cr2, [r1], {12}
   160d0:	bmi	111e4dc <g_benchSeparately@@Base+0x10ef4a8>
   160d4:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   160d8:			; <UNDEFINED> instruction: 0xf7ea6820
   160dc:	stmdavs	fp!, {r1, r8, r9, sl, fp, sp, lr, pc}
   160e0:	addle	r2, r6, r0, lsl #22
   160e4:	andscs	r4, pc, #64, 16	; 0x400000
   160e8:	tstcs	r1, r3, lsr #16
   160ec:			; <UNDEFINED> instruction: 0xf7ea4478
   160f0:	stmdavs	fp!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   160f4:			; <UNDEFINED> instruction: 0xf43f2b00
   160f8:	stmdavs	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   160fc:			; <UNDEFINED> instruction: 0xf7ea200a
   16100:			; <UNDEFINED> instruction: 0xe776ef14
   16104:	ldrbtmi	r4, [sp], #-3385	; 0xfffff2c7
   16108:	blcs	301bc <g_benchSeparately@@Base+0x1188>
   1610c:	svcge	0x0071f43f
   16110:	movwcs	r4, #51236	; 0xc824
   16114:	tstcs	r1, r1, lsl ip
   16118:	stmdapl	r4!, {r0, r2, r4, r5, r9, fp, lr}
   1611c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   16120:	cdp	7, 13, cr15, cr14, cr10, {7}
   16124:	blcs	301d8 <g_benchSeparately@@Base+0x11a4>
   16128:	svcge	0x0063f43f
   1612c:	andscs	r4, r1, #3211264	; 0x310000
   16130:	tstcs	r1, r3, lsr #16
   16134:			; <UNDEFINED> instruction: 0xf7ea4478
   16138:	stmdavs	fp!, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   1613c:	bicsle	r2, ip, r0, lsl #22
   16140:	stcmi	7, cr14, [sp, #-348]!	; 0xfffffea4
   16144:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   16148:			; <UNDEFINED> instruction: 0xf43f2b00
   1614c:	ldmdami	r5, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
   16150:	ldcls	3, cr2, [r1], {12}
   16154:	bmi	a5e560 <g_benchSeparately@@Base+0xa2f52c>
   16158:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   1615c:			; <UNDEFINED> instruction: 0xf7ea6820
   16160:	stmdavs	fp!, {r6, r7, r9, sl, fp, sp, lr, pc}
   16164:			; <UNDEFINED> instruction: 0xf43f2b00
   16168:	stmdami	r5!, {r2, r6, r8, r9, sl, fp, sp, pc}
   1616c:	stmdavs	r3!, {r0, r4, r9, sp}
   16170:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16174:	cdp	7, 3, cr15, cr6, cr10, {7}
   16178:	blcs	3022c <g_benchSeparately@@Base+0x11f8>
   1617c:			; <UNDEFINED> instruction: 0xe738d1bd
   16180:	cdp	7, 1, cr15, cr14, cr10, {7}
   16184:	andeq	r9, r1, r8, lsr #4
   16188:	andeq	r0, r0, r0, lsl #2
   1618c:	andeq	r9, r1, lr, lsl #4
   16190:	strdeq	r9, [r1], -ip
   16194:	andeq	r6, r0, lr, asr #8
   16198:	andeq	r6, r0, ip, lsr r4
   1619c:	andeq	r9, r1, lr, asr #2
   161a0:	andeq	r9, r1, r2, ror #2
   161a4:	andeq	r0, r0, r4, lsl #2
   161a8:	muleq	r0, r4, r3
   161ac:	andeq	r0, r0, r4, lsl r1
   161b0:	andeq	r6, r0, r2, ror r3
   161b4:	andeq	r8, r1, r4, lsr pc
   161b8:	andeq	r6, r0, ip, asr r2
   161bc:	andeq	r9, r1, sl, lsl r0
   161c0:	andeq	r9, r1, sl
   161c4:	strdeq	r8, [r1], -ip
   161c8:	andeq	r5, r0, r0, ror #30
   161cc:	andeq	r6, r0, ip, asr #4
   161d0:	andeq	r5, r0, r6, lsr #30
   161d4:	andeq	r6, r0, r6, asr #4
   161d8:	andeq	r5, r0, ip, ror #29
   161dc:	andeq	r6, r0, r2, lsr #4
   161e0:	andeq	r8, r1, r2, asr #30
   161e4:	andeq	r5, r0, sl, lsr #29
   161e8:	andeq	r6, r0, r0, lsl r1
   161ec:	strdeq	r8, [r1], -lr
   161f0:	andeq	r5, r0, r4, ror #28
   161f4:	andeq	r6, r0, r8, ror #1
   161f8:	andeq	r8, r1, r0, asr #29
   161fc:	andeq	r5, r0, r6, lsr #28
   16200:	andeq	r6, r0, sl, lsr #1
   16204:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   16208:			; <UNDEFINED> instruction: 0x47706018
   1620c:	strdeq	r8, [r1], -lr
   16210:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   16214:			; <UNDEFINED> instruction: 0x47706018
   16218:	andeq	r8, r1, r2, lsl lr
   1621c:	ldrtlt	r4, [r0], #-2570	; 0xfffff5f6
   16220:	cfstrsmi	mvf4, [sl], {122}	; 0x7a
   16224:	ldrbtmi	r6, [ip], #-2067	; 0xfffff7ed
   16228:	blcs	ae370 <g_benchSeparately@@Base+0x7f33c>
   1622c:	ldclt	8, cr13, [r0], #-4
   16230:	stcmi	7, cr4, [r7, #-448]	; 0xfffffe40
   16234:	bmi	1e7a48 <g_benchSeparately@@Base+0x1b8a14>
   16238:	stmdbpl	r0!, {r0, r8, sp}^
   1623c:	cfldrslt	mvf4, [r0], #-488	; 0xfffffe18
   16240:			; <UNDEFINED> instruction: 0xf7ea6800
   16244:	svclt	0x0000be4b
   16248:	andeq	r8, r1, r4, ror #27
   1624c:			; <UNDEFINED> instruction: 0x00018cb6
   16250:	andeq	r0, r0, r4, lsl #2
   16254:	strheq	r6, [r0], -r0
   16258:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1625c:			; <UNDEFINED> instruction: 0x47706058
   16260:	andeq	r8, r1, sl, asr #27
   16264:	stmdacc	r0, {r0, r1, r8, r9, fp, lr}
   16268:	svclt	0x0018447b
   1626c:	sbcsvs	r2, r8, r1
   16270:	svclt	0x00004770
   16274:			; <UNDEFINED> instruction: 0x00018dbc
   16278:	push	{r2, r3, r9, fp, sp}
   1627c:	svclt	0x00a841f0
   16280:	blcs	31eab8 <g_benchSeparately@@Base+0x2efa84>
   16284:	addlt	r4, r2, r7, lsl lr
   16288:	svclt	0x00a84617
   1628c:	addsmi	r2, r3, #12, 6	; 0x30000000
   16290:			; <UNDEFINED> instruction: 0x4604447e
   16294:			; <UNDEFINED> instruction: 0x4613bfb8
   16298:			; <UNDEFINED> instruction: 0x4698429a
   1629c:	ble	127ad8 <g_benchSeparately@@Base+0xf8aa4>
   162a0:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   162a4:	blcs	70318 <g_benchSeparately@@Base+0x412e4>
   162a8:	cmplt	r5, pc, lsl #16
   162ac:	streq	lr, [r5, #2820]	; 0xb04
   162b0:	strbmi	r4, [r3], -r0, lsr #12
   162b4:	ldrtmi	r3, [sl], -r4, lsl #8
   162b8:			; <UNDEFINED> instruction: 0xf7ff2101
   162bc:	adcmi	pc, ip, #60672	; 0xed00
   162c0:	strdcs	sp, [r0], -r6
   162c4:	pop	{r1, ip, sp, pc}
   162c8:	stmdami	r8, {r4, r5, r6, r7, r8, pc}
   162cc:	bmi	227b20 <g_benchSeparately@@Base+0x1f8aec>
   162d0:	ldmdapl	r0!, {r0, r8, sp}
   162d4:			; <UNDEFINED> instruction: 0xf8cd447a
   162d8:	stmdavs	r0, {pc}
   162dc:	cdp	7, 0, cr15, cr0, cr10, {7}
   162e0:	svclt	0x0000e7e3
   162e4:	andeq	r8, r1, ip, asr #24
   162e8:	andeq	r8, r1, r2, ror #26
   162ec:	andeq	r0, r0, r4, lsl #2
   162f0:	andeq	r6, r0, r0, asr r0
   162f4:	push	{r2, r3, r9, fp, sp}
   162f8:	svclt	0x00a843f0
   162fc:	blcs	31eb34 <g_benchSeparately@@Base+0x2efb00>
   16300:			; <UNDEFINED> instruction: 0xf8df4616
   16304:	addlt	r8, sp, ip, asr #2
   16308:	movwcs	fp, #53160	; 0xcfa8
   1630c:	ldrbtmi	r4, [r8], #659	; 0x293
   16310:	svclt	0x00b84607
   16314:	bmi	13e7b68 <g_benchSeparately@@Base+0x13b8b34>
   16318:	blmi	13e7b90 <g_benchSeparately@@Base+0x13b8b5c>
   1631c:	adcmi	r4, r6, #2046820352	; 0x7a000000
   16320:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   16324:	movwls	r6, #47131	; 0xb81b
   16328:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1632c:	blmi	130cb44 <g_benchSeparately@@Base+0x12ddb10>
   16330:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16334:	ldmdale	sp, {r0, r8, r9, fp, sp}
   16338:	blmi	1283074 <g_benchSeparately@@Base+0x1254040>
   1633c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16340:	strtmi	fp, [r3], -fp, lsl #19
   16344:			; <UNDEFINED> instruction: 0x46294632
   16348:			; <UNDEFINED> instruction: 0xf7ff4638
   1634c:	bmi	11955e8 <g_benchSeparately@@Base+0x11665b4>
   16350:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
   16354:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16358:	subsmi	r9, sl, fp, lsl #22
   1635c:	andcs	sp, r0, ip, asr #2
   16360:	pop	{r0, r2, r3, ip, sp, pc}
   16364:			; <UNDEFINED> instruction: 0x462383f0
   16368:			; <UNDEFINED> instruction: 0x46294632
   1636c:			; <UNDEFINED> instruction: 0xf7ff4638
   16370:	strb	pc, [ip, r3, lsl #31]!	; <UNPREDICTABLE>
   16374:			; <UNDEFINED> instruction: 0x4633483c
   16378:	tstcs	r1, ip, lsr sl
   1637c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   16380:	strls	r4, [r0], #-1146	; 0xfffffb86
   16384:			; <UNDEFINED> instruction: 0xf7ea6800
   16388:	stccs	13, cr14, [r0, #-688]	; 0xfffffd50
   1638c:	vand	<illegal reg q14.5>, <illegal reg q12.5>, <illegal reg q2.5>
   16390:	vqdmlal.s<illegal width 8>	q11, d16, d0
   16394:	stmib	sp, {r3, r4, r7, r8, fp}^
   16398:	strbmi	r5, [r8], -r6, lsl #10
   1639c:	andsls	pc, r4, sp, asr #17
   163a0:	strpl	lr, [r8, #-2509]	; 0xfffff633
   163a4:			; <UNDEFINED> instruction: 0xf7ea950a
   163a8:	strmi	lr, [r7], -r4, asr #26
   163ac:	mrc	3, 5, fp, cr6, cr0, {1}
   163b0:	strtmi	r0, [sl], -r0, lsl #22
   163b4:	blne	951a38 <g_benchSeparately@@Base+0x922a04>
   163b8:			; <UNDEFINED> instruction: 0xf0004649
   163bc:	vstrge.16	s30, [r6, #-322]	; 0xfffffebe	; <UNPREDICTABLE>
   163c0:	tstcs	r4, #176128	; 0x2b000
   163c4:	ldceq	0, cr15, [r2], #-316	; 0xfffffec4
   163c8:			; <UNDEFINED> instruction: 0xf8cd4619
   163cc:	ldrbtmi	ip, [sl], #-4
   163d0:	andls	r4, r0, #40, 12	; 0x2800000
   163d4:			; <UNDEFINED> instruction: 0xf7ea2201
   163d8:			; <UNDEFINED> instruction: 0x4638edf0
   163dc:	ldrtmi	r4, [r3], -sl, lsr #12
   163e0:	strls	r2, [r0], #-257	; 0xfffffeff
   163e4:	stmdbge	r5, {r1, r8, ip, pc}
   163e8:	stmdbls	r5, {r0, r8, ip, pc}
   163ec:	mcr2	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   163f0:			; <UNDEFINED> instruction: 0xf7ea4638
   163f4:			; <UNDEFINED> instruction: 0xe7aaecb4
   163f8:	stcl	7, cr15, [r2], #936	; 0x3a8
   163fc:	ldrbtmi	r4, [sp], #-3357	; 0xfffff2e3
   16400:	ldmdblt	r3, {r0, r1, r3, r5, fp, sp, lr}
   16404:			; <UNDEFINED> instruction: 0xf7ea2015
   16408:	ldmdami	r7, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
   1640c:	bmi	69f068 <g_benchSeparately@@Base+0x670034>
   16410:			; <UNDEFINED> instruction: 0xf8582101
   16414:	ldrbtmi	r4, [sl], #-0
   16418:			; <UNDEFINED> instruction: 0xf7ea6820
   1641c:	stmdavs	fp!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
   16420:	rscle	r2, pc, r0, lsl #22
   16424:	andscs	r4, r1, #1376256	; 0x150000
   16428:	tstcs	r1, r3, lsr #16
   1642c:			; <UNDEFINED> instruction: 0xf7ea4478
   16430:	stmdavs	fp!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   16434:	rscle	r2, r5, r0, lsl #22
   16438:	andcs	r6, sl, r1, lsr #16
   1643c:	ldcl	7, cr15, [r4, #-936]!	; 0xfffffc58
   16440:	svclt	0x0000e7e0
   16444:	andhi	pc, r0, pc, lsr #7
	...
   16450:	andeq	r8, r1, lr, asr #23
   16454:	andeq	r8, r1, r0, asr #23
   16458:	andeq	r0, r0, r0, lsl #2
   1645c:	ldrdeq	r8, [r1], -r4
   16460:	andeq	r8, r1, r8, ror #25
   16464:	andeq	r8, r1, sl, lsl #23
   16468:	andeq	r0, r0, r4, lsl #2
   1646c:	andeq	r5, r0, r4, lsr #31
   16470:	andeq	r5, r0, sl, ror pc
   16474:	andeq	r8, r1, r6, lsl #24
   16478:	andeq	r5, r0, sl, ror #22
   1647c:	strdeq	r5, [r0], -r0
   16480:	bleq	ff051f5c <g_benchSeparately@@Base+0xff022f28>
   16484:	ldrbtlt	r2, [r0], #768	; 0x300
   16488:	cdp	14, 15, cr1, cr1, cr7, {2}
   1648c:	svclt	0x0091fa10
   16490:	ldrbtcs	r2, [sp], -r0, lsl #10
   16494:	eorscs	r2, r0, #40, 10	; 0xa000000
   16498:	usatcs	fp, #31, ip, lsl #31
   1649c:			; <UNDEFINED> instruction: 0xf5c3462a
   164a0:	ldfnee	f5, [ip], {-0}
   164a4:	bne	fe451cc8 <g_benchSeparately@@Base+0xfe422c94>
   164a8:	blvc	ffa11f90 <g_benchSeparately@@Base+0xff9e2f5c>
   164ac:	blvc	51d50 <g_benchSeparately@@Base+0x22d1c>
   164b0:	blvc	ff211fa8 <g_benchSeparately@@Base+0xff1e2f74>
   164b4:	bne	451d18 <g_benchSeparately@@Base+0x422ce4>
   164b8:			; <UNDEFINED> instruction: 0xf5b14421
   164bc:	strmi	r5, [ip], -r0, lsl #30
   164c0:			; <UNDEFINED> instruction: 0xf44fbf28
   164c4:	addsmi	r5, ip, #0, 8
   164c8:	blcc	8c8ec <g_benchSeparately@@Base+0x5d8b8>
   164cc:	strmi	r1, [r3], #-2361	; 0xfffff6c7
   164d0:	svccs	0x0001f803
   164d4:	mvnsle	r4, fp, lsl #5
   164d8:	andcc	r4, r1, #36700160	; 0x2300000
   164dc:	addsmi	fp, r6, #536870925	; 0x2000000d
   164e0:	qasxmi	fp, sl, r8
   164e4:	svcpl	0x0000f5b3
   164e8:	ldfltp	f5, [r0], #868	; 0x364
   164ec:	svclt	0x00004770
   164f0:	blvc	51fd4 <g_benchSeparately@@Base+0x22fa0>
   164f4:	svcmi	0x00f8e92d
   164f8:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx0
   164fc:	ldrmi	r4, [r0], -r9, lsl #13
   16500:	mrc	6, 5, r4, cr4, cr15, {0}
   16504:	vsqrt.f64	d16, d7
   16508:	blle	1694d50 <g_benchSeparately@@Base+0x1665d1c>
   1650c:			; <UNDEFINED> instruction: 0xf6476833
   16510:			; <UNDEFINED> instruction: 0xf6c91ab1
   16514:			; <UNDEFINED> instruction: 0xf64c6a37
   16518:	vshl.s8	q9, <illegal reg q11.5>, #0
   1651c:	andcs	r5, r1, #985661440	; 0x3ac00000
   16520:	vqrdmulh.s<illegal width 8>	d15, d3, d10
   16524:	vmla.i<illegal width 8>	q10, <illegal reg q1.5>, d3[6]
   16528:	b	13e6c34 <g_benchSeparately@@Base+0x13b7c00>
   1652c:	strdcc	r4, [r8, -r3]
   16530:	vqrdmulh.s<illegal width 8>	d15, d3, d10
   16534:	umullmi	r4, sl, r1, r0
   16538:	rsbmi	r1, fp, r1, asr lr
   1653c:	mvnsmi	lr, #323584	; 0x4f000
   16540:	andmi	r6, fp, r3, lsr r0
   16544:	stmne	r4, {r1, r3, r4, sl, lr}
   16548:	andle	r4, r1, #675282944	; 0x28400000
   1654c:	ldrmi	lr, [ip], -pc, asr #1
   16550:	strbmi	r2, [r0], #-256	; 0xffffff00
   16554:	ldc	7, cr15, [r0], #936	; 0x3a8
   16558:	bl	23062c <g_benchSeparately@@Base+0x2015f8>
   1655c:	andcs	r0, r1, #4, 2
   16560:	blx	2a7dea <g_benchSeparately@@Base+0x278db6>
   16564:	rsbmi	pc, fp, r3, lsl #6
   16568:	mvnsmi	lr, #323584	; 0x4f000
   1656c:	vmvn.i32	d22, #179	; 0x000000b3
   16570:	ldclpl	3, cr0, [fp], #48	; 0x30
   16574:	stccc	8, cr15, [r1], {1}
   16578:	blx	2b064e <g_benchSeparately@@Base+0x28161a>
   1657c:	rsbmi	pc, fp, r3, lsl #6
   16580:	stclmi	3, cr15, [r1], {195}	; 0xc3
   16584:	mvnsmi	lr, #323584	; 0x4f000
   16588:	stfeqd	f7, [r8], {12}
   1658c:	vqrdmulh.s<illegal width 8>	d15, d3, d10
   16590:	stc2	10, cr15, [r2], {12}	; <UNPREDICTABLE>
   16594:	vpmax.s8	d15, d12, d2
   16598:	ldfccp	f7, [pc], #8	; 165a8 <__assert_fail@plt+0x155e4>
   1659c:	b	13e6750 <g_benchSeparately@@Base+0x13b771c>
   165a0:	ldrshtvs	r4, [r3], -r3
   165a4:	movweq	lr, #14860	; 0x3a0c
   165a8:	ldmdbne	r3, {r1, r3, r4, sl, lr}
   165ac:	stmible	lr, {r0, r1, r3, r6, r8, sl, lr}^
   165b0:	andeq	lr, r4, #173056	; 0x2a400
   165b4:	pop	{r3, r9, sl, lr}
   165b8:	strdcs	r4, [r0, -r8]
   165bc:	ldcllt	7, cr15, [sl], #-936	; 0xfffffc58
   165c0:	ldmdavs	r1!, {r1, r5, r7, r8, fp, ip, sp, pc}
   165c4:	adcsne	pc, r1, #74448896	; 0x4700000
   165c8:	eorsvs	pc, r7, #210763776	; 0xc900000
   165cc:	cmncs	r7, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   165d0:	mvnpl	pc, #200, 4	; 0x8000000c
   165d4:	blx	9e5e2 <g_benchSeparately@@Base+0x6f5ae>
   165d8:	subsmi	pc, r3, r1, lsl #4
   165dc:	mvnsmi	lr, #323584	; 0x4f000
   165e0:	vmvn.i32	d22, #179	; 0x000000b3
   165e4:	ldclpl	3, cr0, [fp], #48	; 0x30
   165e8:	andcc	pc, r0, r8, lsl #17
   165ec:	ldmdble	r6, {r0, r7, r8, sl, lr}^
   165f0:	blvc	1091c74 <g_benchSeparately@@Base+0x1062c40>
   165f4:			; <UNDEFINED> instruction: 0x11b1f647
   165f8:	cmncs	r7, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   165fc:	teqvs	r7, r9, asr #13	; <UNPREDICTABLE>
   16600:	mvnpl	pc, #200, 4	; 0x8000000c
   16604:	bcc	12a2c <__assert_fail@plt+0x11a68>
   16608:	bleq	211e90 <g_benchSeparately@@Base+0x1e2e5c>
   1660c:	blvc	ff052204 <g_benchSeparately@@Base+0xff0231d0>
   16610:	b	fe451e74 <g_benchSeparately@@Base+0xfe422e40>
   16614:	blx	706ee <g_benchSeparately@@Base+0x416ba>
   16618:	subsmi	pc, sl, r4, lsl #4
   1661c:	rscsmi	lr, r2, #323584	; 0x4f000
   16620:	strbeq	pc, [lr, #962]	; 0x3c2	; <UNPREDICTABLE>
   16624:	vqdmulh.s<illegal width 8>	d15, d2, d1
   16628:	b	fe0a7c04 <g_benchSeparately@@Base+0xfe078bd0>
   1662c:	vsubl.u8	q8, d2, d3
   16630:	b	13f1840 <g_benchSeparately@@Base+0x13c280c>
   16634:	blx	67a06 <g_benchSeparately@@Base+0x389d2>
   16638:	b	fe153650 <g_benchSeparately@@Base+0xfe12461c>
   1663c:	b	13d7650 <g_benchSeparately@@Base+0x13a861c>
   16640:	eorle	r4, lr, #244, 4	; 0x4000000f
   16644:	streq	pc, [pc, #-2]	; 1664a <__assert_fail@plt+0x15686>
   16648:			; <UNDEFINED> instruction: 0xf1bc3504
   1664c:	tstle	r2, r0, lsl #30
   16650:	streq	pc, [r8, #-962]	; 0xfffffc3e
   16654:	blx	63aaa <g_benchSeparately@@Base+0x34a76>
   16658:	strmi	pc, [r5], #-1026	; 0xfffffbfe
   1665c:			; <UNDEFINED> instruction: 0xf100454d
   16660:	b	fe125a64 <g_benchSeparately@@Base+0xfe0f6a30>
   16664:	svclt	0x00280403
   16668:	b	13e7fa4 <g_benchSeparately@@Base+0x13b8f70>
   1666c:	ldrshtvs	r4, [r4], -r4
   16670:	strbeq	pc, [lr], #964	; 0x3c4	; <UNPREDICTABLE>
   16674:	addmi	r1, r2, #25088	; 0x6200
   16678:	strmi	fp, [r2], -r8, lsr #30
   1667c:	stmdble	ip, {r0, r2, r7, r9, lr}
   16680:	andeq	lr, r2, #172, 22	; 0x2b000
   16684:	streq	lr, [r5], #-2826	; 0xfffff4f6
   16688:	strbmi	r4, [r2], #-1220	; 0xfffffb3c
   1668c:	svceq	0x0001f812
   16690:	svceq	0x0001f80c
   16694:	mvnsle	r4, r4, ror #10
   16698:	strmi	r4, [r1, #1576]	; 0x628
   1669c:	pop	{r1, r3, r4, r5, r7, fp, ip, lr, pc}
   166a0:			; <UNDEFINED> instruction: 0xf0028ff8
   166a4:			; <UNDEFINED> instruction: 0xf1bc0b0f
   166a8:	tstle	r3, r0, lsl #30
   166ac:	bleq	2535bc <g_benchSeparately@@Base+0x224588>
   166b0:	bleq	412ae4 <g_benchSeparately@@Base+0x3e3ab0>
   166b4:	eorsvs	r4, r2, r3, lsl #9
   166b8:	svclt	0x002845cb
   166bc:	strmi	r4, [r3, #1739]	; 0x6cb
   166c0:	stmdacc	r1, {r0, r1, r3, r5, r6, r7, r8, fp, ip, lr, pc}
   166c4:			; <UNDEFINED> instruction: 0x0c0beb0a
   166c8:	streq	lr, [r0, #-2824]	; 0xfffff4f8
   166cc:	ldmdavs	r2!, {sp, lr, pc}
   166d0:	vqdmulh.s<illegal width 8>	d15, d2, d1
   166d4:	b	13e6844 <g_benchSeparately@@Base+0x13b7810>
   166d8:	ldrshtvs	r4, [r2], -r2
   166dc:	andeq	pc, ip, #134217731	; 0x8000003
   166e0:			; <UNDEFINED> instruction: 0xf8055cba
   166e4:	strmi	r2, [ip, #3841]!	; 0xf01
   166e8:			; <UNDEFINED> instruction: 0x4658d1f1
   166ec:	bl	250648 <g_benchSeparately@@Base+0x221614>
   166f0:	strmi	r0, [r4], -r0, lsl #2
   166f4:	svclt	0x0000e75c
   166f8:	andeq	r0, r0, r0
   166fc:	rscmi	r0, r0, r0
   16700:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   16704:	blne	10521e0 <g_benchSeparately@@Base+0x10231ac>
   16708:			; <UNDEFINED> instruction: 0x4605b530
   1670c:	ldrbtmi	r4, [ip], #2078	; 0x81e
   16710:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   16714:	blvs	10521dc <g_benchSeparately@@Base+0x10231a8>
   16718:	cdp	0, 15, cr11, cr1, cr7, {4}
   1671c:			; <UNDEFINED> instruction: 0xf85cfa10
   16720:			; <UNDEFINED> instruction: 0xf50d0000
   16724:	stcge	3, cr5, [r6], {-0}
   16728:	tsteq	r4, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
   1672c:	andsvs	r6, r8, r0, lsl #16
   16730:	andeq	pc, r0, pc, asr #32
   16734:	stccs	8, cr15, [ip], {68}	; 0x44
   16738:	asns	f5, f3
   1673c:	vdiv.f64	d7, d0, d2
   16740:	svcne	0x00201b07
   16744:	stfccd	f1, [ip], {2}
   16748:	bleq	1092210 <g_benchSeparately@@Base+0x10631dc>
   1674c:	mrc2	7, 4, pc, cr8, cr15, {7}
   16750:	andcs	r9, r0, #32768	; 0x8000
   16754:	strmi	r9, [r3], -r0, lsl #8
   16758:	bleq	11d2220 <g_benchSeparately@@Base+0x11a31ec>
   1675c:			; <UNDEFINED> instruction: 0xf7ff4628
   16760:	stmdbmi	sl, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   16764:			; <UNDEFINED> instruction: 0xf50d4a08
   16768:	ldrbtmi	r5, [r9], #-768	; 0xfffffd00
   1676c:	stmpl	sl, {r2, r4, r8, r9, ip, sp}
   16770:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   16774:	qaddle	r4, r1, r3
   16778:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   1677c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   16780:	bl	7d4730 <g_benchSeparately@@Base+0x7a56fc>
   16784:	andeq	r8, r1, lr, asr #15
   16788:	andeq	r0, r0, r0, lsl #2
   1678c:	andeq	r8, r1, r2, ror r7
   16790:	svcmi	0x00f0e92d
   16794:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   16798:	strmi	r8, [fp], r4, lsl #22
   1679c:	stmdbmi	r4, {r0, r1, r6, fp, lr}^
   167a0:	mrc	4, 5, r4, cr5, cr8, {3}
   167a4:			; <UNDEFINED> instruction: 0xf5ad1b40
   167a8:	addlt	r3, fp, r8, lsr #26
   167ac:			; <UNDEFINED> instruction: 0xf50d5841
   167b0:			; <UNDEFINED> instruction: 0xf10d3328
   167b4:	stmdavs	r9, {r3, r5, fp}
   167b8:			; <UNDEFINED> instruction: 0xf04f6259
   167bc:			; <UNDEFINED> instruction: 0x33240100
   167c0:	vmov.u16	r4, d0[2]
   167c4:			; <UNDEFINED> instruction: 0xf8488b40
   167c8:	cdp	12, 15, cr2, cr1, cr12, {0}
   167cc:	ldrbtmi	pc, [fp], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   167d0:	tstle	r3, r3, lsl #6
   167d4:	blvc	d22a0 <g_benchSeparately@@Base+0xa326c>
   167d8:	blne	2121e0 <g_benchSeparately@@Base+0x1e31ac>
   167dc:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   167e0:	strpl	pc, [r0], -sp, lsl #10
   167e4:			; <UNDEFINED> instruction: 0xf1a83624
   167e8:	strbmi	r0, [r8], -ip, lsl #16
   167ec:	bleq	10922b4 <g_benchSeparately@@Base+0x1063280>
   167f0:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   167f4:	ldrtmi	r4, [r0], -fp, asr #12
   167f8:	vst1.8	{d18-d21}, [pc], r0
   167fc:			; <UNDEFINED> instruction: 0xf8cd4100
   16800:	cdp	0, 11, cr8, cr0, cr0, {0}
   16804:			; <UNDEFINED> instruction: 0xf7ff0b48
   16808:	b	16d61dc <g_benchSeparately@@Base+0x16a71a8>
   1680c:	eorsle	r0, r9, fp, lsl #6
   16810:	vmla.f32	s18, s18, s6
   16814:	blmi	a3d05c <g_benchSeparately@@Base+0xa0e028>
   16818:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   1681c:	strcc	pc, [r0, -pc, asr #8]
   16820:			; <UNDEFINED> instruction: 0xf8cd58d3
   16824:	movwls	r8, #12312	; 0x3018
   16828:	vmov.f64	d9, #6	; 0x40300000  2.750
   1682c:			; <UNDEFINED> instruction: 0xf44f0b48
   16830:	vst1.8	{d20-d23}, [pc], r0
   16834:	ldrtmi	r3, [r0], -r0, lsr #2
   16838:	cdp	3, 1, cr9, cr9, cr0, {0}
   1683c:			; <UNDEFINED> instruction: 0xf7ff3a10
   16840:	bl	feed61a4 <g_benchSeparately@@Base+0xfeea7170>
   16844:	bl	1ad885c <g_benchSeparately@@Base+0x1aa9828>
   16848:	blls	d8c64 <g_benchSeparately@@Base+0xa9c30>
   1684c:	svceq	0x0000f1b9
   16850:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   16854:			; <UNDEFINED> instruction: 0xf5b8bf08
   16858:	ldrtmi	r3, [r0], -r0, lsl #30
   1685c:	svclt	0x0038681b
   16860:	stmibne	r4!, {r0, r1, r2, r6, r9, sl, lr}^
   16864:			; <UNDEFINED> instruction: 0xf145463a
   16868:			; <UNDEFINED> instruction: 0xf7ea0500
   1686c:			; <UNDEFINED> instruction: 0xf506eabc
   16870:	vst4.8	{d19,d21,d23,d25}, [pc], r0
   16874:	ldrtmi	r4, [r0], -r0, lsl #4
   16878:	b	fe2d4828 <g_benchSeparately@@Base+0xfe2a57f4>
   1687c:	svclt	0x0008455d
   16880:	bicsle	r4, r1, #84, 10	; 0x15000000
   16884:			; <UNDEFINED> instruction: 0xf50d490d
   16888:	bmi	263530 <g_benchSeparately@@Base+0x2344fc>
   1688c:	ldrbtmi	r3, [r9], #-804	; 0xfffffcdc
   16890:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   16894:	subsmi	r6, r1, sl, lsl r8
   16898:			; <UNDEFINED> instruction: 0xf50dd106
   1689c:	andlt	r3, fp, r8, lsr #26
   168a0:	blhi	151b9c <g_benchSeparately@@Base+0x122b68>
   168a4:	svchi	0x00f0e8bd
   168a8:	b	fe2d4858 <g_benchSeparately@@Base+0xfe2a5824>
   168ac:	andeq	r8, r1, ip, lsr r7
   168b0:	andeq	r0, r0, r0, lsl #2
   168b4:	andeq	r8, r1, lr, lsl #14
   168b8:	andeq	r0, r0, r4, lsl r1
   168bc:	andeq	r8, r1, lr, asr #12
   168c0:	ldrtlt	r6, [r0], #-2051	; 0xfffff7fd
   168c4:	ldmdavc	sl, {r2, r9, sl, lr}
   168c8:			; <UNDEFINED> instruction: 0xf1a22000
   168cc:	stmdbcs	r9, {r4, r5, r8}
   168d0:	strcs	sp, [sl, #-2059]	; 0xfffff7f5
   168d4:	eorvs	r3, r3, r1, lsl #6
   168d8:	andcs	pc, r0, r5, lsl #22
   168dc:			; <UNDEFINED> instruction: 0xf1a2781a
   168e0:	stmdbcs	r9, {r4, r5, r8}
   168e4:	eorseq	pc, r0, r0, lsr #3
   168e8:			; <UNDEFINED> instruction: 0xf1a2d9f4
   168ec:			; <UNDEFINED> instruction: 0xf011014b
   168f0:			; <UNDEFINED> instruction: 0xd1110ffd
   168f4:			; <UNDEFINED> instruction: 0xf1032a4d
   168f8:	eorvs	r0, r2, r1, lsl #4
   168fc:	addeq	fp, r0, #24, 30	; 0x60
   16900:	svclt	0x00087859
   16904:	stmdbcs	r9!, {r8, sl}^
   16908:	ldcne	15, cr11, [sl], {2}
   1690c:	ldmvc	r9, {r1, r5, sp, lr}
   16910:	svclt	0x00042942
   16914:	eorvs	r3, r2, r1, lsl #4
   16918:			; <UNDEFINED> instruction: 0x4770bc30
   1691c:			; <UNDEFINED> instruction: 0x4604b510
   16920:	b	fec548d0 <g_benchSeparately@@Base+0xfec2589c>
   16924:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   16928:	svclt	0x00382804
   1692c:	stmdacc	r4, {r2, sp}
   16930:			; <UNDEFINED> instruction: 0xf7ea4420
   16934:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   16938:	andcs	fp, r2, ip, lsl #30
   1693c:	ldclt	0, cr2, [r0, #-4]
   16940:	andeq	r5, r0, r2, asr #20
   16944:	addlt	fp, r3, r0, lsr r5
   16948:	strmi	r4, [r8], -r5, lsl #12
   1694c:			; <UNDEFINED> instruction: 0xf7ea9101
   16950:	stmdbls	r1, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
   16954:	strmi	r4, [r2], -r4, lsl #12
   16958:			; <UNDEFINED> instruction: 0xf7ea4628
   1695c:	stmdblt	r0, {r1, r2, r4, r8, r9, fp, sp, lr, pc}^
   16960:	stmdacs	r0, {r3, r5, r8, sl, fp, ip, lr}
   16964:	stmdacs	lr!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   16968:	andcs	fp, r1, ip, lsl #30
   1696c:	andlt	r2, r3, r0
   16970:	andcs	fp, r0, r0, lsr sp
   16974:	svclt	0x0000e7fb
   16978:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1697c:	blmi	528188 <g_benchSeparately@@Base+0x4f9154>
   16980:	ldrbtmi	r2, [ip], #3
   16984:	addslt	fp, sp, r0, lsl #10
   16988:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1698c:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   16990:			; <UNDEFINED> instruction: 0xf04f931b
   16994:			; <UNDEFINED> instruction: 0xf7ea0300
   16998:	ldmiblt	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   1699c:	vst2.8	{d9-d10}, [r0], r4
   169a0:			; <UNDEFINED> instruction: 0xf5a04070
   169a4:	blx	fec26bac <g_benchSeparately@@Base+0xfebf7b78>
   169a8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   169ac:	blmi	2291d8 <g_benchSeparately@@Base+0x1fa1a4>
   169b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   169b4:	blls	6f0a24 <g_benchSeparately@@Base+0x6c19f0>
   169b8:	qaddle	r4, sl, r4
   169bc:			; <UNDEFINED> instruction: 0xf85db01d
   169c0:	andcs	pc, r0, r4, lsl #22
   169c4:			; <UNDEFINED> instruction: 0xf7eae7f2
   169c8:	svclt	0x0000e9fc
   169cc:	andeq	r8, r1, sl, asr r5
   169d0:	andeq	r0, r0, r0, lsl #2
   169d4:	andeq	r8, r1, ip, lsr #10
   169d8:			; <UNDEFINED> instruction: 0x4605b570
   169dc:	andcs	r4, r9, #14080	; 0x3700
   169e0:	tstcs	r1, r7, lsr lr
   169e4:	ldmdami	r7!, {r2, r3, r4, r5, r6, sl, lr}
   169e8:	stmibpl	r4!, {r0, r1, r5, r9, sl, lr}
   169ec:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   169f0:	ldmib	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   169f4:			; <UNDEFINED> instruction: 0x462b4a34
   169f8:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   169fc:			; <UNDEFINED> instruction: 0xf7ea2101
   16a00:	stmdavs	r1!, {r4, r5, r6, r9, fp, sp, lr, pc}
   16a04:			; <UNDEFINED> instruction: 0xf7ea200a
   16a08:	ldmdami	r0!, {r4, r7, r9, fp, sp, lr, pc}
   16a0c:	andscs	r6, r6, #2293760	; 0x230000
   16a10:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16a14:	stmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16a18:	bmi	ba96d4 <g_benchSeparately@@Base+0xb7a6a0>
   16a1c:	stmdavs	r0!, {r0, r8, sp}
   16a20:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   16a24:	b	17549d4 <g_benchSeparately@@Base+0x17259a0>
   16a28:	stmdavs	r3!, {r0, r1, r3, r5, fp, lr}
   16a2c:	tstcs	r1, sp, lsl #4
   16a30:			; <UNDEFINED> instruction: 0xf7ea4478
   16a34:	stmdami	r9!, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   16a38:	eorcs	r6, r6, #2293760	; 0x230000
   16a3c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16a40:	ldmib	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16a44:	stmdavs	r3!, {r1, r2, r5, fp, lr}
   16a48:	tstcs	r1, ip, lsl r2
   16a4c:			; <UNDEFINED> instruction: 0xf7ea4478
   16a50:	blmi	951180 <g_benchSeparately@@Base+0x92214c>
   16a54:	tstcs	r1, r4, lsr #20
   16a58:	ldrbtmi	r6, [fp], #-2080	; 0xfffff7e0
   16a5c:			; <UNDEFINED> instruction: 0xf7ea447a
   16a60:	stmdami	r2!, {r6, r9, fp, sp, lr, pc}
   16a64:	andscs	r6, sp, #2293760	; 0x230000
   16a68:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16a6c:	ldmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16a70:	stmdavs	r3!, {r0, r1, r2, r3, r4, fp, lr}
   16a74:	tstcs	r1, r2, lsr #4
   16a78:			; <UNDEFINED> instruction: 0xf7ea4478
   16a7c:	ldmdami	sp, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
   16a80:	eorcs	r6, lr, #2293760	; 0x230000
   16a84:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16a88:	stmib	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16a8c:	stmdavs	r3!, {r1, r3, r4, fp, lr}
   16a90:	tstcs	r1, pc, lsr #4
   16a94:			; <UNDEFINED> instruction: 0xf7ea4478
   16a98:	ldmdami	r8, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
   16a9c:	subcs	r6, r1, #2293760	; 0x230000
   16aa0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16aa4:	ldmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16aa8:	stmdavs	r3!, {r0, r2, r4, fp, lr}
   16aac:	tstcs	r1, fp, lsr #4
   16ab0:			; <UNDEFINED> instruction: 0xf7ea4478
   16ab4:	mulcs	r0, r8, r9
   16ab8:	svclt	0x0000bd70
   16abc:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   16ac0:	andeq	r0, r0, r4, lsl #2
   16ac4:	andeq	r5, r0, r4, lsl #19
   16ac8:	andeq	r5, r0, r2, lsl #19
   16acc:	andeq	r5, r0, lr, lsl #19
   16ad0:			; <UNDEFINED> instruction: 0x00006eb4
   16ad4:	muleq	r0, r6, r9
   16ad8:	ldrdeq	r5, [r0], -r0
   16adc:	ldrdeq	r5, [r0], -r2
   16ae0:	andeq	r5, r0, ip, ror #19
   16ae4:	andeq	r5, r0, lr, lsl #18
   16ae8:	strdeq	r5, [r0], -ip
   16aec:	andeq	r5, r0, r2, lsr #20
   16af0:	andeq	r5, r0, r4, lsr sl
   16af4:	andeq	r5, r0, sl, asr #20
   16af8:	andeq	r5, r0, ip, ror #20
   16afc:	andeq	r5, r0, lr, lsl #21
   16b00:	andeq	r5, r0, r4, asr #21
   16b04:	bmi	1f698fc <g_benchSeparately@@Base+0x1f3a8c8>
   16b08:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   16b0c:	ldmpl	ip, {r2, r7, ip, sp, pc}
   16b10:	stmdavs	r6!, {r0, r2, r9, sl, lr}
   16b14:	blx	1dd4acc <g_benchSeparately@@Base+0x1da5a98>
   16b18:	eorcs	r4, r0, #123904	; 0x1e400
   16b1c:	mrscs	r9, R9_usr
   16b20:	bmi	1e27d14 <g_benchSeparately@@Base+0x1df8ce0>
   16b24:	blmi	1e3b734 <g_benchSeparately@@Base+0x1e0c700>
   16b28:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   16b2c:	ldrtmi	r9, [r0], -r1
   16b30:	ldmib	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b34:			; <UNDEFINED> instruction: 0xf7ff4628
   16b38:	stmdavs	r1!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16b3c:			; <UNDEFINED> instruction: 0xf7ea200a
   16b40:	ldmdami	r2!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   16b44:	andscs	r6, r5, #2293760	; 0x230000
   16b48:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16b4c:	stmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b50:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, fp, lr}
   16b54:	tstcs	r1, fp, lsr #4
   16b58:			; <UNDEFINED> instruction: 0xf7ea4478
   16b5c:	stmdami	sp!, {r2, r6, r8, fp, sp, lr, pc}^
   16b60:	andscs	r6, r8, #2293760	; 0x230000
   16b64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16b68:	ldmdb	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16b6c:	stmdavs	r3!, {r1, r3, r5, r6, fp, lr}
   16b70:	tstcs	r1, r2, asr #4
   16b74:			; <UNDEFINED> instruction: 0xf7ea4478
   16b78:	stmdami	r8!, {r1, r2, r4, r5, r8, fp, sp, lr, pc}^
   16b7c:	subcs	r6, r4, #2293760	; 0x230000
   16b80:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16b84:	stmdb	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16b88:	stmdavs	r3!, {r0, r2, r5, r6, fp, lr}
   16b8c:	tstcs	r1, r9, lsr #4
   16b90:			; <UNDEFINED> instruction: 0xf7ea4478
   16b94:	stmdami	r3!, {r3, r5, r8, fp, sp, lr, pc}^
   16b98:	subcs	r6, r4, #2293760	; 0x230000
   16b9c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16ba0:	stmdb	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ba4:	stmdavs	r3!, {r5, r6, fp, lr}
   16ba8:	tstcs	r1, sp, lsr r2
   16bac:			; <UNDEFINED> instruction: 0xf7ea4478
   16bb0:	ldmdami	lr, {r1, r3, r4, r8, fp, sp, lr, pc}^
   16bb4:	subcs	r6, r2, #2293760	; 0x230000
   16bb8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16bbc:	ldmdb	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16bc0:	stmdavs	r3!, {r0, r1, r3, r4, r6, fp, lr}
   16bc4:	tstcs	r1, r6, lsr r2
   16bc8:			; <UNDEFINED> instruction: 0xf7ea4478
   16bcc:	ldmdami	r9, {r2, r3, r8, fp, sp, lr, pc}^
   16bd0:	subcs	r6, r2, #2293760	; 0x230000
   16bd4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16bd8:	stmdb	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16bdc:	stmdavs	r3!, {r1, r2, r4, r6, fp, lr}
   16be0:	tstcs	r1, r8, lsr #4
   16be4:			; <UNDEFINED> instruction: 0xf7ea4478
   16be8:	ldmdami	r4, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   16bec:	eorscs	r6, r9, #2293760	; 0x230000
   16bf0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16bf4:	ldm	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16bf8:	stmdavs	r3!, {r0, r4, r6, fp, lr}
   16bfc:	tstcs	r1, r4, lsr r2
   16c00:			; <UNDEFINED> instruction: 0xf7ea4478
   16c04:	stmdami	pc, {r4, r5, r6, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   16c08:	eorscs	r6, ip, #2293760	; 0x230000
   16c0c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16c10:	stmia	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c14:	stmdavs	r3!, {r2, r3, r6, fp, lr}
   16c18:	tstcs	r1, pc, asr #4
   16c1c:			; <UNDEFINED> instruction: 0xf7ea4478
   16c20:	stmdami	sl, {r1, r5, r6, r7, fp, sp, lr, pc}^
   16c24:	rsbcs	r6, r8, #2293760	; 0x230000
   16c28:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16c2c:	ldm	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c30:	stmdavs	r3!, {r0, r1, r2, r6, fp, lr}
   16c34:	tstcs	r1, fp, asr #4
   16c38:			; <UNDEFINED> instruction: 0xf7ea4478
   16c3c:	stmdami	r5, {r2, r4, r6, r7, fp, sp, lr, pc}^
   16c40:	subcs	r6, pc, #2293760	; 0x230000
   16c44:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16c48:	stmia	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c4c:	movwcs	r4, #6722	; 0x1a42
   16c50:	ldrmi	r6, [r9], -r0, lsr #16
   16c54:			; <UNDEFINED> instruction: 0xf7ea447a
   16c58:	bmi	1051170 <g_benchSeparately@@Base+0x102213c>
   16c5c:	tstcs	r1, ip, lsl #6
   16c60:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   16c64:	ldmdb	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16c68:	stmdavs	r3!, {r0, r2, r3, r4, r5, fp, lr}
   16c6c:	tstcs	r1, r7, lsl r2
   16c70:			; <UNDEFINED> instruction: 0xf7ea4478
   16c74:	ldmdami	fp!, {r3, r4, r5, r7, fp, sp, lr, pc}
   16c78:	subcs	r6, r6, #2293760	; 0x230000
   16c7c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16c80:	ldm	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16c84:	stmdavs	r3!, {r3, r4, r5, fp, lr}
   16c88:	tstcs	r1, r2, asr #4
   16c8c:			; <UNDEFINED> instruction: 0xf7ea4478
   16c90:	ldmdami	r6!, {r1, r3, r5, r7, fp, sp, lr, pc}
   16c94:	eorscs	r6, sp, #2293760	; 0x230000
   16c98:	tstcs	r1, r8, ror r4
   16c9c:	stmia	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ca0:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   16ca4:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   16ca8:	andlt	r2, r4, r0
   16cac:	ldmdami	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   16cb0:	stmdavs	r3!, {r2, r4, r9, sp}
   16cb4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16cb8:	ldm	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16cbc:	stmdavs	r3!, {r1, r2, r3, r5, fp, lr}
   16cc0:	tstcs	r1, ip, lsl r2
   16cc4:			; <UNDEFINED> instruction: 0xf7ea4478
   16cc8:	stmdami	ip!, {r1, r2, r3, r7, fp, sp, lr, pc}
   16ccc:	andscs	r6, ip, #2293760	; 0x230000
   16cd0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16cd4:	stm	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16cd8:	stmdavs	r3!, {r0, r3, r5, fp, lr}
   16cdc:	tstcs	r1, r1, lsr #4
   16ce0:			; <UNDEFINED> instruction: 0xf7ea4478
   16ce4:	stmdami	r7!, {r7, fp, sp, lr, pc}
   16ce8:	eorcs	r6, lr, #2293760	; 0x230000
   16cec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   16cf0:	ldmda	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16cf4:	svclt	0x0000e7d8
   16cf8:	ldrdeq	r8, [r1], -r4
   16cfc:	andeq	r0, r0, r4, lsl #2
   16d00:			; <UNDEFINED> instruction: 0x00005abc
   16d04:	muleq	r0, r4, sl
   16d08:	andeq	r5, r0, r6, ror sl
   16d0c:	muleq	r0, lr, sl
   16d10:	andeq	r5, r0, r8, lsr #21
   16d14:	andeq	r5, r0, r6, asr #21
   16d18:	ldrdeq	r5, [r0], -r4
   16d1c:	andeq	r5, r0, sl, lsl #22
   16d20:	andeq	r5, r0, r4, asr #22
   16d24:	andeq	r5, r0, r2, ror #22
   16d28:	muleq	r0, ip, fp
   16d2c:	andeq	r5, r0, lr, asr #23
   16d30:	andeq	r5, r0, r4, lsl #24
   16d34:	andeq	r5, r0, lr, lsr #24
   16d38:	andeq	r5, r0, r4, ror #24
   16d3c:	andeq	r5, r0, r2, lsl #25
   16d40:			; <UNDEFINED> instruction: 0x00005cb0
   16d44:	ldrdeq	r5, [r0], -sl
   16d48:	andeq	r5, r0, ip, lsl #26
   16d4c:	andeq	r5, r0, lr, asr #26
   16d50:	andeq	r5, r0, ip, lsr #27
   16d54:	andeq	r5, r0, sl, ror #27
   16d58:	andeq	r5, r0, ip, lsr #28
   16d5c:	andeq	r5, r0, r4, ror #28
   16d60:	andeq	r5, r0, ip, ror #28
   16d64:	andeq	r5, r0, r6, ror lr
   16d68:			; <UNDEFINED> instruction: 0x00005eb0
   16d6c:	andeq	r5, r0, r8, ror #29
   16d70:	muleq	r1, r2, r3
   16d74:	andeq	r5, r0, sl, lsl #30
   16d78:	andeq	r5, r0, r4, lsl pc
   16d7c:	andeq	r5, r0, r6, lsr #30
   16d80:	andeq	r5, r0, r8, lsr pc
   16d84:	andeq	r5, r0, lr, asr #30
   16d88:	strlt	r4, [r8, #-3341]	; 0xfffff2f3
   16d8c:	blmi	367f88 <g_benchSeparately@@Base+0x338f54>
   16d90:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   16d94:	andcs	fp, r1, r2, lsl r9
   16d98:	stmda	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d9c:	strmi	r4, [r4], -sl, lsl #28
   16da0:	andscs	r4, r5, #655360	; 0xa0000
   16da4:	ldmibpl	fp, {r0, r8, sp}
   16da8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   16dac:	ldmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16db0:	blcs	30e64 <g_benchSeparately@@Base+0x1e30>
   16db4:	strtmi	sp, [r0], -pc, ror #1
   16db8:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   16dbc:	svclt	0x0000e7eb
   16dc0:	muleq	r1, r0, r2
   16dc4:	andeq	r8, r1, sl, asr #2
   16dc8:	andeq	r0, r0, r4, lsl #2
   16dcc:	andeq	r5, r0, r4, asr #29
   16dd0:	svcmi	0x00f0e92d
   16dd4:	ldrmi	fp, [r2], fp, lsl #1
   16dd8:	movwls	r4, #30339	; 0x7683
   16ddc:			; <UNDEFINED> instruction: 0xf7ea9106
   16de0:			; <UNDEFINED> instruction: 0x4607e81a
   16de4:	ldmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16de8:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
   16dec:	andls	r9, r4, r8, lsl #6
   16df0:			; <UNDEFINED> instruction: 0xf0002f00
   16df4:			; <UNDEFINED> instruction: 0x465880bd
   16df8:			; <UNDEFINED> instruction: 0xf7ea46d9
   16dfc:	movwcs	lr, #2116	; 0x844
   16e00:	mcrrne	3, 0, r9, r2, cr5
   16e04:	bls	13b618 <g_benchSeparately@@Base+0x10c5e4>
   16e08:	andsvs	r4, r3, r6, lsl #12
   16e0c:			; <UNDEFINED> instruction: 0xf7ea4638
   16e10:	stmdacs	r0, {r1, r4, r7, fp, sp, lr, pc}
   16e14:	stclvc	0, cr13, [r3], {81}	; 0x51
   16e18:	ldreq	pc, [r3, #-256]	; 0xffffff00
   16e1c:	subsle	r2, r8, lr, lsr #22
   16e20:	blcs	bb6134 <g_benchSeparately@@Base+0xb87100>
   16e24:			; <UNDEFINED> instruction: 0x4628d05e
   16e28:	stmda	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16e2c:	ldmdane	r0!, {r7, r9, sl, lr}
   16e30:			; <UNDEFINED> instruction: 0xf7e93002
   16e34:			; <UNDEFINED> instruction: 0x4604effe
   16e38:			; <UNDEFINED> instruction: 0xf0002800
   16e3c:	blls	f710c <g_benchSeparately@@Base+0xc80d8>
   16e40:			; <UNDEFINED> instruction: 0x46494632
   16e44:	bleq	251a58 <g_benchSeparately@@Base+0x222a24>
   16e48:	svc	0x00a2f7e9
   16e4c:			; <UNDEFINED> instruction: 0xf04f9b03
   16e50:	strtmi	r0, [r9], -pc, lsr #4
   16e54:	stmiane	r0!, {r1, r5, r7, r8, sl, ip, lr}^
   16e58:			; <UNDEFINED> instruction: 0xf7e94642
   16e5c:			; <UNDEFINED> instruction: 0xf04fef9a
   16e60:	strtmi	r0, [r0], -r0, lsl #6
   16e64:	andcc	pc, fp, r4, lsl #16
   16e68:	stc2	7, cr15, [r6, #1020]	; 0x3fc
   16e6c:	teqle	sp, r0, lsl #16
   16e70:	bls	1fda90 <g_benchSeparately@@Base+0x1cea5c>
   16e74:	ldrdeq	pc, [r0], -sl
   16e78:	ldmdavs	r2, {r0, r2, r3, r4, fp, sp, lr}
   16e7c:	movweq	lr, #2827	; 0xb0b
   16e80:	addsmi	r4, sl, #721420288	; 0x2b000000
   16e84:	blls	18d3a8 <g_benchSeparately@@Base+0x15e374>
   16e88:	bne	4a7f30 <g_benchSeparately@@Base+0x478efc>
   16e8c:	movwcc	r4, #5665	; 0x1621
   16e90:			; <UNDEFINED> instruction: 0xf7ea9305
   16e94:			; <UNDEFINED> instruction: 0xf8dae818
   16e98:	movwcc	r3, #4096	; 0x1000
   16e9c:			; <UNDEFINED> instruction: 0xf8ca445b
   16ea0:	strtmi	r3, [r0], -r0
   16ea4:	svc	0x005af7e9
   16ea8:	ldrtmi	r9, [r8], -r4, lsl #22
   16eac:	movwcs	r4, #1562	; 0x61a
   16eb0:			; <UNDEFINED> instruction: 0xf7ea6013
   16eb4:	stmdacs	r0, {r6, fp, sp, lr, pc}
   16eb8:	blls	14b574 <g_benchSeparately@@Base+0x11c540>
   16ebc:	ldmdavs	r8, {r2, r9, sl, lr}
   16ec0:	cmple	r1, r0, lsl #16
   16ec4:			; <UNDEFINED> instruction: 0xf7ea4638
   16ec8:	stmdals	r5, {r1, r4, r5, r6, fp, sp, lr, pc}
   16ecc:	pop	{r0, r1, r3, ip, sp, pc}
   16ed0:	stcvc	15, cr8, [r3, #-960]	; 0xfffffc40
   16ed4:			; <UNDEFINED> instruction: 0xd1a32b2e
   16ed8:	blcs	363ec <g_benchSeparately@@Base+0x73b8>
   16edc:	stclvc	0, cr13, [r3], {150}	; 0x96
   16ee0:	lsrle	r2, lr, #22
   16ee4:	blcs	35098 <g_benchSeparately@@Base+0x6064>
   16ee8:			; <UNDEFINED> instruction: 0xe79cd090
   16eec:	ldrbmi	r9, [r2], -r6, lsl #26
   16ef0:	strtmi	r9, [r0], -r7, lsl #22
   16ef4:			; <UNDEFINED> instruction: 0xf7ff4629
   16ef8:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16efc:	strmi	r9, [r2], #-2565	; 0xfffff5fb
   16f00:	blcs	3b71c <g_benchSeparately@@Base+0xc6e8>
   16f04:	strtmi	sp, [r0], -sp, asr #3
   16f08:			; <UNDEFINED> instruction: 0xf7e99305
   16f0c:	ldrtmi	lr, [r8], -r8, lsr #30
   16f10:	stmda	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16f14:	blne	14d0e80 <g_benchSeparately@@Base+0x14a1e4c>
   16f18:			; <UNDEFINED> instruction: 0xf5024628
   16f1c:	strbmi	r5, [r1], -r0, lsl #16
   16f20:	svc	0x0054f7e9
   16f24:	stmdacs	r0, {r1, r9, sl, lr}
   16f28:	blls	1cb030 <g_benchSeparately@@Base+0x19bffc>
   16f2c:	andsvs	r9, sl, r7, lsl #18
   16f30:	andvs	r4, sl, r2, asr #8
   16f34:	cmnlt	r5, #1900544	; 0x1d0000
   16f38:	ldrdeq	pc, [r0], -sl
   16f3c:	movweq	lr, #2827	; 0xb0b
   16f40:	addsmi	r4, sl, #721420288	; 0x2b000000
   16f44:	ldr	sp, [lr, sp, lsr #19]
   16f48:	blmi	73d770 <g_benchSeparately@@Base+0x70e73c>
   16f4c:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16f50:	svc	0x007af7e9
   16f54:			; <UNDEFINED> instruction: 0x464b4a1a
   16f58:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   16f5c:	strtmi	r9, [r8], -r0
   16f60:	svc	0x00bef7e9
   16f64:	stmdavs	r8!, {r1, r2, r8, sl, fp, ip, pc}
   16f68:	cdp	7, 15, cr15, cr8, cr9, {7}
   16f6c:	str	r6, [r9, ip, lsr #32]!
   16f70:	blmi	4bd798 <g_benchSeparately@@Base+0x48e764>
   16f74:	stmdavs	r0, {r0, r2, r8, r9, sl, ip, pc}
   16f78:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   16f7c:	svc	0x0064f7e9
   16f80:			; <UNDEFINED> instruction: 0x465b4a10
   16f84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   16f88:	strtmi	r9, [r0], -r0
   16f8c:	svc	0x00a8f7e9
   16f90:			; <UNDEFINED> instruction: 0x4620e79b
   16f94:			; <UNDEFINED> instruction: 0xf7e99505
   16f98:	ldrtmi	lr, [r8], -r2, ror #29
   16f9c:	stmda	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16fa0:			; <UNDEFINED> instruction: 0x4638e793
   16fa4:			; <UNDEFINED> instruction: 0xf7ea9405
   16fa8:	str	lr, [lr, r2, lsl #16]
   16fac:	strtmi	r9, [r8], -r9
   16fb0:	cdp	7, 13, cr15, cr4, cr9, {7}
   16fb4:	ldr	r9, [r8, r9, lsl #20]!
   16fb8:	strdeq	r8, [r1], -r2
   16fbc:	andeq	r0, r0, r4, lsl #2
   16fc0:	andeq	r5, r0, r2, asr sp
   16fc4:	strdeq	r5, [r0], -lr
   16fc8:	strcs	fp, [r1], #-1040	; 0xfffffbf0
   16fcc:			; <UNDEFINED> instruction: 0xf85d9401
   16fd0:			; <UNDEFINED> instruction: 0xf7ee4b04
   16fd4:	svclt	0x0000bc25
   16fd8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   16fdc:	blmi	5287e8 <g_benchSeparately@@Base+0x4f97b4>
   16fe0:	ldrbtmi	r2, [ip], #3
   16fe4:	addslt	fp, sp, r0, lsl #10
   16fe8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   16fec:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   16ff0:			; <UNDEFINED> instruction: 0xf04f931b
   16ff4:			; <UNDEFINED> instruction: 0xf7e90300
   16ff8:	ldmiblt	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   16ffc:	vst2.8	{d9-d10}, [r0], r4
   17000:			; <UNDEFINED> instruction: 0xf5a04070
   17004:	blx	fec2700c <g_benchSeparately@@Base+0xfebf7fd8>
   17008:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1700c:	blmi	229838 <g_benchSeparately@@Base+0x1fa804>
   17010:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17014:	blls	6f1084 <g_benchSeparately@@Base+0x6c2050>
   17018:	qaddle	r4, sl, r4
   1701c:			; <UNDEFINED> instruction: 0xf85db01d
   17020:	andcs	pc, r0, r4, lsl #22
   17024:			; <UNDEFINED> instruction: 0xf7e9e7f2
   17028:	svclt	0x0000eecc
   1702c:	strdeq	r7, [r1], -sl
   17030:	andeq	r0, r0, r0, lsl #2
   17034:	andeq	r7, r1, ip, asr #29
   17038:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1703c:	blmi	568848 <g_benchSeparately@@Base+0x539814>
   17040:	ldrbtmi	r2, [ip], #3
   17044:	addslt	fp, sp, r0, lsl #10
   17048:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1704c:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   17050:			; <UNDEFINED> instruction: 0xf04f931b
   17054:			; <UNDEFINED> instruction: 0xf7e90300
   17058:	ldmiblt	r8, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   1705c:			; <UNDEFINED> instruction: 0xf4039b04
   17060:			; <UNDEFINED> instruction: 0xf5b34370
   17064:	svclt	0x00084f00
   17068:	ldrdeq	lr, [ip, -sp]
   1706c:	bmi	2cb49c <g_benchSeparately@@Base+0x29c468>
   17070:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   17074:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17078:	subsmi	r9, sl, fp, lsl fp
   1707c:	andslt	sp, sp, r5, lsl #2
   17080:	blx	1551fe <g_benchSeparately@@Base+0x1261ca>
   17084:	mrscs	r2, (UNDEF: 0)
   17088:			; <UNDEFINED> instruction: 0xf7e9e7f1
   1708c:	svclt	0x0000ee9a
   17090:	muleq	r1, sl, lr
   17094:	andeq	r0, r0, r0, lsl #2
   17098:	andeq	r7, r1, sl, ror #28
   1709c:	blmi	7e991c <g_benchSeparately@@Base+0x7ba8e8>
   170a0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   170a4:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   170a8:	strmi	r4, [r6], -sp, lsl #12
   170ac:	movwls	r6, #14363	; 0x381b
   170b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   170b4:			; <UNDEFINED> instruction: 0xff90f7ff
   170b8:	andcs	fp, r0, r0, asr #6
   170bc:	cdp	7, 6, cr15, cr14, cr9, {7}
   170c0:	stmdbge	r1, {r0, r1, r3, r5, r8, sl, fp, sp, lr}
   170c4:	ldrtmi	r4, [r0], -r2, lsl #12
   170c8:	movwcs	lr, #6605	; 0x19cd
   170cc:	svc	0x0026f7e9
   170d0:	andne	lr, r6, #3489792	; 0x354000
   170d4:	ldrtmi	r4, [r0], -r4, lsl #12
   170d8:	cdp	7, 13, cr15, cr10, cr9, {7}
   170dc:			; <UNDEFINED> instruction: 0xf3c16929
   170e0:	strmi	r0, [r4], #-267	; 0xfffffef5
   170e4:			; <UNDEFINED> instruction: 0xf7e94630
   170e8:	strmi	lr, [r4], #-3896	; 0xfffff0c8
   170ec:	cdp	7, 13, cr15, cr6, cr9, {7}
   170f0:	andcs	r4, r0, #100, 4	; 0x40000006
   170f4:	bmi	2af104 <g_benchSeparately@@Base+0x2800d0>
   170f8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   170fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17100:	subsmi	r9, sl, r3, lsl #22
   17104:	strtmi	sp, [r0], -r5, lsl #2
   17108:	ldcllt	0, cr11, [r0, #-16]!
   1710c:	ldrbtcc	pc, [pc], #79	; 17114 <__assert_fail@plt+0x16150>	; <UNPREDICTABLE>
   17110:			; <UNDEFINED> instruction: 0xf7e9e7f1
   17114:	svclt	0x0000ee56
   17118:	andeq	r7, r1, ip, lsr lr
   1711c:	andeq	r0, r0, r0, lsl #2
   17120:	andeq	r7, r1, r2, ror #27
   17124:			; <UNDEFINED> instruction: 0x4604b510
   17128:	addlt	r4, r8, r3, lsr #16
   1712c:	blge	1295c0 <g_benchSeparately@@Base+0xfa58c>
   17130:	bmi	8e8318 <g_benchSeparately@@Base+0x8b92e4>
   17134:	blvc	7527b8 <g_benchSeparately@@Base+0x723784>
   17138:	ldrbtmi	r5, [sl], #-2113	; 0xfffff7bf
   1713c:	tstls	r7, r9, lsl #16
   17140:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   17144:	vmov.f32	s24, #71	; 0x3e380000  0.1796875
   17148:	movwgt	r0, #15303	; 0x3bc7
   1714c:	blx	452d18 <g_benchSeparately@@Base+0x423ce4>
   17150:	blle	9371c0 <g_benchSeparately@@Base+0x90818c>
   17154:	blvs	5d27d8 <g_benchSeparately@@Base+0x5a37a4>
   17158:	movwcc	r2, #4864	; 0x1300
   1715c:	bleq	1d29e4 <g_benchSeparately@@Base+0x1a39b0>
   17160:	bleq	ff212c38 <g_benchSeparately@@Base+0xff1e3c04>
   17164:	blx	452d30 <g_benchSeparately@@Base+0x423cfc>
   17168:	bge	24dd4c <g_benchSeparately@@Base+0x21ed18>
   1716c:			; <UNDEFINED> instruction: 0xf8134413
   17170:	movwls	r3, #11280	; 0x2c10
   17174:	rscscc	pc, pc, #79	; 0x4f
   17178:	tstcs	r1, r2, lsl fp
   1717c:	bleq	527b8 <g_benchSeparately@@Base+0x23784>
   17180:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   17184:	cdp	7, 9, cr15, cr0, cr9, {7}
   17188:	blmi	3299cc <g_benchSeparately@@Base+0x2fa998>
   1718c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17190:	blls	1f1200 <g_benchSeparately@@Base+0x1c21cc>
   17194:	qaddle	r4, sl, r4
   17198:	andlt	r4, r8, r0, lsr #12
   1719c:	movwcs	fp, #3344	; 0xd10
   171a0:			; <UNDEFINED> instruction: 0xf7e9e7e7
   171a4:	svclt	0x0000ee0e
   171a8:	andeq	r0, r0, r0
   171ac:	addsmi	r0, r0, r0
   171b0:	andeq	r0, r0, r0
   171b4:	svccc	0x00500000
   171b8:	andeq	r7, r1, ip, lsr #27
   171bc:	andeq	r0, r0, r0, lsl #2
   171c0:	andeq	r7, r0, r6, asr #5
   171c4:	andeq	r6, r0, sl, lsl #15
   171c8:	andeq	r7, r1, r0, asr sp
   171cc:	ldrblt	r4, [r0, #-2335]!	; 0xfffff6e1
   171d0:	mrcmi	4, 0, r4, cr15, cr9, {3}
   171d4:	smlabbcc	ip, r2, r0, fp
   171d8:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   171dc:	stc	7, cr15, [r4, #932]!	; 0x3a4
   171e0:	blmi	745868 <g_benchSeparately@@Base+0x716834>
   171e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   171e8:			; <UNDEFINED> instruction: 0xdc052b03
   171ec:	ldmpl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
   171f0:			; <UNDEFINED> instruction: 0x4620681c
   171f4:	ldcllt	0, cr11, [r0, #-8]!
   171f8:	andscs	r4, r6, #24, 22	; 0x6000
   171fc:	tstcs	r1, r8, lsl r8
   17200:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   17204:			; <UNDEFINED> instruction: 0xf7e9681b
   17208:	strb	lr, [pc, lr, ror #27]!
   1720c:			; <UNDEFINED> instruction: 0x46284915
   17210:			; <UNDEFINED> instruction: 0xf7e94479
   17214:			; <UNDEFINED> instruction: 0x4604ee9c
   17218:	mvnle	r2, r0, lsl #16
   1721c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   17220:	blcs	31294 <g_benchSeparately@@Base+0x2260>
   17224:	blmi	38e9c0 <g_benchSeparately@@Base+0x35f98c>
   17228:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1722c:	cdp	7, 3, cr15, cr6, cr9, {7}
   17230:			; <UNDEFINED> instruction: 0xf7e96800
   17234:	strtmi	lr, [fp], -sl, lsl #28
   17238:	strmi	r2, [r2], -r1, lsl #2
   1723c:	bmi	2fba44 <g_benchSeparately@@Base+0x2cca10>
   17240:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   17244:	cdp	7, 4, cr15, cr12, cr9, {7}
   17248:	svclt	0x0000e7d3
   1724c:	andeq	r7, r0, r0, lsr r2
   17250:	andeq	r7, r1, r2, lsl #26
   17254:	andeq	r7, r1, r4, asr lr
   17258:	andeq	r0, r0, ip, lsl #2
   1725c:	andeq	r0, r0, r4, lsl #2
   17260:	andeq	r6, r0, r2, lsl r7
   17264:	andeq	r5, r0, ip, asr #32
   17268:	andeq	r7, r1, sl, lsl lr
   1726c:	andeq	r6, r0, sl, ror #13
   17270:	mvnsmi	lr, sp, lsr #18
   17274:	svcmi	0x0054b084
   17278:	bcs	2847c <_IO_stdin_used@@Base+0xc890>
   1727c:	addshi	pc, r8, r0
   17280:			; <UNDEFINED> instruction: 0x46054e52
   17284:	ldrmi	r4, [r0], -r8, lsl #13
   17288:			; <UNDEFINED> instruction: 0x4614447e
   1728c:	msreq	CPSR_f, r6, lsl #2
   17290:	stcl	7, cr15, [sl, #-932]	; 0xfffffc5c
   17294:	stmdavs	sp!, {r3, r4, r7, r8, ip, sp, pc}
   17298:			; <UNDEFINED> instruction: 0xf106b935
   1729c:			; <UNDEFINED> instruction: 0x46200130
   172a0:	stcl	7, cr15, [r2, #-932]	; 0xfffffc5c
   172a4:	cmple	r8, r0, lsl #16
   172a8:	strtmi	r4, [r0], -r9, asr #18
   172ac:			; <UNDEFINED> instruction: 0xf7e94479
   172b0:	strmi	lr, [r5], -lr, asr #28
   172b4:			; <UNDEFINED> instruction: 0x4628b350
   172b8:	pop	{r2, ip, sp, pc}
   172bc:	blmi	1177a84 <g_benchSeparately@@Base+0x1148a50>
   172c0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   172c4:			; <UNDEFINED> instruction: 0xdc172b03
   172c8:			; <UNDEFINED> instruction: 0xf8d84b43
   172cc:	ldmpl	fp!, {ip}^
   172d0:	ldmdavs	sp, {r0, r8, fp, sp}
   172d4:	blmi	108ba98 <g_benchSeparately@@Base+0x105ca64>
   172d8:			; <UNDEFINED> instruction: 0xf8c82200
   172dc:	ldrbtmi	r2, [fp], #-0
   172e0:	blcs	f1354 <g_benchSeparately@@Base+0xc2320>
   172e4:	blmi	fcea88 <g_benchSeparately@@Base+0xf9fa54>
   172e8:	ldmdami	lr!, {r3, r6, r9, sp}
   172ec:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   172f0:			; <UNDEFINED> instruction: 0xf7e9681b
   172f4:			; <UNDEFINED> instruction: 0xe7deed78
   172f8:	andscs	r4, r8, #58368	; 0xe400
   172fc:	tstcs	r1, sl, lsr r8
   17300:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   17304:			; <UNDEFINED> instruction: 0xf7e9681b
   17308:	ldrb	lr, [sp, lr, ror #26]
   1730c:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
   17310:	blcs	31384 <g_benchSeparately@@Base+0x2350>
   17314:	blmi	ccea58 <g_benchSeparately@@Base+0xc9fa24>
   17318:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1731c:	ldc	7, cr15, [lr, #932]!	; 0x3a4
   17320:			; <UNDEFINED> instruction: 0xf7e96800
   17324:			; <UNDEFINED> instruction: 0x4623ed92
   17328:	strmi	r2, [r2], -r1, lsl #2
   1732c:	bmi	c3bb34 <g_benchSeparately@@Base+0xc0cb00>
   17330:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   17334:	ldcl	7, cr15, [r4, #932]	; 0x3a4
   17338:	stmdbmi	lr!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1733c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   17340:	cdp	7, 0, cr15, cr4, cr9, {7}
   17344:	adcle	r2, pc, r0, lsl #16
   17348:	ldcl	7, cr15, [r0, #932]	; 0x3a4
   1734c:	stmdami	r4!, {r1, r3, r5, r8, r9, fp, lr}
   17350:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17354:	strtmi	r2, [r3], -r1, lsl #22
   17358:	ldmdapl	r8!, {r1, r5, r8, sl, fp, ip, lr, pc}
   1735c:	bmi	9df768 <g_benchSeparately@@Base+0x9b0734>
   17360:	ldrbtmi	r9, [sl], #-3
   17364:			; <UNDEFINED> instruction: 0xf7e96800
   17368:	blmi	992a60 <g_benchSeparately@@Base+0x963a2c>
   1736c:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   17370:	cdp	7, 1, cr15, cr6, cr9, {7}
   17374:	eoreq	pc, r0, r0, lsr #32
   17378:	tstle	r8, r9, asr r8
   1737c:			; <UNDEFINED> instruction: 0xf7e96830
   17380:			; <UNDEFINED> instruction: 0xf1b0ee10
   17384:	svclt	0x00183fff
   17388:	mvnsle	r2, sl, lsl #16
   1738c:	blls	1111c4 <g_benchSeparately@@Base+0xe2190>
   17390:	ldmdami	ip, {r1, r2, r4, r9, sp}
   17394:	ldmdavs	fp, {r0, r8, sp}
   17398:			; <UNDEFINED> instruction: 0xf7e94478
   1739c:	str	lr, [sl, r4, lsr #26]
   173a0:	tstcs	r1, r8, lsr r8
   173a4:	stmdavs	r0, {r3, r4, r9, fp, lr}
   173a8:			; <UNDEFINED> instruction: 0xf7e9447a
   173ac:			; <UNDEFINED> instruction: 0xe782ed9a
   173b0:			; <UNDEFINED> instruction: 0xf44f4b16
   173b4:	ldmdbmi	r6, {r1, r2, r5, r7, r9, ip, sp, lr}
   173b8:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   173bc:	tstcc	r4, #2030043136	; 0x79000000
   173c0:			; <UNDEFINED> instruction: 0xf7e94478
   173c4:	svclt	0x0000ee00
   173c8:	andeq	r7, r1, r4, ror #24
   173cc:	andeq	r7, r0, r8, ror r1
   173d0:	andeq	r6, r0, r8, lsl #15
   173d4:	andeq	r7, r1, r8, ror sp
   173d8:	andeq	r0, r0, r4, lsl r1
   173dc:	andeq	r7, r1, sl, asr sp
   173e0:	andeq	r0, r0, r4, lsl #2
   173e4:	andeq	r6, r0, r2, lsl #13
   173e8:	andeq	r6, r0, r2, asr r6
   173ec:	andeq	r7, r1, sl, lsr #26
   173f0:	andeq	r6, r0, r6, lsl #14
   173f4:	andeq	r4, r0, lr, lsl pc
   173f8:	andeq	r7, r1, r8, ror #25
   173fc:	andeq	r6, r0, r2, lsl #13
   17400:	andeq	r0, r0, ip, lsl #2
   17404:	andeq	r6, r0, r4, lsl #13
   17408:	andeq	r6, r0, r4, lsl r6
   1740c:	andeq	r7, r0, r6, asr #32
   17410:	andeq	r6, r0, ip, ror r5
   17414:	andeq	r6, r0, r0, lsl #11
   17418:	blmi	5e9c78 <g_benchSeparately@@Base+0x5bac44>
   1741c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   17420:	strmi	fp, [r4], -r4, lsl #1
   17424:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
   17428:	strtmi	r2, [r9], -r1
   1742c:	movwls	r6, #14363	; 0x381b
   17430:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17434:	stc	7, cr15, [r4], #932	; 0x3a4
   17438:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   1743c:	bmi	445a04 <g_benchSeparately@@Base+0x4169d0>
   17440:	muleq	r3, r5, r8
   17444:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   17448:	andeq	lr, r3, r4, lsl #17
   1744c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17450:	subsmi	r9, sl, r3, lsl #22
   17454:	strtmi	sp, [r0], -ip, lsl #2
   17458:	ldcllt	0, cr11, [r0, #-16]!
   1745c:	andscs	r4, sl, #9, 28	; 0x90
   17460:	tstcs	r1, r9, lsl #16
   17464:	ldrbtmi	r5, [r8], #-2459	; 0xfffff665
   17468:			; <UNDEFINED> instruction: 0xf7e9681b
   1746c:			; <UNDEFINED> instruction: 0xe7e6ecbc
   17470:	stc	7, cr15, [r6], #932	; 0x3a4
   17474:			; <UNDEFINED> instruction: 0x00017abe
   17478:	andeq	r0, r0, r0, lsl #2
   1747c:	andeq	r7, r1, r2, lsr #21
   17480:	muleq	r1, r6, sl
   17484:	andeq	r0, r0, r4, lsl #2
   17488:	andeq	r4, r0, r6, asr #21
   1748c:	ldrbmi	lr, [r0, sp, lsr #18]!
   17490:	svcmi	0x007bb082
   17494:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   17498:	sbchi	pc, lr, r0
   1749c:	vst1.8	{d20-d22}, [pc], r4
   174a0:	strmi	r3, [r9], r0, lsl #1
   174a4:	stcl	7, cr15, [r4], {233}	; 0xe9
   174a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   174ac:	adchi	pc, r1, r0
   174b0:			; <UNDEFINED> instruction: 0xf7ff4620
   174b4:	strmi	pc, [r6], -fp, lsl #29
   174b8:	subsle	r2, r9, r0, lsl #16
   174bc:			; <UNDEFINED> instruction: 0x46204971
   174c0:	tstcc	ip, r9, ror r4
   174c4:	ldc	7, cr15, [r0], #-932	; 0xfffffc5c
   174c8:	teqle	lr, r0, lsl #16
   174cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   174d0:			; <UNDEFINED> instruction: 0xf5c44644
   174d4:	stmdbne	r8!, {r7, r9, ip, sp}
   174d8:	tstcs	r1, r3, lsr r6
   174dc:	ldc	7, cr15, [r4], {233}	; 0xe9
   174e0:	strmi	r4, [r0], #1028	; 0x404
   174e4:	stmdacs	r0, {r2, r5, r7, r9, ip, sp, pc}
   174e8:			; <UNDEFINED> instruction: 0xf5b8d1f3
   174ec:	svclt	0x00283f80
   174f0:	stmcc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   174f4:	streq	lr, [r8], #-2980	; 0xfffff45c
   174f8:	andhi	pc, r0, r9, asr #17
   174fc:	tstlt	r4, #164, 4	; 0x4000000a
   17500:	stmdacs	r1, {r6, r9, sl, lr}
   17504:	andcs	fp, r1, r8, lsr pc
   17508:	ldc	7, cr15, [r2], {233}	; 0xe9
   1750c:	teqlt	r8, #135266304	; 0x8100000
   17510:	bcc	fe054c28 <g_benchSeparately@@Base+0xfe025bf4>
   17514:			; <UNDEFINED> instruction: 0xf5a81929
   17518:	strtmi	r3, [pc], -r0, lsl #17
   1751c:			; <UNDEFINED> instruction: 0xf7e94652
   17520:			; <UNDEFINED> instruction: 0x4629ec38
   17524:	andeq	lr, sl, r9, lsl #22
   17528:	andeq	lr, r4, #8, 22	; 0x2000
   1752c:			; <UNDEFINED> instruction: 0xf7e9464d
   17530:			; <UNDEFINED> instruction: 0x4630ec30
   17534:	ldcl	7, cr15, [sl], {233}	; 0xe9
   17538:			; <UNDEFINED> instruction: 0xf7e94638
   1753c:			; <UNDEFINED> instruction: 0x4628ec10
   17540:	pop	{r1, ip, sp, pc}
   17544:			; <UNDEFINED> instruction: 0x462787f0
   17548:	strdcs	lr, [r2, -r3]
   1754c:			; <UNDEFINED> instruction: 0xf04f2200
   17550:			; <UNDEFINED> instruction: 0xf6cf33ff
   17554:			; <UNDEFINED> instruction: 0x463072ff
   17558:			; <UNDEFINED> instruction: 0xf7e99100
   1755c:	ldr	lr, [r5, lr, asr #25]!
   17560:	ldrbtmi	r4, [sp], #-3401	; 0xfffff2b7
   17564:	blcs	31618 <g_benchSeparately@@Base+0x25e4>
   17568:	andscs	sp, r9, r5, lsr #24
   1756c:	ldcl	7, cr15, [lr], #-932	; 0xfffffc5c
   17570:	ldrbtmi	r4, [sp], #-3398	; 0xfffff2ba
   17574:	blcs	31628 <g_benchSeparately@@Base+0x25f4>
   17578:	stmdami	r5, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
   1757c:	bmi	11601e8 <g_benchSeparately@@Base+0x11311b4>
   17580:	ldmdapl	ip!, {r0, r8, sp}
   17584:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   17588:	stc	7, cr15, [sl], #932	; 0x3a4
   1758c:	blcs	31640 <g_benchSeparately@@Base+0x260c>
   17590:	stmdami	r1, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
   17594:	stmdavs	r3!, {r0, r4, r5, r9, sp}
   17598:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1759c:	stc	7, cr15, [r2], #-932	; 0xfffffc5c
   175a0:	blcs	31654 <g_benchSeparately@@Base+0x2620>
   175a4:	ldmdami	sp!, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   175a8:	stmdavs	r3!, {r1, r9, sp}
   175ac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   175b0:	ldc	7, cr15, [r8], {233}	; 0xe9
   175b4:	ldmdami	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   175b8:	bmi	e60224 <g_benchSeparately@@Base+0xe311f0>
   175bc:	ldmdapl	ip!, {r0, r8, sp}
   175c0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   175c4:	stc	7, cr15, [ip], {233}	; 0xe9
   175c8:	blcs	3167c <g_benchSeparately@@Base+0x2648>
   175cc:	ldmdami	r5!, {r0, r2, r3, r6, r7, r8, sl, fp, ip, lr, pc}
   175d0:	stmdavs	r3!, {r2, r5, r9, sp}
   175d4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   175d8:	stc	7, cr15, [r4], {233}	; 0xe9
   175dc:	blcs	31690 <g_benchSeparately@@Base+0x265c>
   175e0:	ldmdami	r1!, {r0, r1, r6, r7, r8, sl, fp, ip, lr, pc}
   175e4:	stmdavs	r3!, {r1, r9, sp}
   175e8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   175ec:	bl	ffed5598 <g_benchSeparately@@Base+0xffea6564>
   175f0:	stcmi	7, cr14, [lr, #-748]!	; 0xfffffd14
   175f4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   175f8:			; <UNDEFINED> instruction: 0xddb62b00
   175fc:	tstcs	r9, #36, 16	; 0x240000
   17600:	tstcs	r1, fp, lsr #20
   17604:	ldrbtmi	r5, [sl], #-2108	; 0xfffff7c4
   17608:			; <UNDEFINED> instruction: 0xf7e96820
   1760c:	stmdavs	fp!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
   17610:			; <UNDEFINED> instruction: 0xddaa2b00
   17614:	eorcs	r4, r4, #2555904	; 0x270000
   17618:	tstcs	r1, r3, lsr #16
   1761c:			; <UNDEFINED> instruction: 0xf7e94478
   17620:	stmdavs	fp!, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   17624:			; <UNDEFINED> instruction: 0xdda02b00
   17628:	andcs	r4, r2, #2293760	; 0x230000
   1762c:	tstcs	r1, r3, lsr #16
   17630:			; <UNDEFINED> instruction: 0xf7e94478
   17634:			; <UNDEFINED> instruction: 0xe798ebd8
   17638:	ldrbtmi	r4, [sp], #-3360	; 0xfffff2e0
   1763c:	blcs	316f0 <g_benchSeparately@@Base+0x26bc>
   17640:	ldmdami	r3, {r0, r1, r4, r7, r8, sl, fp, ip, lr, pc}
   17644:	bmi	7a02b0 <g_benchSeparately@@Base+0x77127c>
   17648:	ldmdapl	ip!, {r0, r8, sp}
   1764c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   17650:	mcrr	7, 14, pc, r6, cr9	; <UNPREDICTABLE>
   17654:	blcs	31708 <g_benchSeparately@@Base+0x26d4>
   17658:	ldmdami	sl, {r0, r1, r2, r7, r8, sl, fp, ip, lr, pc}
   1765c:	stmdavs	r3!, {r0, r1, r2, r5, r9, sp}
   17660:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   17664:	bl	fefd5610 <g_benchSeparately@@Base+0xfefa65dc>
   17668:	blcs	3171c <g_benchSeparately@@Base+0x26e8>
   1766c:	svcge	0x007df77f
   17670:	andcs	r4, r2, #1376256	; 0x150000
   17674:	tstcs	r1, r3, lsr #16
   17678:			; <UNDEFINED> instruction: 0xf7e94478
   1767c:			; <UNDEFINED> instruction: 0xe774ebb4
   17680:	andeq	r7, r1, r8, asr #20
   17684:	andeq	r6, r0, r0, asr #30
   17688:	ldrdeq	r7, [r1], -r6
   1768c:	andeq	r7, r1, r6, asr #21
   17690:	andeq	r0, r0, r4, lsl #2
   17694:	strdeq	r4, [r0], -ip
   17698:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   1769c:	andeq	r6, r0, r2, lsl #9
   176a0:	andeq	r4, r0, r0, asr #19
   176a4:	muleq	r0, r2, r4
   176a8:	andeq	r6, r0, r6, asr #8
   176ac:	andeq	r7, r1, r4, asr #20
   176b0:	andeq	r4, r0, sl, ror r9
   176b4:	andeq	r6, r0, ip, asr #8
   176b8:	andeq	r6, r0, r0, lsl #8
   176bc:	strdeq	r7, [r1], -lr
   176c0:	andeq	r4, r0, r4, lsr r9
   176c4:	ldrdeq	r6, [r0], -lr
   176c8:			; <UNDEFINED> instruction: 0x000063b8
   176cc:	blmi	19aa068 <g_benchSeparately@@Base+0x197b034>
   176d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   176d4:	strdlt	r4, [r9], r0
   176d8:			; <UNDEFINED> instruction: 0x460c58d3
   176dc:	cmncs	r4, r7, lsl #12
   176e0:	ldmdavs	fp, {r0, r2, fp, sp, pc}
   176e4:			; <UNDEFINED> instruction: 0xf04f9307
   176e8:			; <UNDEFINED> instruction: 0xf8d40300
   176ec:			; <UNDEFINED> instruction: 0xf7f38010
   176f0:	mrcmi	14, 2, APSR_nzcv, cr14, cr7, {0}
   176f4:	sxtab16mi	r4, r1, lr, ror #8
   176f8:	stc2l	7, cr15, [r6, #-972]!	; 0xfffffc34
   176fc:	cmple	r1, r0, lsl #16
   17700:	strbmi	r4, [r0], -r5, lsl #12
   17704:	bl	fe5556b0 <g_benchSeparately@@Base+0xfe52667c>
   17708:	strmi	r4, [r3], -r9, lsr #12
   1770c:	stmib	sp, {r6, r9, sl, lr}^
   17710:			; <UNDEFINED> instruction: 0xf7f33801
   17714:	andls	pc, r4, fp, lsl #27
   17718:	bl	fe2d56c4 <g_benchSeparately@@Base+0xfe2a6690>
   1771c:	stmdacs	r0, {r0, r8, r9, fp, ip, pc}
   17720:	blcs	47388 <g_benchSeparately@@Base+0x18354>
   17724:	eorle	r9, r5, r3
   17728:	movwlt	r6, #47779	; 0xbaa3
   1772c:	strbtmi	r6, [r9], -r0, lsr #22
   17730:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   17734:	cmnlt	r8, #4, 12	; 0x400000
   17738:			; <UNDEFINED> instruction: 0xf7f39900
   1773c:			; <UNDEFINED> instruction: 0x4606fdb1
   17740:			; <UNDEFINED> instruction: 0xf7e94620
   17744:	vstrge	d14, [r1, #-48]	; 0xffffffd0
   17748:			; <UNDEFINED> instruction: 0x9606463c
   1774c:	strgt	ip, [pc], #-3343	; 17754 <__assert_fail@plt+0x16790>
   17750:	ldm	r5, {r0, r1, r2, r6, r9, fp, lr}
   17754:	blmi	1117768 <g_benchSeparately@@Base+0x10e8734>
   17758:	stm	r4, {r1, r3, r4, r5, r6, sl, lr}
   1775c:	ldmpl	r3, {r0, r1}^
   17760:	blls	1f17d0 <g_benchSeparately@@Base+0x1c279c>
   17764:	tstle	r5, sl, asr r0
   17768:	andlt	r4, r9, r8, lsr r6
   1776c:	mvnshi	lr, #12386304	; 0xbd0000
   17770:			; <UNDEFINED> instruction: 0xe7e8461e
   17774:	ldrbtmi	r4, [sp], #-3391	; 0xfffff2c1
   17778:	blcs	3182c <g_benchSeparately@@Base+0x27f8>
   1777c:	andscs	sp, pc, r4, lsl ip	; <UNPREDICTABLE>
   17780:	bl	1d5572c <g_benchSeparately@@Base+0x1d266f8>
   17784:	ldrbtmi	r4, [sp], #-3388	; 0xfffff2c4
   17788:	blcs	3183c <g_benchSeparately@@Base+0x2808>
   1778c:	andscs	sp, lr, sl, lsr #24
   17790:	bl	1b5573c <g_benchSeparately@@Base+0x1b26708>
   17794:	bl	555740 <g_benchSeparately@@Base+0x52670c>
   17798:	ldrbtmi	r4, [sp], #-3384	; 0xfffff2c8
   1779c:	blcs	31850 <g_benchSeparately@@Base+0x281c>
   177a0:	andscs	sp, r9, r2, asr #24
   177a4:	bl	18d5750 <g_benchSeparately@@Base+0x18a671c>
   177a8:	tstcs	pc, #3473408	; 0x350000
   177ac:	tstcs	r1, r5, lsr sl
   177b0:	ldrbtmi	r5, [sl], #-2100	; 0xfffff7cc
   177b4:			; <UNDEFINED> instruction: 0xf7e96820
   177b8:	stmdavs	fp!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   177bc:	vldrle	d18, [lr]
   177c0:	eorcs	r4, r4, #3211264	; 0x310000
   177c4:	tstcs	r1, r3, lsr #16
   177c8:			; <UNDEFINED> instruction: 0xf7e94478
   177cc:	stmdavs	fp!, {r2, r3, r8, r9, fp, sp, lr, pc}
   177d0:	vldrle	d18, [r4]
   177d4:	andcs	r4, r2, #2949120	; 0x2d0000
   177d8:	tstcs	r1, r3, lsr #16
   177dc:			; <UNDEFINED> instruction: 0xf7e94478
   177e0:	strb	lr, [ip, r2, lsl #22]
   177e4:	tstcs	lr, #2490368	; 0x260000
   177e8:	tstcs	r1, r9, lsr #20
   177ec:	ldrbtmi	r5, [sl], #-2100	; 0xfffff7cc
   177f0:			; <UNDEFINED> instruction: 0xf7e96820
   177f4:	stmdavs	fp!, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   177f8:	vstrle	d18, [r8]
   177fc:	stmdavs	r6!, {r3, r6, r9, sl, lr}
   17800:	stc2l	7, cr15, [r8], #972	; 0x3cc
   17804:	tstcs	r1, r3, lsr #20
   17808:			; <UNDEFINED> instruction: 0x4603447a
   1780c:			; <UNDEFINED> instruction: 0xf7e94630
   17810:	stmdavs	fp!, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
   17814:			; <UNDEFINED> instruction: 0xddba2b00
   17818:	andcs	r4, r2, #2031616	; 0x1f0000
   1781c:	tstcs	r1, r3, lsr #16
   17820:			; <UNDEFINED> instruction: 0xf7e94478
   17824:	ldr	lr, [r2, r0, ror #21]!
   17828:	tstcs	r9, #1376256	; 0x150000
   1782c:	tstcs	r1, fp, lsl sl
   17830:	ldrbtmi	r5, [sl], #-2100	; 0xfffff7cc
   17834:			; <UNDEFINED> instruction: 0xf7e96820
   17838:	stmdavs	fp!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   1783c:			; <UNDEFINED> instruction: 0xddb02b00
   17840:	eorcs	r4, lr, #1507328	; 0x170000
   17844:	tstcs	r1, r3, lsr #16
   17848:			; <UNDEFINED> instruction: 0xf7e94478
   1784c:	stmdavs	fp!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   17850:			; <UNDEFINED> instruction: 0xdda62b00
   17854:	andcs	r4, r2, #1245184	; 0x130000
   17858:	tstcs	r1, r3, lsr #16
   1785c:			; <UNDEFINED> instruction: 0xf7e94478
   17860:	ldr	lr, [lr, r2, asr #21]
   17864:	andeq	r7, r1, ip, lsl #16
   17868:	andeq	r0, r0, r0, lsl #2
   1786c:	andeq	r7, r1, r8, ror #15
   17870:	andeq	r7, r1, r4, lsl #15
   17874:	andeq	r7, r1, r2, asr #17
   17878:			; <UNDEFINED> instruction: 0x000178b2
   1787c:	muleq	r1, lr, r8
   17880:	andeq	r0, r0, r4, lsl #2
   17884:	andeq	r4, r0, lr, asr #15
   17888:	andeq	r6, r0, r0, lsr #5
   1788c:	andeq	r6, r0, r4, asr r2
   17890:	muleq	r0, r2, r7
   17894:			; <UNDEFINED> instruction: 0x000062bc
   17898:	andeq	r6, r0, r0, lsl r2
   1789c:	andeq	r4, r0, lr, asr #14
   178a0:			; <UNDEFINED> instruction: 0x000062b0
   178a4:	ldrdeq	r6, [r0], -r4
   178a8:	blmi	18ea238 <g_benchSeparately@@Base+0x18bb204>
   178ac:	push	{r1, r3, r4, r5, r6, sl, lr}
   178b0:	strdlt	r4, [sl], r0
   178b4:			; <UNDEFINED> instruction: 0x460658d3
   178b8:	stmdage	r6, {r0, r1, r2, r3, r9, sl, lr}
   178bc:	ldmdavs	fp, {r2, r5, r6, r8, sp}
   178c0:			; <UNDEFINED> instruction: 0xf04f9309
   178c4:			; <UNDEFINED> instruction: 0xf7f40300
   178c8:			; <UNDEFINED> instruction: 0xf8dff875
   178cc:	ldrbtmi	r8, [r8], #368	; 0x170
   178d0:			; <UNDEFINED> instruction: 0xf7f34604
   178d4:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   178d8:	vst4.16	{d29,d31,d33,d35}, [pc], r1
   178dc:	strls	r3, [r2, #-1408]	; 0xfffffa80
   178e0:			; <UNDEFINED> instruction: 0xf7e94628
   178e4:	strls	lr, [r4, #-2726]	; 0xfffff55a
   178e8:	strtmi	r4, [r8], -r4, lsl #12
   178ec:			; <UNDEFINED> instruction: 0xf7e99401
   178f0:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
   178f4:	stccs	15, cr11, [r0], {24}
   178f8:	eorle	r9, r8, r3
   178fc:	ldmiblt	fp!, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
   17900:	movwcc	lr, #31181	; 0x79cd
   17904:	movwcs	sl, #3329	; 0xd01
   17908:	ldrtmi	r9, [r4], -r5, lsl #6
   1790c:	strgt	ip, [pc], #-3343	; 17914 <__assert_fail@plt+0x16950>
   17910:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   17914:	andeq	lr, pc, r4, lsl #17
   17918:	blmi	11ea244 <g_benchSeparately@@Base+0x11bb210>
   1791c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17920:	blls	271990 <g_benchSeparately@@Base+0x24295c>
   17924:	qsuble	r4, sl, r2
   17928:	andlt	r4, sl, r0, lsr r6
   1792c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17930:	stmdbge	r8, {r3, r4, r5, r8, r9, fp, sp, lr}
   17934:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   17938:	stmdacs	r0, {r0, r1, r2, ip, pc}
   1793c:	stfmip	f5, [r1, #-904]	; 0xfffffc78
   17940:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17944:	mrrcle	11, 0, r2, r6, cr0
   17948:			; <UNDEFINED> instruction: 0xf7e92019
   1794c:	vldmdbmi	lr!, {s28-s171}
   17950:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17954:			; <UNDEFINED> instruction: 0xdc0c2b00
   17958:			; <UNDEFINED> instruction: 0xf7e9203d
   1795c:	vaddmi.f32	s28, s23, s16
   17960:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   17964:			; <UNDEFINED> instruction: 0xdc232b00
   17968:			; <UNDEFINED> instruction: 0xf7e9203c
   1796c:			; <UNDEFINED> instruction: 0xf7e9ea80
   17970:	ldmdami	r7!, {r3, r5, r9, fp, sp, lr, pc}
   17974:	bmi	de0670 <g_benchSeparately@@Base+0xdb163c>
   17978:			; <UNDEFINED> instruction: 0xf8582101
   1797c:	ldrbtmi	r4, [sl], #-0
   17980:			; <UNDEFINED> instruction: 0xf7e96820
   17984:	stmdavs	fp!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
   17988:			; <UNDEFINED> instruction: 0xdde52b00
   1798c:	eorcs	r4, r4, #3276800	; 0x320000
   17990:	tstcs	r1, r3, lsr #16
   17994:			; <UNDEFINED> instruction: 0xf7e94478
   17998:	stmdavs	fp!, {r1, r2, r5, r9, fp, sp, lr, pc}
   1799c:	vldrle	d18, [fp]
   179a0:	andcs	r4, r2, #3014656	; 0x2e0000
   179a4:	tstcs	r1, r3, lsr #16
   179a8:			; <UNDEFINED> instruction: 0xf7e94478
   179ac:	bfi	lr, ip, (invalid: 20:19)
   179b0:	teqcs	ip, #2555904	; 0x270000
   179b4:	tstcs	r1, sl, lsr #20
   179b8:	andpl	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   179bc:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   179c0:	b	fe3d596c <g_benchSeparately@@Base+0xfe3a6938>
   179c4:	blcs	31a98 <g_benchSeparately@@Base+0x2a64>
   179c8:	strtmi	sp, [r0], -lr, asr #27
   179cc:			; <UNDEFINED> instruction: 0xf7f3682f
   179d0:	bmi	9569dc <g_benchSeparately@@Base+0x9279a8>
   179d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   179d8:	ldrtmi	r4, [r8], -r3, lsl #12
   179dc:	b	fe055988 <g_benchSeparately@@Base+0xfe026954>
   179e0:	blcs	31ab4 <g_benchSeparately@@Base+0x2a80>
   179e4:	stmdami	r0!, {r6, r7, r8, sl, fp, ip, lr, pc}
   179e8:	stmdavs	fp!, {r1, r9, sp}
   179ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   179f0:	ldmib	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   179f4:	ldmdami	r6, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   179f8:	bmi	720664 <g_benchSeparately@@Base+0x6f1630>
   179fc:			; <UNDEFINED> instruction: 0xf8582101
   17a00:	ldrbtmi	r4, [sl], #-0
   17a04:			; <UNDEFINED> instruction: 0xf7e96820
   17a08:	stmdavs	fp!, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   17a0c:	vldrle	d2, [fp]
   17a10:	eorcs	r4, lr, #1507328	; 0x170000
   17a14:	tstcs	r1, r3, lsr #16
   17a18:			; <UNDEFINED> instruction: 0xf7e94478
   17a1c:	stmdavs	fp!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
   17a20:	vldrle	d2, [r1]
   17a24:	andcs	r4, r2, #1245184	; 0x130000
   17a28:	tstcs	r1, r3, lsr #16
   17a2c:			; <UNDEFINED> instruction: 0xf7e94478
   17a30:			; <UNDEFINED> instruction: 0xe789e9da
   17a34:	andeq	r7, r1, r0, lsr r6
   17a38:	andeq	r0, r0, r0, lsl #2
   17a3c:	andeq	r7, r1, lr, lsl #12
   17a40:	andeq	r7, r1, r0, asr #11
   17a44:	strdeq	r7, [r1], -r8
   17a48:	andeq	r7, r1, r8, ror #13
   17a4c:	ldrdeq	r7, [r1], -r8
   17a50:	andeq	r0, r0, r4, lsl #2
   17a54:	andeq	r4, r0, r2, lsl #12
   17a58:	ldrdeq	r6, [r0], -r4
   17a5c:	andeq	r6, r0, r8, lsl #1
   17a60:	andeq	r4, r0, r4, asr #11
   17a64:	andeq	r6, r0, r2, asr r1
   17a68:	andeq	r6, r0, r2, asr #32
   17a6c:	andeq	r4, r0, lr, ror r5
   17a70:	andeq	r6, r0, r0, ror #1
   17a74:	andeq	r6, r0, r4
   17a78:	svcmi	0x00f0e92d
   17a7c:	strmi	fp, [fp], r7, lsl #1
   17a80:	andcc	lr, r3, #3358720	; 0x334000
   17a84:	svcls	0x00104bd4
   17a88:	movwls	r4, #21627	; 0x547b
   17a8c:			; <UNDEFINED> instruction: 0xf0002800
   17a90:			; <UNDEFINED> instruction: 0xf1b780aa
   17a94:	vmax.f32	d4, d16, d0
   17a98:	bls	f7cc8 <g_benchSeparately@@Base+0xc8c94>
   17a9c:			; <UNDEFINED> instruction: 0xf0229904
   17aa0:	strmi	r0, [sl], #2563	; 0xa03
   17aa4:	eorsle	r4, ip, #339738624	; 0x14400000
   17aa8:	ldmeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   17aac:			; <UNDEFINED> instruction: 0x4647463a
   17ab0:			; <UNDEFINED> instruction: 0xf5b74688
   17ab4:	svclt	0x00245f00
   17ab8:	strpl	pc, [r0, -r7, lsr #11]
   17abc:	stmdbpl	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   17ac0:			; <UNDEFINED> instruction: 0xf1a8d36d
   17ac4:	strcs	r0, [r0], #-772	; 0xfffffcfc
   17ac8:	strcc	lr, [r1], #-2
   17acc:	subsle	r4, pc, #76, 10	; 0x13000000
   17ad0:	svcne	0x0004f853
   17ad4:	stmdbcs	r0, {r1, r2, r5, r7}
   17ad8:	ldrtmi	sp, [r2], #-247	; 0xffffff09
   17adc:			; <UNDEFINED> instruction: 0xf7e99210
   17ae0:	ldrdcs	lr, [r1, -lr]
   17ae4:	bls	4206ec <g_benchSeparately@@Base+0x3f16b8>
   17ae8:	andls	r6, r2, r3
   17aec:	tstls	r0, r8, asr r6
   17af0:	b	d5a9c <g_benchSeparately@@Base+0xa6a68>
   17af4:	strmi	r9, [r5], -r2, lsl #18
   17af8:			; <UNDEFINED> instruction: 0xf0402800
   17afc:	bl	fea77e58 <g_benchSeparately@@Base+0xfea48e24>
   17b00:	ldrtmi	r0, [r0], #1028	; 0x404
   17b04:	tstcs	r4, fp, asr r6
   17b08:	strbmi	r4, [r0], -r2, lsr #12
   17b0c:	stmdb	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17b10:			; <UNDEFINED> instruction: 0xf0404284
   17b14:	bl	237d2c <g_benchSeparately@@Base+0x208cf8>
   17b18:	strtmi	r0, [sl], -r4, lsl #17
   17b1c:	stmiale	r8, {r1, r6, r7, r8, sl, lr}^
   17b20:	blls	e9384 <g_benchSeparately@@Base+0xba350>
   17b24:			; <UNDEFINED> instruction: 0x0792461a
   17b28:	bls	14bc24 <g_benchSeparately@@Base+0x11cbf0>
   17b2c:	ldrmi	r4, [r2, #1050]	; 0x41a
   17b30:	svclt	0x00244615
   17b34:			; <UNDEFINED> instruction: 0x46544638
   17b38:	ldrbmi	sp, [r3], -ip, lsl #4
   17b3c:	adcmi	lr, fp, #2
   17b40:	subsle	r4, lr, ip, lsl r6
   17b44:			; <UNDEFINED> instruction: 0xf813461c
   17b48:	bcs	22754 <_IO_stdin_used@@Base+0x6b68>
   17b4c:	bl	fe94bf30 <g_benchSeparately@@Base+0xfe91cefc>
   17b50:	ldrtmi	r0, [r8], #-10
   17b54:	eorle	r4, r7, ip, lsr #5
   17b58:	strmi	r2, [r2], -r1, lsl #2
   17b5c:	movwcs	r9, #256	; 0x100
   17b60:			; <UNDEFINED> instruction: 0xf7e94658
   17b64:	smlabtcs	r1, sl, r9, lr
   17b68:	cmple	r0, r0, lsl #16
   17b6c:	ldrbmi	r1, [fp], -sp, lsr #22
   17b70:	strtmi	r4, [sl], -r0, lsr #12
   17b74:	ldmdb	r6!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17b78:	addmi	r2, r5, #1073741824	; 0x40000000
   17b7c:	ldcmi	0, cr13, [r7, #244]	; 0xf4
   17b80:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17b84:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   17b88:	subcs	r8, fp, r6, lsl #2
   17b8c:	stmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17b90:	streq	lr, [r4], pc, asr #20
   17b94:	svclt	0x00084432
   17b98:	ldrhtle	r4, [pc], r0
   17b9c:			; <UNDEFINED> instruction: 0xb1efe79e
   17ba0:			; <UNDEFINED> instruction: 0x270046b9
   17ba4:	ldrtmi	lr, [r8], -sp, lsl #15
   17ba8:	pop	{r0, r1, r2, ip, sp, pc}
   17bac:	strdcs	r8, [r1, -r0]
   17bb0:	addmi	pc, r0, #79	; 0x4f
   17bb4:	movwcs	r9, #256	; 0x100
   17bb8:			; <UNDEFINED> instruction: 0xf1074658
   17bbc:			; <UNDEFINED> instruction: 0xf7e94740
   17bc0:			; <UNDEFINED> instruction: 0x2101e99c
   17bc4:			; <UNDEFINED> instruction: 0xf43f2800
   17bc8:	stcmi	15, cr10, [r5, #416]	; 0x1a0
   17bcc:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17bd0:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   17bd4:	umaalcs	r8, r7, r9, r0
   17bd8:	stmdb	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17bdc:	ldrmi	r4, [r7], -r1, asr #12
   17be0:	ldmle	sp!, {r1, r3, r7, r8, sl, lr}^
   17be4:	stcls	7, cr14, [r3], {157}	; 0x9d
   17be8:	ldrmi	r4, [r0], -fp, lsl #12
   17bec:	strtmi	r2, [r2], -r1, lsl #2
   17bf0:	ldm	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17bf4:			; <UNDEFINED> instruction: 0xf0404284
   17bf8:	andcs	r8, r0, r7, lsr #1
   17bfc:	pop	{r0, r1, r2, ip, sp, pc}
   17c00:	adcmi	r8, ip, #240, 30	; 0x3c0
   17c04:	andeq	lr, sl, r5, lsr #23
   17c08:			; <UNDEFINED> instruction: 0xd1a54438
   17c0c:	ldclmi	7, cr14, [r5, #-816]!	; 0xfffffcd0
   17c10:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17c14:			; <UNDEFINED> instruction: 0xdc0a2b00
   17c18:			; <UNDEFINED> instruction: 0xf7e9204a
   17c1c:			; <UNDEFINED> instruction: 0x4d72e928
   17c20:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17c24:			; <UNDEFINED> instruction: 0xdc202b00
   17c28:			; <UNDEFINED> instruction: 0xf7e92049
   17c2c:	stmdami	pc!, {r5, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   17c30:	stcls	3, cr2, [r5], {74}	; 0x4a
   17c34:	stmdapl	r4!, {r1, r2, r3, r5, r6, r9, fp, lr}
   17c38:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   17c3c:	ldmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17c40:	blcs	31cf4 <g_benchSeparately@@Base+0x2cc0>
   17c44:	stmdami	fp!, {r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
   17c48:	stmdavs	r3!, {r0, r1, r5, r9, sp}
   17c4c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   17c50:	stmia	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17c54:	blcs	31d08 <g_benchSeparately@@Base+0x2cd4>
   17c58:	stmdami	r7!, {r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
   17c5c:	stmdavs	r3!, {r0, r8, sp}
   17c60:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
   17c64:	ldm	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c68:	stmdami	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   17c6c:	stcls	3, cr2, [r5], {73}	; 0x49
   17c70:	bmi	18a007c <g_benchSeparately@@Base+0x1871048>
   17c74:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   17c78:			; <UNDEFINED> instruction: 0xf7e96820
   17c7c:	stmdavs	fp!, {r1, r4, r5, r8, fp, sp, lr, pc}
   17c80:	vldrle	d18, [r1]
   17c84:	eorcs	r4, r8, #6160384	; 0x5e0000
   17c88:	tstcs	r1, r3, lsr #16
   17c8c:			; <UNDEFINED> instruction: 0xf7e94478
   17c90:	stmdavs	fp!, {r1, r3, r5, r7, fp, sp, lr, pc}
   17c94:	vstrle	d18, [r7]
   17c98:	andcs	r4, r2, #5898240	; 0x5a0000
   17c9c:	tstcs	r1, r3, lsr #16
   17ca0:			; <UNDEFINED> instruction: 0xf7e94478
   17ca4:	ldr	lr, [pc, r0, lsr #17]!
   17ca8:	pkhtbmi	r4, r9, r7, asr #26
   17cac:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17cb0:			; <UNDEFINED> instruction: 0xdc022b00
   17cb4:			; <UNDEFINED> instruction: 0xf7e92048
   17cb8:	stmdami	ip, {r1, r3, r4, r6, r7, fp, sp, lr, pc}^
   17cbc:	stcls	3, cr2, [r5], {72}	; 0x48
   17cc0:	bmi	14a00cc <g_benchSeparately@@Base+0x1471098>
   17cc4:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   17cc8:			; <UNDEFINED> instruction: 0xf7e96820
   17ccc:	stmdavs	fp!, {r1, r3, r8, fp, sp, lr, pc}
   17cd0:			; <UNDEFINED> instruction: 0xddef2b00
   17cd4:	ldrdcc	pc, [r0], -r9
   17cd8:	ldrmi	r6, [r8], -r6, lsr #16
   17cdc:			; <UNDEFINED> instruction: 0xf7e99302
   17ce0:	bmi	1311fb8 <g_benchSeparately@@Base+0x12e2f84>
   17ce4:	tstcs	r1, r2, lsl #22
   17ce8:	andls	r4, r0, sl, ror r4
   17cec:			; <UNDEFINED> instruction: 0xf7e94630
   17cf0:	stmdavs	fp!, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   17cf4:	vldrle	d18, [sp]
   17cf8:	andcs	r4, r2, #4587520	; 0x460000
   17cfc:	tstcs	r1, r3, lsr #16
   17d00:			; <UNDEFINED> instruction: 0xf7e94478
   17d04:			; <UNDEFINED> instruction: 0xe7d5e870
   17d08:	movtcs	r4, #30776	; 0x7838
   17d0c:	bmi	10bed28 <g_benchSeparately@@Base+0x108fcf4>
   17d10:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   17d14:			; <UNDEFINED> instruction: 0xf7e96820
   17d18:	stmdavs	fp!, {r2, r5, r6, r7, fp, sp, lr, pc}
   17d1c:			; <UNDEFINED> instruction: 0xf77f2b00
   17d20:	ldmdami	lr!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   17d24:	stmdavs	r3!, {r0, r2, r5, r9, sp}
   17d28:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   17d2c:	ldmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17d30:	blcs	31de4 <g_benchSeparately@@Base+0x2db0>
   17d34:	svcge	0x004ff77f
   17d38:	tstcs	r1, r9, lsr r8
   17d3c:	andcs	r6, r2, #2293760	; 0x230000
   17d40:			; <UNDEFINED> instruction: 0xf7e94478
   17d44:	smlsld	lr, r6, r0, r8
   17d48:	ldrbtmi	r4, [sp], #-3382	; 0xfffff2ca
   17d4c:	blcs	31e00 <g_benchSeparately@@Base+0x2dcc>
   17d50:	subcs	sp, r6, r2, lsl #24
   17d54:	stm	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17d58:	movtcs	r4, #26660	; 0x6824
   17d5c:	tstcs	r1, r5, lsl #24
   17d60:	stmdapl	r4!, {r0, r4, r5, r9, fp, lr}
   17d64:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   17d68:	ldm	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17d6c:	blcs	31e20 <g_benchSeparately@@Base+0x2dec>
   17d70:	stmdami	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   17d74:	stmdavs	r3!, {r3, r5, r9, sp}
   17d78:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   17d7c:	ldmda	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17d80:	blcs	31e34 <g_benchSeparately@@Base+0x2e00>
   17d84:	stmdami	sl!, {r0, r2, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   17d88:	stmdavs	r3!, {r1, r9, sp}
   17d8c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   17d90:	stmda	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17d94:	ldmdami	r5, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   17d98:	stcls	3, cr2, [r5], {75}	; 0x4b
   17d9c:	stmdapl	r4!, {r0, r2, r5, r9, fp, lr}
   17da0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   17da4:	ldm	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17da8:	blcs	31e5c <g_benchSeparately@@Base+0x2e28>
   17dac:	mcrge	7, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   17db0:	eorcs	r4, pc, #2162688	; 0x210000
   17db4:	tstcs	r1, r3, lsr #16
   17db8:			; <UNDEFINED> instruction: 0xf7e94478
   17dbc:	stmdavs	fp!, {r2, r4, fp, sp, lr, pc}
   17dc0:			; <UNDEFINED> instruction: 0xf77f2b00
   17dc4:	ldmdami	sp, {r1, r5, r6, r7, r9, sl, fp, sp, pc}
   17dc8:	stmdavs	r3!, {r0, r8, sp}
   17dcc:	ldrbtmi	r2, [r8], #-514	; 0xfffffdfe
   17dd0:	stmda	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17dd4:	svclt	0x0000e6d9
   17dd8:	andeq	r7, r1, r4, asr r4
   17ddc:			; <UNDEFINED> instruction: 0x000174b8
   17de0:	andeq	r7, r1, ip, ror #8
   17de4:	andeq	r7, r1, r8, lsr #8
   17de8:	andeq	r7, r1, r8, lsl r4
   17dec:	andeq	r0, r0, r4, lsl #2
   17df0:	andeq	r4, r0, r8, asr #6
   17df4:	andeq	r5, r0, sl, ror pc
   17df8:	andeq	r5, r0, lr, asr #27
   17dfc:	andeq	r4, r0, sl, lsl #6
   17e00:			; <UNDEFINED> instruction: 0x00005ebc
   17e04:	muleq	r0, r0, sp
   17e08:	andeq	r7, r1, ip, lsl #7
   17e0c:			; <UNDEFINED> instruction: 0x000042ba
   17e10:			; <UNDEFINED> instruction: 0x00005eb4
   17e14:	andeq	r5, r0, r0, lsr sp
   17e18:	andeq	r4, r0, lr, ror #4
   17e1c:	andeq	r5, r0, sl, asr #28
   17e20:	strdeq	r5, [r0], -r0
   17e24:	andeq	r7, r1, lr, ror #5
   17e28:	andeq	r4, r0, ip, lsl r2
   17e2c:	andeq	r5, r0, lr, asr #27
   17e30:	andeq	r5, r0, r2, lsr #25
   17e34:	andeq	r4, r0, r0, ror #3
   17e38:	andeq	r5, r0, r4, lsr lr
   17e3c:	andeq	r5, r0, r2, ror #24
   17e40:	mcrne	5, 2, fp, cr10, cr0, {7}
   17e44:	addlt	r4, r5, r8, lsr ip
   17e48:	strcs	r4, [r1, #-2360]	; 0xfffff6c8
   17e4c:	strls	r4, [r0, #-1148]	; 0xfffffb84
   17e50:	strmi	r2, [r6], -r0, lsl #6
   17e54:	svcmi	0x00365861
   17e58:	tstls	r3, r9, lsl #16
   17e5c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   17e60:	stmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17e64:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   17e68:	ldrtmi	r4, [r3], -r4, lsl #12
   17e6c:	strtmi	sl, [sl], -r2, lsl #16
   17e70:			; <UNDEFINED> instruction: 0xf88d4629
   17e74:			; <UNDEFINED> instruction: 0xf7e84008
   17e78:	stmdacs	r1, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   17e7c:	bmi	b8c2d0 <g_benchSeparately@@Base+0xb5d29c>
   17e80:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   17e84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17e88:	subsmi	r9, sl, r3, lsl #22
   17e8c:	andlt	sp, r5, r9, lsl #2
   17e90:	mcrmi	13, 1, fp, cr9, cr0, {7}
   17e94:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   17e98:			; <UNDEFINED> instruction: 0xdc272b00
   17e9c:			; <UNDEFINED> instruction: 0xf7e82045
   17ea0:			; <UNDEFINED> instruction: 0xf7e8efe6
   17ea4:	cdpmi	15, 2, cr14, cr5, cr14, {4}
   17ea8:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   17eac:			; <UNDEFINED> instruction: 0xddf52b00
   17eb0:	movtcs	r4, #22563	; 0x5823
   17eb4:	strtmi	r4, [r9], -r3, lsr #20
   17eb8:	ldrbtmi	r5, [sl], #-2108	; 0xfffff7c4
   17ebc:			; <UNDEFINED> instruction: 0xf7e96820
   17ec0:	ldmdavs	r3!, {r4, fp, sp, lr, pc}
   17ec4:			; <UNDEFINED> instruction: 0xdde92b00
   17ec8:	eorcs	r4, r5, #2031616	; 0x1f0000
   17ecc:	strtmi	r6, [r9], -r3, lsr #16
   17ed0:			; <UNDEFINED> instruction: 0xf7e84478
   17ed4:	ldmdavs	r3!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
   17ed8:	vldrle	d18, [pc]	; 17ee0 <__assert_fail@plt+0x16f1c>
   17edc:			; <UNDEFINED> instruction: 0x4629481b
   17ee0:	andcs	r6, r2, #2293760	; 0x230000
   17ee4:			; <UNDEFINED> instruction: 0xf7e84478
   17ee8:			; <UNDEFINED> instruction: 0xe7d7ef7e
   17eec:	movtcs	r4, #22548	; 0x5814
   17ef0:			; <UNDEFINED> instruction: 0x46294a17
   17ef4:	ldrbtmi	r5, [sl], #-2108	; 0xfffff7c4
   17ef8:			; <UNDEFINED> instruction: 0xf7e86820
   17efc:	ldmdavs	r3!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17f00:	vstrle	d18, [fp]
   17f04:	andscs	r4, pc, #1245184	; 0x130000
   17f08:	strtmi	r6, [r9], -r3, lsr #16
   17f0c:			; <UNDEFINED> instruction: 0xf7e84478
   17f10:	ldmdavs	r3!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   17f14:	vstrle	d18, [r1]
   17f18:	strtmi	r4, [r9], -pc, lsl #16
   17f1c:	andcs	r6, r2, #2293760	; 0x230000
   17f20:			; <UNDEFINED> instruction: 0xf7e84478
   17f24:	ldr	lr, [r9, r0, ror #30]!
   17f28:	muleq	r1, r0, r0
   17f2c:	andeq	r0, r0, r0, lsl #2
   17f30:	andeq	r7, r1, r8, ror r0
   17f34:	andeq	r7, r1, sl, asr r0
   17f38:	andeq	r7, r1, r4, lsr #3
   17f3c:	muleq	r1, r0, r1
   17f40:	andeq	r0, r0, r4, lsl #2
   17f44:	andeq	r4, r0, r6, asr #1
   17f48:	andeq	r5, r0, ip, ror #26
   17f4c:	andeq	r5, r0, ip, asr #22
   17f50:	andeq	r4, r0, sl, lsl #1
   17f54:	andeq	r5, r0, r0, lsl sp
   17f58:	andeq	r5, r0, r0, lsl fp
   17f5c:	svcmi	0x00f0e92d
   17f60:	cfstr32cc	mvfx15, [r0, #692]	; 0x2b4
   17f64:	addlt	r4, r7, r2, asr lr
   17f68:			; <UNDEFINED> instruction: 0xf50d4d52
   17f6c:	ldrbtmi	r3, [lr], #-1152	; 0xfffffb80
   17f70:			; <UNDEFINED> instruction: 0x46903414
   17f74:	ldmdbpl	r5!, {r1, r7, r9, sl, lr}^
   17f78:	pkhbtmi	r4, r9, r8, lsl #12
   17f7c:	tstcs	r1, r3, lsl r6
   17f80:	stmdavs	sp!, {r2, r9, sp}
   17f84:			; <UNDEFINED> instruction: 0xf04f6025
   17f88:			; <UNDEFINED> instruction: 0xf7e80500
   17f8c:	blmi	12d3c44 <g_benchSeparately@@Base+0x12a4c10>
   17f90:	movwls	r4, #13435	; 0x347b
   17f94:	svclt	0x00012804
   17f98:	strcs	sl, [r4], -r5, lsl #26
   17f9c:	strcs	r2, [r0], #-1792	; 0xfffff900
   17fa0:	vst4.8	{d29,d31,d33,d35}, [pc :256]!
   17fa4:	andcs	r3, r1, #128, 6
   17fa8:			; <UNDEFINED> instruction: 0x46284619
   17fac:	andls	pc, r0, sp, asr #17
   17fb0:	svc	0x00a8f7e8
   17fb4:	strtmi	r9, [sl], -r0, lsl #8
   17fb8:	strmi	r4, [r3], r1, asr #12
   17fbc:			; <UNDEFINED> instruction: 0xf8da4603
   17fc0:			; <UNDEFINED> instruction: 0xf7ff0020
   17fc4:	bl	5d7530 <g_benchSeparately@@Base+0x5a84fc>
   17fc8:			; <UNDEFINED> instruction: 0xf147060b
   17fcc:	strmi	r0, [r4], -r0, lsl #14
   17fd0:	svceq	0x0000f1bb
   17fd4:	strbmi	sp, [r8], -r5, ror #3
   17fd8:	cdp	7, 12, cr15, cr12, cr8, {7}
   17fdc:	stmiblt	ip, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   17fe0:			; <UNDEFINED> instruction: 0xf50d4936
   17fe4:	bmi	ce4dec <g_benchSeparately@@Base+0xcb5db8>
   17fe8:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
   17fec:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   17ff0:	subsmi	r6, r1, sl, lsl r8
   17ff4:			; <UNDEFINED> instruction: 0x4630d11b
   17ff8:			; <UNDEFINED> instruction: 0xf50d4639
   17ffc:	andlt	r3, r7, r0, lsl #27
   18000:	svchi	0x00f0e8bd
   18004:	strbmi	r4, [r0], -r1, lsr #12
   18008:			; <UNDEFINED> instruction: 0xff1af7ff
   1800c:	stcmi	7, cr14, [ip, #-928]!	; 0xfffffc60
   18010:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   18014:			; <UNDEFINED> instruction: 0xdc0c2b00
   18018:			; <UNDEFINED> instruction: 0xf7e82033
   1801c:	stcmi	15, cr14, [r9, #-160]!	; 0xffffff60
   18020:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   18024:			; <UNDEFINED> instruction: 0xdc232b00
   18028:			; <UNDEFINED> instruction: 0xf7e82032
   1802c:			; <UNDEFINED> instruction: 0xf7e8ef20
   18030:	stmdami	r5!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
   18034:	stcls	3, cr2, [r3], {51}	; 0x33
   18038:	bmi	920444 <g_benchSeparately@@Base+0x8f1410>
   1803c:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   18040:			; <UNDEFINED> instruction: 0xf7e86820
   18044:	stmdavs	fp!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   18048:			; <UNDEFINED> instruction: 0xdde52b00
   1804c:	andcs	r4, sl, #32, 16	; 0x200000
   18050:	tstcs	r1, r3, lsr #16
   18054:			; <UNDEFINED> instruction: 0xf7e84478
   18058:	stmdavs	fp!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
   1805c:	vldrle	d18, [fp]
   18060:	andcs	r4, r2, #28, 16	; 0x1c0000
   18064:	tstcs	r1, r3, lsr #16
   18068:			; <UNDEFINED> instruction: 0xf7e84478
   1806c:			; <UNDEFINED> instruction: 0xe7d3eebc
   18070:	teqcs	r2, #1376256	; 0x150000
   18074:	tstcs	r1, r3, lsl #24
   18078:	stmdapl	r4!, {r0, r1, r2, r4, r9, fp, lr}
   1807c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   18080:	svc	0x002ef7e8
   18084:	blcs	32138 <g_benchSeparately@@Base+0x3104>
   18088:	ldmdami	r4, {r1, r2, r3, r6, r7, r8, sl, fp, ip, lr, pc}
   1808c:	stmdavs	r3!, {r3, r4, r9, sp}
   18090:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18094:	cdp	7, 10, cr15, cr6, cr8, {7}
   18098:	blcs	3214c <g_benchSeparately@@Base+0x3118>
   1809c:	ldmdami	r0, {r2, r6, r7, r8, sl, fp, ip, lr, pc}
   180a0:	stmdavs	r3!, {r1, r9, sp}
   180a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   180a8:	cdp	7, 9, cr15, cr12, cr8, {7}
   180ac:	svclt	0x0000e7bc
   180b0:	andeq	r6, r1, lr, ror #30
   180b4:	andeq	r0, r0, r0, lsl #2
   180b8:	andeq	r6, r1, ip, asr #30
   180bc:	strdeq	r6, [r1], -r2
   180c0:	andeq	r7, r1, r8, lsr #32
   180c4:	andeq	r7, r1, r8, lsl r0
   180c8:	andeq	r0, r0, r4, lsl #2
   180cc:	andeq	r3, r0, r2, asr #30
   180d0:	andeq	r5, r0, ip, lsr #24
   180d4:	andeq	r5, r0, r8, asr #19
   180d8:	andeq	r3, r0, r4, lsl #30
   180dc:	ldrdeq	r5, [r0], -r2
   180e0:	andeq	r5, r0, sl, lsl #19
   180e4:	ldrblt	fp, [r0, #473]!	; 0x1d9
   180e8:	addlt	r4, r3, r6, lsl #12
   180ec:	strcs	r4, [r1, -ip, lsl #12]
   180f0:	blne	19500fc <g_benchSeparately@@Base+0x19210c8>
   180f4:			; <UNDEFINED> instruction: 0xf1b4d010
   180f8:	strtmi	r4, [r5], -r0, lsl #31
   180fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18100:	svclt	0x00284630
   18104:	strmi	pc, [r0, #79]	; 0x4f
   18108:	strtmi	r9, [sl], -r0, lsl #14
   1810c:	cdp	7, 15, cr15, cr4, cr8, {7}
   18110:	rscle	r2, lr, r0, lsl #16
   18114:	ldcllt	0, cr11, [r0, #12]!
   18118:	andlt	r2, r3, r0
   1811c:	strdcs	fp, [r0], -r0
   18120:	svclt	0x00004770
   18124:	svcmi	0x00f0e92d
   18128:	stc	6, cr4, [sp, #-16]!
   1812c:	ldrmi	r8, [r8], r6, lsl #22
   18130:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   18134:			; <UNDEFINED> instruction: 0xf8d4460e
   18138:	adcslt	r9, fp, r0, lsl r0
   1813c:	andls	r9, sp, ip, asr #26
   18140:	ldrdge	pc, [ip, -sp]!
   18144:	cfmadd32	mvax1, mvfx4, mvfx10, mvfx8
   18148:			; <UNDEFINED> instruction: 0x46155a90
   1814c:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   18150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18154:	teqls	r9, #1769472	; 0x1b0000
   18158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1815c:	vmls.f64	d9, d9, d10
   18160:	blls	13669a8 <g_benchSeparately@@Base+0x1337974>
   18164:	movwls	r4, #63007	; 0xf61f
   18168:			; <UNDEFINED> instruction: 0xf830f7ff
   1816c:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   18170:	movwls	r4, #46203	; 0xb47b
   18174:			; <UNDEFINED> instruction: 0xf0002800
   18178:			; <UNDEFINED> instruction: 0xf104812a
   1817c:	strmi	r0, [r3], r0, lsr #2
   18180:	stcne	6, cr4, [r0, #-232]!	; 0xffffff18
   18184:			; <UNDEFINED> instruction: 0xf874f7ff
   18188:	beq	fe4539b4 <g_benchSeparately@@Base+0xfe424980>
   1818c:			; <UNDEFINED> instruction: 0xf0002800
   18190:	eorcs	r8, ip, #-1342177278	; 0xb0000002
   18194:	stmdage	sp!, {r8, sp}
   18198:			; <UNDEFINED> instruction: 0xf7e82401
   1819c:	stmdbls	sp, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
   181a0:	stmibvs	sl, {r1, r2, r3, r6, r8, r9, sl, fp, ip, pc}^
   181a4:	ldrls	r6, [r2, -fp, asr #17]!
   181a8:	stmdbvs	r8, {r0, r2, r3, r8, r9, sl, fp, ip, pc}^
   181ac:	stmibvs	r9, {r0, r1, r3, r5, r9, ip, pc}
   181b0:			; <UNDEFINED> instruction: 0x932a6afa
   181b4:	eorsls	r6, r1, fp, ror sl
   181b8:	stmib	sp, {r2, r3, r5, r8, ip, pc}^
   181bc:	blcs	28a90 <_IO_stdin_used@@Base+0xcea4>
   181c0:	msrhi	SPSR_fc, r0, asr #32
   181c4:			; <UNDEFINED> instruction: 0x464a465b
   181c8:	ldrtmi	r2, [r0], -r1, lsl #2
   181cc:	cdp	7, 1, cr15, cr12, cr8, {7}
   181d0:	ldrbmi	r4, [r8], -r4, lsl #12
   181d4:	stcl	7, cr15, [lr, #928]	; 0x3a0
   181d8:	stmdacs	r0, {r1, r2, r3, ip, pc}
   181dc:	addshi	pc, r2, #64	; 0x40
   181e0:	strtmi	r4, [r2], -r1, lsr #11
   181e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   181e8:	movwcs	lr, #27085	; 0x69cd
   181ec:	adchi	pc, r3, r0, lsl #4
   181f0:	vnmls.f16	s20, s18, s21
   181f4:	tstls	r0, r0, lsl sl
   181f8:			; <UNDEFINED> instruction: 0x46424653
   181fc:			; <UNDEFINED> instruction: 0xf7f34629
   18200:			; <UNDEFINED> instruction: 0x4607f8b3
   18204:			; <UNDEFINED> instruction: 0xffe0f7f2
   18208:			; <UNDEFINED> instruction: 0xf0402800
   1820c:	mrc	2, 0, r8, cr9, cr14, {4}
   18210:			; <UNDEFINED> instruction: 0x463a3a90
   18214:	strtmi	r2, [r8], -r1, lsl #2
   18218:	stcl	7, cr15, [r4, #928]!	; 0x3a0
   1821c:			; <UNDEFINED> instruction: 0xf0404287
   18220:	ldrtmi	r8, [sl], -r6, lsr #5
   18224:	stmib	sp, {r8, r9, sp}^
   18228:	stccs	3, cr2, [r0], {8}
   1822c:	sbcshi	pc, r2, r0
   18230:			; <UNDEFINED> instruction: 0xf6484afe
   18234:	svcmi	0x00fe330a
   18238:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   1823c:			; <UNDEFINED> instruction: 0x4620447a
   18240:	movwls	r4, #50303	; 0xc47f
   18244:	bcs	453a74 <g_benchSeparately@@Base+0x424a40>
   18248:	mrc	0, 0, lr, cr9, cr9, {0}
   1824c:			; <UNDEFINED> instruction: 0x46223a90
   18250:	strtmi	r2, [r8], -r1, lsl #2
   18254:	stcl	7, cr15, [r6, #928]	; 0x3a0
   18258:			; <UNDEFINED> instruction: 0xf0404284
   1825c:	ldrbmi	r8, [fp], -fp, asr #3
   18260:	tstcs	r1, sl, asr #12
   18264:			; <UNDEFINED> instruction: 0xf7e84630
   18268:	ldmib	sp, {r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   1826c:	ldmdane	fp, {r1, r2, sl, ip, sp}
   18270:	streq	pc, [r0], #-324	; 0xfffffebc
   18274:	strcc	lr, [r6], #-2509	; 0xfffff633
   18278:			; <UNDEFINED> instruction: 0xf0002800
   1827c:	andcs	r8, r0, #175	; 0xaf
   18280:	andls	r9, r1, #0
   18284:	mrc	6, 0, r4, cr9, cr3, {1}
   18288:			; <UNDEFINED> instruction: 0x46420a10
   1828c:			; <UNDEFINED> instruction: 0xf7f34629
   18290:	strmi	pc, [r4], -r5, lsl #17
   18294:			; <UNDEFINED> instruction: 0xff98f7f2
   18298:			; <UNDEFINED> instruction: 0xf0402800
   1829c:	ldmib	sp, {r0, r1, r4, r5, r7, r8, pc}^
   182a0:			; <UNDEFINED> instruction: 0xf8d72308
   182a4:	ldmdbne	r2, {sp, pc}
   182a8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   182ac:	svceq	0x0001f1ba
   182b0:	movwcs	lr, #35277	; 0x89cd
   182b4:			; <UNDEFINED> instruction: 0xf7e8ddc9
   182b8:	ldmdavs	fp!, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   182bc:	blls	31edc4 <g_benchSeparately@@Base+0x2efd90>
   182c0:	svceq	0x0003f1ba
   182c4:	addsmi	fp, r8, #216, 30	; 0x360
   182c8:			; <UNDEFINED> instruction: 0xf7e8ddbf
   182cc:	blmi	ff6939fc <g_benchSeparately@@Base+0xff6649c8>
   182d0:	rsbsvs	r4, sl, r2, lsl #12
   182d4:	ldmib	sp, {r1, r2, r9, fp, ip, pc}^
   182d8:	b	13d8700 <g_benchSeparately@@Base+0x13a96cc>
   182dc:	bls	1eeb2c <g_benchSeparately@@Base+0x1bfaf8>
   182e0:	bcc	d2c10 <g_benchSeparately@@Base+0xa3bdc>
   182e4:	ldmpl	r3, {r0, r1, r3, r9, fp, ip, pc}^
   182e8:			; <UNDEFINED> instruction: 0xf003930a
   182ec:			; <UNDEFINED> instruction: 0x4602fb77
   182f0:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
   182f4:	stfe	f0, [r3], {6}
   182f8:			; <UNDEFINED> instruction: 0xf0032b18
   182fc:	blls	2d70c0 <g_benchSeparately@@Base+0x2a808c>
   18300:	blvs	ff193984 <g_benchSeparately@@Base+0xff164950>
   18304:	ldrdgt	pc, [r0], -r3
   18308:	mrc	6, 0, r4, cr10, cr3, {2}
   1830c:	vmov	s0, s1, r2, r1
   18310:	tstcs	r1, r7, lsl fp
   18314:	cdp	6, 8, cr4, cr8, cr0, {3}
   18318:	vmul.f64	d7, d7, d7
   1831c:	vstr	d7, [sp, #24]
   18320:			; <UNDEFINED> instruction: 0xf7e87b00
   18324:	ldmdavs	fp!, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   18328:	vstrle	d2, [lr, #12]
   1832c:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
   18330:	stc	7, cr15, [r6, #-928]	; 0xfffffc60
   18334:	strls	lr, [r0], #-1929	; 0xfffff877
   18338:	stcge	6, cr4, [sl], #-204	; 0xffffff34
   1833c:	beq	453ba8 <g_benchSeparately@@Base+0x424b74>
   18340:	strbmi	r9, [r2], -r2, lsl #8
   18344:			; <UNDEFINED> instruction: 0xf8cd4629
   18348:			; <UNDEFINED> instruction: 0xf7f3a004
   1834c:	strmi	pc, [r4], -r5, ror #19
   18350:			; <UNDEFINED> instruction: 0xff3af7f2
   18354:			; <UNDEFINED> instruction: 0xf0402800
   18358:	asnmidz	f0, f7
   1835c:			; <UNDEFINED> instruction: 0xf04f46a0
   18360:	ldrbtmi	r0, [lr], #-2304	; 0xfffff700
   18364:	svccs	0x00016837
   18368:	adcshi	pc, r1, r0, lsl #6
   1836c:	bcc	fe453bd8 <g_benchSeparately@@Base+0xfe424ba4>
   18370:	strtmi	r4, [r2], -r8, lsr #12
   18374:			; <UNDEFINED> instruction: 0xf7e82101
   18378:	addmi	lr, r4, #3456	; 0xd80
   1837c:	mvnhi	pc, r0, asr #32
   18380:	ldrbmi	r4, [r8], -lr, lsr #25
   18384:	ldc	7, cr15, [r2, #928]!	; 0x3a0
   18388:	ldrbtmi	r9, [ip], #-2063	; 0xfffff7f1
   1838c:	streq	pc, [r8, #-260]!	; 0xfffffefc
   18390:			; <UNDEFINED> instruction: 0xf7e84629
   18394:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
   18398:	rscshi	pc, r3, r0, asr #32
   1839c:	fstmiaxmi	r8!, {d9-d14}	;@ Deprecated
   183a0:	ldrbtmi	r6, [ip], #-2907	; 0xfffff4a5
   183a4:	blcs	32440 <g_benchSeparately@@Base+0x340c>
   183a8:	sbcshi	pc, lr, r0, asr #32
   183ac:	ldcle	13, cr2, [r9], #-4
   183b0:	blmi	fe6eae48 <g_benchSeparately@@Base+0xfe6bbe14>
   183b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   183b8:	blls	e72428 <g_benchSeparately@@Base+0xe433f4>
   183bc:			; <UNDEFINED> instruction: 0xf040405a
   183c0:	stmdals	lr, {r0, r1, r2, r4, r7, r8, pc}
   183c4:	ldc	0, cr11, [sp], #236	; 0xec
   183c8:	pop	{r1, r2, r8, r9, fp, pc}
   183cc:	movwcs	r8, #8176	; 0x1ff0
   183d0:	strb	r9, [sp, lr, lsl #6]!
   183d4:	strcs	r2, [r0], #-768	; 0xfffffd00
   183d8:	strcc	lr, [r6], #-2509	; 0xfffff633
   183dc:			; <UNDEFINED> instruction: 0xf7e84658
   183e0:	strmi	lr, [r3], -sl, asr #25
   183e4:			; <UNDEFINED> instruction: 0xf0402800
   183e8:	mnf<illegal precision>	f0, f5
   183ec:			; <UNDEFINED> instruction: 0x46420a10
   183f0:			; <UNDEFINED> instruction: 0xf7f34629
   183f4:			; <UNDEFINED> instruction: 0x4604f955
   183f8:	mcr2	7, 7, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   183fc:			; <UNDEFINED> instruction: 0xf0402800
   18400:	mrc	1, 0, r8, cr9, cr12, {4}
   18404:			; <UNDEFINED> instruction: 0x46283a90
   18408:	tstcs	r1, r2, lsr #12
   1840c:	stcl	7, cr15, [sl], #928	; 0x3a0
   18410:			; <UNDEFINED> instruction: 0xf0404284
   18414:	ldmib	sp, {r7, r8, pc}^
   18418:	bl	63a840 <g_benchSeparately@@Base+0x60b80c>
   1841c:			; <UNDEFINED> instruction: 0xf1490804
   18420:	str	r0, [sp, r0, lsl #18]!
   18424:	smlabbcs	r1, r3, r8, r4
   18428:	blmi	fe1ff45c <g_benchSeparately@@Base+0xfe1d0428>
   1842c:	stmdapl	r4!, {r0, r1, r2, r7, r9, fp, lr}
   18430:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   18434:			; <UNDEFINED> instruction: 0xf7e86820
   18438:	blmi	fe193990 <g_benchSeparately@@Base+0xfe16495c>
   1843c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18440:			; <UNDEFINED> instruction: 0xddb52b01
   18444:	strbmi	r4, [r9], -r0, asr #12
   18448:	blx	ff25445c <g_benchSeparately@@Base+0xff225428>
   1844c:			; <UNDEFINED> instruction: 0x6706e9dd
   18450:	stcmi	8, cr6, [r0], {37}	; 0x25
   18454:	teqmi	fp, #53477376	; 0x3300000
   18458:	svclt	0x000c447c
   1845c:	movwcs	r2, #769	; 0x301
   18460:	bleq	65356c <g_benchSeparately@@Base+0x624538>
   18464:			; <UNDEFINED> instruction: 0xf14718f0
   18468:			; <UNDEFINED> instruction: 0xf0030100
   1846c:			; <UNDEFINED> instruction: 0x4622fab7
   18470:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   18474:	strvs	lr, [r0, -sp, asr #19]
   18478:	bleq	5d3584 <g_benchSeparately@@Base+0x5a4550>
   1847c:	tstcs	r1, r8, lsr #12
   18480:	blvc	1d3ea8 <g_benchSeparately@@Base+0x1a4e74>
   18484:	blvs	1953b08 <g_benchSeparately@@Base+0x1924ad4>
   18488:	blvc	1d3d2c <g_benchSeparately@@Base+0x1a4cf8>
   1848c:	blvc	153ac8 <g_benchSeparately@@Base+0x124a94>
   18490:	stc	7, cr15, [r6, #-928]!	; 0xfffffc60
   18494:	cdp	7, 1, cr14, cr10, cr12, {4}
   18498:			; <UNDEFINED> instruction: 0xf7fe0a90
   1849c:	strmi	pc, [r2], -sp, asr #27
   184a0:	stmib	sp, {r0, r1, r3, r9, sl, lr}^
   184a4:	tstmi	r3, #-1207959552	; 0xb8000000
   184a8:	mcrge	4, 4, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   184ac:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   184b0:	blcs	b2524 <g_benchSeparately@@Base+0x834f0>
   184b4:	mcrge	7, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   184b8:	blmi	17a9d44 <g_benchSeparately@@Base+0x177ad10>
   184bc:	eorcs	r9, pc, #2816	; 0xb00
   184c0:	stmiapl	r3!, {r1, r2, r5, r6, fp, lr}^
   184c4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   184c8:	stc	7, cr15, [ip], {232}	; 0xe8
   184cc:			; <UNDEFINED> instruction: 0xf7e8e67a
   184d0:	ldmdavs	r2!, {r3, r6, r7, sl, fp, sp, lr, pc}^
   184d4:	movwcc	pc, #42568	; 0xa648	; <UNPREDICTABLE>
   184d8:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   184dc:	svccs	0x00031a80
   184e0:	addsmi	fp, r8, #216, 30	; 0x360
   184e4:	svcge	0x0042f77f
   184e8:	ldc	7, cr15, [sl], #928	; 0x3a0
   184ec:	ldrdgt	pc, [r4, #-143]	; 0xffffff71
   184f0:	ldmib	sp, {r0, r1, r2, r9, sl, lr}^
   184f4:	rsbsvs	r0, r7, r6, lsl #2
   184f8:			; <UNDEFINED> instruction: 0x46034f59
   184fc:	ldmib	sp, {r0, r1, r3, r8, r9, lr}^
   18500:	ldrbtmi	r2, [pc], #-774	; 18508 <__assert_fail@plt+0x17544>
   18504:	andcs	fp, r1, ip, lsl #30
   18508:	ldmdane	r2, {sp}
   1850c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   18510:	bls	1a9d58 <g_benchSeparately@@Base+0x17ad24>
   18514:	b	13e9d80 <g_benchSeparately@@Base+0x13bad4c>
   18518:	bls	2eed68 <g_benchSeparately@@Base+0x2bfd34>
   1851c:	andcc	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   18520:			; <UNDEFINED> instruction: 0xf0039308
   18524:			; <UNDEFINED> instruction: 0xee07fa5b
   18528:	bls	1eaf70 <g_benchSeparately@@Base+0x1bbf3c>
   1852c:	vmov.f64	d9, #136	; 0xc0400000 -3.0
   18530:	b	12b32d4 <g_benchSeparately@@Base+0x12842a0>
   18534:	ldrtmi	r3, [sl], -r2, lsl #20
   18538:	bleq	593644 <g_benchSeparately@@Base+0x564610>
   1853c:	tstcs	r1, r8, lsl r8
   18540:	mcr	6, 4, r4, cr6, cr3, {2}
   18544:	vldr	d7, [pc, #20]	; 18560 <__assert_fail@plt+0x1759c>
   18548:	vmov.16	d7[2], r6
   1854c:	vstr	d7, [sp, #24]
   18550:			; <UNDEFINED> instruction: 0xf7e87b00
   18554:	ldmdavs	r3!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   18558:			; <UNDEFINED> instruction: 0xf77f2b03
   1855c:	blls	244180 <g_benchSeparately@@Base+0x21514c>
   18560:			; <UNDEFINED> instruction: 0xf7e86818
   18564:	str	lr, [r1, -lr, ror #23]
   18568:	beq	fe453dd8 <g_benchSeparately@@Base+0xfe424da4>
   1856c:	stcl	7, cr15, [r8], #928	; 0x3a0
   18570:			; <UNDEFINED> instruction: 0xf43f2800
   18574:	stccs	15, cr10, [r0, #-108]	; 0xffffff94
   18578:	mrshi	pc, LR_svc	; <UNPREDICTABLE>
   1857c:			; <UNDEFINED> instruction: 0xf7e82028
   18580:	mrc	12, 0, lr, cr9, cr6, {3}
   18584:			; <UNDEFINED> instruction: 0xf7e80a90
   18588:	mrc	12, 0, lr, cr10, cr2, {5}
   1858c:			; <UNDEFINED> instruction: 0xf1040a90
   18590:			; <UNDEFINED> instruction: 0xf7e8010c
   18594:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   18598:	svcge	0x0000f43f
   1859c:	stcls	6, cr4, [pc, #-164]	; 18500 <__assert_fail@plt+0x1753c>
   185a0:			; <UNDEFINED> instruction: 0xf7e84628
   185a4:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   185a8:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
   185ac:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
   185b0:			; <UNDEFINED> instruction: 0xf7e84628
   185b4:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   185b8:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   185bc:	mrc	12, 0, sl, cr10, cr0, {0}
   185c0:	mulcs	r3, r0, sl
   185c4:			; <UNDEFINED> instruction: 0xf7e84622
   185c8:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
   185cc:	mcrge	4, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   185d0:			; <UNDEFINED> instruction: 0xf4039b14
   185d4:			; <UNDEFINED> instruction: 0xf5b34370
   185d8:			; <UNDEFINED> instruction: 0xf47f4f00
   185dc:	stmdals	pc, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   185e0:			; <UNDEFINED> instruction: 0xf7fe4621
   185e4:			; <UNDEFINED> instruction: 0xe6d9fd5b
   185e8:	movwcs	r4, #5720	; 0x1658
   185ec:			; <UNDEFINED> instruction: 0xf7e8930e
   185f0:			; <UNDEFINED> instruction: 0xe6ddec7e
   185f4:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
   185f8:	blcs	326ac <g_benchSeparately@@Base+0x3678>
   185fc:	eorcs	sp, r4, r6, lsr ip
   18600:	ldc	7, cr15, [r4], #-928	; 0xfffffc60
   18604:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
   18608:	blcs	326dc <g_benchSeparately@@Base+0x36a8>
   1860c:	eorcs	sp, r3, sp, asr #24
   18610:	stc	7, cr15, [ip], #-928	; 0xfffffc60
   18614:	andhi	pc, r0, pc, lsr #7
   18618:	andeq	r0, r0, r0
   1861c:	subsmi	r0, r9, r0
   18620:	andeq	r0, r0, r0, lsl #2
   18624:	andeq	r6, r1, ip, lsl #27
   18628:	andeq	r6, r1, ip, ror #26
   1862c:	andeq	r5, r0, ip, lsr #21
   18630:	strdeq	r6, [r1], -r8
   18634:	andeq	r0, r0, r4, lsl #2
   18638:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   1863c:	andeq	r6, r0, r6, ror r0
   18640:	muleq	r1, r6, ip
   18644:	andeq	r6, r1, r8, lsr #22
   18648:	andeq	r3, r0, r0, asr lr
   1864c:	andeq	r3, r0, r2, lsl #23
   18650:	strdeq	r6, [r1], -ip
   18654:	andeq	r5, r0, ip, lsl #19
   18658:	andeq	r6, r1, sl, lsl #23
   1865c:	andeq	r5, r0, r8, asr #15
   18660:	andeq	r5, r0, r6, ror #15
   18664:	andeq	r6, r1, r2, asr #20
   18668:	andeq	r6, r1, r2, lsr sl
   1866c:			; <UNDEFINED> instruction: 0x232448e3
   18670:	tstcs	r1, fp, lsl #24
   18674:	stmdapl	r4!, {r1, r5, r6, r7, r9, fp, lr}
   18678:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   1867c:	ldc	7, cr15, [r0], #-928	; 0xfffffc60
   18680:	blcs	32734 <g_benchSeparately@@Base+0x3700>
   18684:	ldmmi	pc, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   18688:	stmdavs	r3!, {r0, r1, r3, r5, r9, sp}
   1868c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18690:	bl	fea56638 <g_benchSeparately@@Base+0xfea27604>
   18694:	blcs	32748 <g_benchSeparately@@Base+0x3714>
   18698:	ldmmi	fp, {r0, r4, r5, r7, r8, sl, fp, ip, lr, pc}^
   1869c:	stmdavs	r3!, {r1, r9, sp}
   186a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   186a4:	bl	fe7d664c <g_benchSeparately@@Base+0xfe7a7618>
   186a8:	ldmmi	r4, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   186ac:	stcls	3, cr2, [fp, #-140]	; 0xffffff74
   186b0:	bmi	ff5a0abc <g_benchSeparately@@Base+0xff571a88>
   186b4:	ldrbtmi	r5, [sl], #-2093	; 0xfffff7d3
   186b8:			; <UNDEFINED> instruction: 0xf7e86828
   186bc:	ldmdavs	r3!, {r1, r4, sl, fp, sp, lr, pc}
   186c0:			; <UNDEFINED> instruction: 0xdda42b00
   186c4:	stmdavs	pc!, {r5, r9, sl, lr}	; <UNPREDICTABLE>
   186c8:	stc2	7, cr15, [r4, #968]	; 0x3c8
   186cc:	ldrdcs	r4, [r1, -r0]
   186d0:			; <UNDEFINED> instruction: 0x4603447a
   186d4:			; <UNDEFINED> instruction: 0xf7e84638
   186d8:	ldmdavs	r3!, {r2, sl, fp, sp, lr, pc}
   186dc:	vldrle	d2, [r6]
   186e0:	andcs	r4, r2, #204, 16	; 0xcc0000
   186e4:	tstcs	r1, fp, lsr #16
   186e8:			; <UNDEFINED> instruction: 0xf7e84478
   186ec:			; <UNDEFINED> instruction: 0xe78eeb7c
   186f0:	bl	19d6698 <g_benchSeparately@@Base+0x19a7664>
   186f4:	ldrbtmi	r4, [sp], #-3528	; 0xfffff238
   186f8:	blcs	327ac <g_benchSeparately@@Base+0x3778>
   186fc:	eorcs	sp, r5, r9, ror #24
   18700:	bl	fed566a8 <g_benchSeparately@@Base+0xfed27674>
   18704:	ldrbtmi	r4, [sp], #-3525	; 0xfffff23b
   18708:	blcs	327bc <g_benchSeparately@@Base+0x3788>
   1870c:	rschi	pc, r8, r0, lsl #6
   18710:			; <UNDEFINED> instruction: 0xf7e8201e
   18714:	vstrmi	d30, [r2, #688]	; 0x2b0
   18718:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1871c:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   18720:	mlacs	r7, sp, r0, r8
   18724:	bl	fe8d66cc <g_benchSeparately@@Base+0xfe8a7698>
   18728:	ldrbtmi	r4, [lr], #-3774	; 0xfffff142
   1872c:	blcs	32800 <g_benchSeparately@@Base+0x37cc>
   18730:	tsthi	sp, r0, lsl #6	; <UNPREDICTABLE>
   18734:			; <UNDEFINED> instruction: 0xf7e8201f
   18738:	vmovmi.32	lr, d27[1]
   1873c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   18740:			; <UNDEFINED> instruction: 0xdc672b00
   18744:			; <UNDEFINED> instruction: 0xf7e82026
   18748:			; <UNDEFINED> instruction: 0x4db8eb92
   1874c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   18750:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   18754:	eorcs	r8, r1, r7, ror #1
   18758:	bl	fe256700 <g_benchSeparately@@Base+0xfe2276cc>
   1875c:	ldrbtmi	r4, [sp], #-3508	; 0xfffff24c
   18760:	blcs	32814 <g_benchSeparately@@Base+0x37e0>
   18764:	addshi	pc, fp, r0, lsl #6
   18768:			; <UNDEFINED> instruction: 0xf7e82020
   1876c:			; <UNDEFINED> instruction: 0x4db1eb80
   18770:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   18774:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   18778:	eorcs	r8, r2, pc, lsl r1
   1877c:	bl	1dd6724 <g_benchSeparately@@Base+0x1da76f0>
   18780:			; <UNDEFINED> instruction: 0x2328489e
   18784:	tstcs	r1, fp, lsl #26
   18788:	stmdapl	sp!, {r0, r1, r3, r5, r7, r9, fp, lr}
   1878c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   18790:	bl	fe9d6738 <g_benchSeparately@@Base+0xfe9a7704>
   18794:	blcs	32828 <g_benchSeparately@@Base+0x37f4>
   18798:	mrcge	7, 7, APSR_nzcv, cr0, cr15, {3}
   1879c:	bl	1fd6744 <g_benchSeparately@@Base+0x1fa7710>
   187a0:	stmdavs	r0, {r1, r2, r3, r5, fp, sp, lr}
   187a4:	bl	145674c <g_benchSeparately@@Base+0x1427718>
   187a8:	vnmls.f32	s8, s21, s9
   187ac:			; <UNDEFINED> instruction: 0x21013a90
   187b0:	andls	r4, r0, sl, ror r4
   187b4:			; <UNDEFINED> instruction: 0xf7e84630
   187b8:	stmdavs	r3!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
   187bc:			; <UNDEFINED> instruction: 0xf77f2b00
   187c0:	ldmmi	pc, {r0, r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   187c4:	stmdavs	fp!, {r1, r9, sp}
   187c8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   187cc:	bl	2d6774 <g_benchSeparately@@Base+0x2a7740>
   187d0:	stmmi	sl, {r2, r4, r6, r7, r9, sl, sp, lr, pc}
   187d4:	stcls	3, cr2, [fp], {37}	; 0x25
   187d8:	bmi	fe6a0be4 <g_benchSeparately@@Base+0xfe671bb0>
   187dc:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   187e0:			; <UNDEFINED> instruction: 0xf7e86820
   187e4:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   187e8:	vstrle	d2, [r8]
   187ec:			; <UNDEFINED> instruction: 0x21014a96
   187f0:	bcc	fe454060 <g_benchSeparately@@Base+0xfe42502c>
   187f4:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   187f8:	bl	1cd67a0 <g_benchSeparately@@Base+0x1ca776c>
   187fc:	blcs	328b0 <g_benchSeparately@@Base+0x387c>
   18800:	svcge	0x007df77f
   18804:	andcs	r4, r2, #9502720	; 0x910000
   18808:	tstcs	r1, r3, lsr #16
   1880c:			; <UNDEFINED> instruction: 0xf7e84478
   18810:	ldrb	lr, [r4, -sl, ror #21]!
   18814:			; <UNDEFINED> instruction: 0x23264879
   18818:	tstcs	r1, fp, lsl #26
   1881c:	stmdapl	sp!, {r2, r3, r7, r9, fp, lr}
   18820:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   18824:	bl	17567cc <g_benchSeparately@@Base+0x1727798>
   18828:	blcs	328fc <g_benchSeparately@@Base+0x38c8>
   1882c:	strtmi	sp, [r0], -sl, lsl #27
   18830:			; <UNDEFINED> instruction: 0xf7f2682f
   18834:	bmi	fe217b78 <g_benchSeparately@@Base+0xfe1e8b44>
   18838:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1883c:	ldrtmi	r4, [r8], -r3, lsl #12
   18840:	bl	13d67e8 <g_benchSeparately@@Base+0x13a77b4>
   18844:	blcs	32918 <g_benchSeparately@@Base+0x38e4>
   18848:	svcge	0x007cf77f
   1884c:	andcs	r4, r2, #8519680	; 0x820000
   18850:	tstcs	r1, fp, lsr #16
   18854:			; <UNDEFINED> instruction: 0xf7e84478
   18858:	ldrb	lr, [r3, -r6, asr #21]!
   1885c:			; <UNDEFINED> instruction: 0x23274867
   18860:	tstcs	r1, fp, lsl #24
   18864:	stmdapl	r4!, {r0, r2, r3, r4, r5, r6, r9, fp, lr}
   18868:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   1886c:	bl	e56814 <g_benchSeparately@@Base+0xe277e0>
   18870:	blcs	32924 <g_benchSeparately@@Base+0x38f0>
   18874:	svcge	0x0055f77f
   18878:	eorcs	r4, r8, #7929856	; 0x790000
   1887c:	tstcs	r1, r3, lsr #16
   18880:			; <UNDEFINED> instruction: 0xf7e84478
   18884:	stmdavs	fp!, {r4, r5, r7, r9, fp, sp, lr, pc}
   18888:			; <UNDEFINED> instruction: 0xf77f2b00
   1888c:	ldmdami	r5!, {r1, r3, r6, r8, r9, sl, fp, sp, pc}^
   18890:	stmdavs	r3!, {r1, r9, sp}
   18894:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18898:	b	fe956840 <g_benchSeparately@@Base+0xfe92780c>
   1889c:	ldmdami	r7, {r0, r6, r8, r9, sl, sp, lr, pc}^
   188a0:	stcls	3, cr2, [fp], {32}
   188a4:	bmi	1c20cb0 <g_benchSeparately@@Base+0x1bf1c7c>
   188a8:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   188ac:			; <UNDEFINED> instruction: 0xf7e86820
   188b0:	stmdavs	fp!, {r3, r4, r8, r9, fp, sp, lr, pc}
   188b4:			; <UNDEFINED> instruction: 0xf77f2b00
   188b8:	stmdami	ip!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   188bc:	stmdavs	r3!, {r0, r1, r3, r5, r9, sp}
   188c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   188c4:	b	fe3d686c <g_benchSeparately@@Base+0xfe3a7838>
   188c8:	blcs	3297c <g_benchSeparately@@Base+0x3948>
   188cc:	svcge	0x004cf77f
   188d0:	andcs	r4, r2, #6750208	; 0x670000
   188d4:	tstcs	r1, r3, lsr #16
   188d8:			; <UNDEFINED> instruction: 0xf7e84478
   188dc:	strb	lr, [r3, -r4, lsl #21]
   188e0:	tstcs	lr, #4587520	; 0x460000
   188e4:	tstcs	r1, fp, lsl #24
   188e8:	stmdapl	r4!, {r1, r5, r6, r9, fp, lr}
   188ec:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   188f0:	b	ffdd6898 <g_benchSeparately@@Base+0xffda7864>
   188f4:	blcs	329a8 <g_benchSeparately@@Base+0x3974>
   188f8:	svcge	0x000af77f
   188fc:	tstcs	r1, lr, asr sl
   18900:	bcc	fe454170 <g_benchSeparately@@Base+0xfe42513c>
   18904:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   18908:	b	ffad68b0 <g_benchSeparately@@Base+0xffaa787c>
   1890c:	blcs	329c0 <g_benchSeparately@@Base+0x398c>
   18910:	mrcge	7, 7, APSR_nzcv, cr14, cr15, {3}
   18914:	andcs	r4, r2, #5832704	; 0x590000
   18918:	tstcs	r1, r3, lsr #16
   1891c:			; <UNDEFINED> instruction: 0xf7e84478
   18920:	ldrbt	lr, [r5], r2, ror #20
   18924:			; <UNDEFINED> instruction: 0x23214835
   18928:	tstcs	r1, fp, lsl #24
   1892c:	stmdapl	r4!, {r2, r4, r6, r9, fp, lr}
   18930:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   18934:	b	ff5568dc <g_benchSeparately@@Base+0xff5278a8>
   18938:	blcs	329ec <g_benchSeparately@@Base+0x39b8>
   1893c:	svcge	0x000bf77f
   18940:	stmdavs	r6!, {r3, r4, r5, r9, sl, lr}
   18944:	mcrr2	7, 15, pc, r6, cr2	; <UNPREDICTABLE>
   18948:	tstcs	r1, lr, asr #20
   1894c:			; <UNDEFINED> instruction: 0x4603447a
   18950:			; <UNDEFINED> instruction: 0xf7e84630
   18954:	stmdavs	fp!, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
   18958:			; <UNDEFINED> instruction: 0xf77f2b00
   1895c:	stmdami	sl, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   18960:	stmdavs	r3!, {r1, r9, sp}
   18964:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18968:	b	f56910 <g_benchSeparately@@Base+0xf278dc>
   1896c:	stmdami	r3!, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   18970:	stcls	3, cr2, [fp, #-124]	; 0xffffff84
   18974:	bmi	1160d80 <g_benchSeparately@@Base+0x1131d4c>
   18978:	ldrbtmi	r5, [sl], #-2093	; 0xfffff7d3
   1897c:			; <UNDEFINED> instruction: 0xf7e86828
   18980:	ldmdavs	r3!, {r4, r5, r7, r9, fp, sp, lr, pc}
   18984:			; <UNDEFINED> instruction: 0xf77f2b00
   18988:			; <UNDEFINED> instruction: 0x4620aed5
   1898c:			; <UNDEFINED> instruction: 0xf7f2682f
   18990:	bmi	1017a1c <g_benchSeparately@@Base+0xfe89e8>
   18994:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   18998:	ldrtmi	r4, [r8], -r3, lsl #12
   1899c:	b	fe856944 <g_benchSeparately@@Base+0xfe827910>
   189a0:	blcs	32a74 <g_benchSeparately@@Base+0x3a40>
   189a4:	mcrge	7, 6, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   189a8:	andcs	r4, r2, #3801088	; 0x3a0000
   189ac:	tstcs	r1, fp, lsr #16
   189b0:			; <UNDEFINED> instruction: 0xf7e84478
   189b4:	ssat	lr, #30, r8, lsl #20
   189b8:			; <UNDEFINED> instruction: 0x23224810
   189bc:	tstcs	r1, fp, lsl #24
   189c0:	stmdapl	r4!, {r0, r2, r4, r5, r9, fp, lr}
   189c4:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   189c8:	b	fe2d6970 <g_benchSeparately@@Base+0xfe2a793c>
   189cc:	blcs	32a80 <g_benchSeparately@@Base+0x3a4c>
   189d0:	mrcge	7, 6, APSR_nzcv, cr3, cr15, {3}
   189d4:	eorcs	r4, r1, #3211264	; 0x310000
   189d8:	tstcs	r1, r3, lsr #16
   189dc:			; <UNDEFINED> instruction: 0xf7e84478
   189e0:	stmdavs	fp!, {r1, r9, fp, sp, lr, pc}
   189e4:			; <UNDEFINED> instruction: 0xf77f2b00
   189e8:	stmdami	sp!, {r3, r6, r7, r9, sl, fp, sp, pc}
   189ec:	stmdavs	r3!, {r1, r9, sp}
   189f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   189f4:	ldmib	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   189f8:	svclt	0x0000e6bf
   189fc:	andeq	r0, r0, r4, lsl #2
   18a00:	andeq	r3, r0, r8, lsl #18
   18a04:	andeq	r5, r0, sl, ror r6
   18a08:	andeq	r5, r0, lr, lsl #7
   18a0c:	andeq	r3, r0, sl, asr #17
   18a10:	andeq	r5, r0, r0, lsl #12
   18a14:	andeq	r5, r0, r8, asr #6
   18a18:	andeq	r6, r1, r2, asr #18
   18a1c:	andeq	r6, r1, r2, lsr r9
   18a20:	andeq	r6, r1, r0, lsr #18
   18a24:	andeq	r6, r1, lr, lsl #18
   18a28:	strdeq	r6, [r1], -ip
   18a2c:	andeq	r6, r1, ip, ror #17
   18a30:	ldrdeq	r6, [r1], -sl
   18a34:	andeq	r6, r1, r8, asr #17
   18a38:	strdeq	r3, [r0], -r4
   18a3c:	andeq	r5, r0, ip, lsl r6
   18a40:	andeq	r5, r0, r6, ror #4
   18a44:	andeq	r3, r0, r2, lsr #15
   18a48:	andeq	r5, r0, r6, asr #9
   18a4c:	andeq	r5, r0, r4, lsr #4
   18a50:	andeq	r3, r0, r0, ror #14
   18a54:	andeq	r5, r0, r2, asr #10
   18a58:	ldrdeq	r5, [r0], -ip
   18a5c:	andeq	r3, r0, r8, lsl r7
   18a60:	andeq	r5, r0, r0, lsr #10
   18a64:	muleq	r0, sl, r1
   18a68:	ldrdeq	r3, [r0], -r6
   18a6c:	andeq	r5, r0, r6, asr #8
   18a70:	andeq	r5, r0, r8, asr r1
   18a74:	muleq	r0, r4, r6
   18a78:			; <UNDEFINED> instruction: 0x000053b6
   18a7c:	andeq	r5, r0, r4, lsl r1
   18a80:	andeq	r3, r0, r0, asr r6
   18a84:	andeq	r5, r0, r8, ror #7
   18a88:	andeq	r5, r0, sl, asr #1
   18a8c:	andeq	r3, r0, r6, lsl #12
   18a90:	andeq	r5, r0, sl, lsr r3
   18a94:	andeq	r5, r0, r0, lsl #1
   18a98:			; <UNDEFINED> instruction: 0x000035bc
   18a9c:	andeq	r5, r0, ip, ror r3
   18aa0:	andeq	r5, r0, lr, lsr r0
   18aa4:			; <UNDEFINED> instruction: 0x460eb5f8
   18aa8:			; <UNDEFINED> instruction: 0x461d4614
   18aac:	ldmdb	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18ab0:			; <UNDEFINED> instruction: 0xf7e84630
   18ab4:			; <UNDEFINED> instruction: 0x4628e954
   18ab8:	stc2	7, cr15, [lr], #-968	; 0xfffffc38
   18abc:			; <UNDEFINED> instruction: 0xf7f24620
   18ac0:	ldcmi	12, cr15, [r8], {65}	; 0x41
   18ac4:			; <UNDEFINED> instruction: 0x4605447c
   18ac8:	blx	1fd6a9a <g_benchSeparately@@Base+0x1fa7a66>
   18acc:			; <UNDEFINED> instruction: 0xbdf8b900
   18ad0:	ldrbtmi	r4, [lr], #-3605	; 0xfffff1eb
   18ad4:	blcs	32ba8 <g_benchSeparately@@Base+0x3b74>
   18ad8:	eorcs	sp, r6, r2, lsl #24
   18adc:	stmib	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18ae0:			; <UNDEFINED> instruction: 0x23264812
   18ae4:	tstcs	r1, r2, lsl sl
   18ae8:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   18aec:			; <UNDEFINED> instruction: 0xf7e86820
   18af0:	ldmdavs	r3!, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   18af4:			; <UNDEFINED> instruction: 0xddf02b00
   18af8:	stmdavs	r7!, {r3, r5, r9, sl, lr}
   18afc:	blx	1ad6ace <g_benchSeparately@@Base+0x1aa7a9a>
   18b00:	tstcs	r1, ip, lsl #20
   18b04:			; <UNDEFINED> instruction: 0x4603447a
   18b08:			; <UNDEFINED> instruction: 0xf7e84638
   18b0c:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   18b10:			; <UNDEFINED> instruction: 0xdde22b00
   18b14:	andcs	r4, r2, #8, 16	; 0x80000
   18b18:	tstcs	r1, r3, lsr #16
   18b1c:			; <UNDEFINED> instruction: 0xf7e84478
   18b20:	ldrb	lr, [sl, r2, ror #18]
   18b24:	andeq	r6, r1, r8, lsl r4
   18b28:	andeq	r6, r1, r6, ror #10
   18b2c:	andeq	r0, r0, r4, lsl #2
   18b30:	muleq	r0, r6, r4
   18b34:	andeq	r5, r0, r4, lsl r3
   18b38:	andeq	r4, r0, r4, lsl pc
   18b3c:	push	{r2, r7, ip, sp, pc}
   18b40:			; <UNDEFINED> instruction: 0xf8df4ff0
   18b44:	vpush	{s14-s61}
   18b48:			; <UNDEFINED> instruction: 0xf8df8b08
   18b4c:	ldrbtmi	r6, [pc], #-2604	; 18b54 <__assert_fail@plt+0x17b90>
   18b50:	ldmibpl	lr!, {r0, r1, r2, r4, r7, ip, sp, pc}
   18b54:	ldmdavs	r6!, {r0, r3, r5, sl, fp, sp, pc}
   18b58:			; <UNDEFINED> instruction: 0xf04f9615
   18b5c:	ldcls	6, cr0, [r1, #-0]
   18b60:	stmdals	sp!, {r0, r2, ip, pc}
   18b64:	andeq	lr, lr, r4, lsl #17
   18b68:	beq	454394 <g_benchSeparately@@Base+0x425360>
   18b6c:			; <UNDEFINED> instruction: 0xf7fe4628
   18b70:			; <UNDEFINED> instruction: 0xf8dffb2d
   18b74:	ldrbtmi	r3, [fp], #-2568	; 0xfffff5f8
   18b78:	stmdacs	r0, {r3, r8, r9, ip, pc}
   18b7c:	adcshi	pc, r4, #0
   18b80:	vmla.f64	d9, d11, d25
   18b84:	bls	aaf3cc <g_benchSeparately@@Base+0xa80398>
   18b88:			; <UNDEFINED> instruction: 0xf8df4683
   18b8c:	movwls	sl, #31220	; 0x79f4
   18b90:	cmpcs	r0, #69206016	; 0x4200000	; <UNPREDICTABLE>
   18b94:	movteq	pc, #54977	; 0xd6c1	; <UNPREDICTABLE>
   18b98:	blls	afd7dc <g_benchSeparately@@Base+0xace7a8>
   18b9c:	andls	r4, sp, #-100663296	; 0xfa000000
   18ba0:	vmla.f32	s18, s16, s25
   18ba4:	vpmin.s8	d19, d24, d0
   18ba8:	vrsra.s64	d16, d0, #64
   18bac:	movwls	r0, #58240	; 0xe380
   18bb0:	andls	r9, r6, #47104	; 0xb800
   18bb4:	bcc	fe4543e0 <g_benchSeparately@@Base+0xfe4253ac>
   18bb8:	tstls	r0, #0, 6
   18bbc:	movwls	r9, #39727	; 0x9b2f
   18bc0:	tstls	r1, #0, 6
   18bc4:	movwls	r9, #43824	; 0xab30
   18bc8:	ldmibmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18bcc:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
   18bd0:	andcc	r2, r1, #134217728	; 0x8000000
   18bd4:	blcs	30e64 <g_benchSeparately@@Base+0x1e30>
   18bd8:	andcs	sp, r0, #112	; 0x70
   18bdc:	stmdbls	pc, {r1, r5, r6, r7, sp, lr}	; <UNPREDICTABLE>
   18be0:	andeq	pc, pc, #35	; 0x23
   18be4:	eorsle	r4, sp, sl, lsl #5
   18be8:	andcs	pc, r4, #536870916	; 0x20000004
   18bec:	subeq	pc, sp, #202375168	; 0xc100000
   18bf0:			; <UNDEFINED> instruction: 0xf0004293
   18bf4:	addmi	r8, fp, #252	; 0xfc
   18bf8:	vqadd.s8	d29, d2, d20
   18bfc:			; <UNDEFINED> instruction: 0xf6c11202
   18c00:	addsmi	r0, r3, #76, 4	; 0xc0000004
   18c04:	addhi	pc, r2, r0
   18c08:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18c0c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   18c10:			; <UNDEFINED> instruction: 0xf0402b01
   18c14:	stflsd	f0, [r5, #-784]	; 0xfffffcf0
   18c18:	stmdacs	r0, {r3, r5, r7, fp, sp, lr}
   18c1c:	msrhi	SPSR_sxc, #64	; 0x40
   18c20:	blcs	32dd4 <g_benchSeparately@@Base+0x3da0>
   18c24:	msrhi	SPSR_xc, #0
   18c28:	blcs	32cdc <g_benchSeparately@@Base+0x3ca8>
   18c2c:	cmphi	pc, #0	; <UNPREDICTABLE>
   18c30:	blge	530eb8 <g_benchSeparately@@Base+0x501e84>
   18c34:	bcs	4544a0 <g_benchSeparately@@Base+0x42546c>
   18c38:			; <UNDEFINED> instruction: 0x46284659
   18c3c:			; <UNDEFINED> instruction: 0xf98ef7ff
   18c40:	strmi	r4, [r9], r0, lsl #13
   18c44:	svccc	0x00fff1b9
   18c48:			; <UNDEFINED> instruction: 0xf1b8bf08
   18c4c:			; <UNDEFINED> instruction: 0xf0003fff
   18c50:	blls	43938c <g_benchSeparately@@Base+0x40a358>
   18c54:	movweq	lr, #35603	; 0x8b13
   18c58:	blls	47d8a0 <g_benchSeparately@@Base+0x44e86c>
   18c5c:	movweq	lr, #39747	; 0x9b43
   18c60:			; <UNDEFINED> instruction: 0xe7b19311
   18c64:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18c68:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18c6c:	mcrrle	11, 0, r2, r0, cr3
   18c70:			; <UNDEFINED> instruction: 0x465ba814
   18c74:	tstcs	r1, r4, lsl #4
   18c78:	stmia	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18c7c:			; <UNDEFINED> instruction: 0xf0402804
   18c80:			; <UNDEFINED> instruction: 0xf89d82eb
   18c84:			; <UNDEFINED> instruction: 0x46583052
   18c88:			; <UNDEFINED> instruction: 0x1051f89d
   18c8c:			; <UNDEFINED> instruction: 0x2050f89d
   18c90:	bl	d9d04 <g_benchSeparately@@Base+0xaacd0>
   18c94:			; <UNDEFINED> instruction: 0xf89d2301
   18c98:	ldrmi	r1, [r3], #-83	; 0xffffffad
   18c9c:	tstvs	r1, r3, lsl #22
   18ca0:	blx	856ca4 <g_benchSeparately@@Base+0x827c70>
   18ca4:	addle	r2, pc, r0, lsl #16
   18ca8:	stmiapl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18cac:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   18cb0:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   18cb4:	ldrdcs	r8, [fp], -r9	; <UNPREDICTABLE>
   18cb8:	ldm	r8, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18cbc:			; <UNDEFINED> instruction: 0x465ba814
   18cc0:	tstcs	r1, r4, lsl #4
   18cc4:	stmia	r0!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18cc8:			; <UNDEFINED> instruction: 0xf0002800
   18ccc:	stmdacs	r4, {r1, r2, r6, r7, r8, pc}
   18cd0:	rscshi	pc, sp, #64	; 0x40
   18cd4:			; <UNDEFINED> instruction: 0x3052f89d
   18cd8:			; <UNDEFINED> instruction: 0x0051f89d
   18cdc:			; <UNDEFINED> instruction: 0x1050f89d
   18ce0:			; <UNDEFINED> instruction: 0x2053f89d
   18ce4:	bl	d9d58 <g_benchSeparately@@Base+0xaad24>
   18ce8:	strmi	r2, [fp], #-768	; 0xfffffd00
   18cec:	movwvs	lr, #11011	; 0x2b03
   18cf0:	stcls	7, cr14, [r8], {117}	; 0x75
   18cf4:			; <UNDEFINED> instruction: 0xf8df2222
   18cf8:			; <UNDEFINED> instruction: 0x2101389c
   18cfc:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18d00:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   18d04:			; <UNDEFINED> instruction: 0xf7e8681b
   18d08:	ldr	lr, [r1, lr, ror #16]!
   18d0c:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18d10:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18d14:	vqrdmulh.s<illegal width 8>	d2, d0, d3
   18d18:	vst4.32	{d24,d26,d28,d30}, [pc :128], r9
   18d1c:			; <UNDEFINED> instruction: 0xf7ea0000
   18d20:			; <UNDEFINED> instruction: 0xf7e8f977
   18d24:	strmi	lr, [r4], -r6, lsl #17
   18d28:	andeq	pc, r0, pc, asr #8
   18d2c:	stm	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18d30:			; <UNDEFINED> instruction: 0xf580fab0
   18d34:	stmdbeq	sp!, {r1, r2, r9, sl, lr}^
   18d38:	svclt	0x00082c00
   18d3c:	cfstr32cs	mvfx2, [r0, #-4]
   18d40:	sbchi	pc, ip, #64	; 0x40
   18d44:	bvc	4545b0 <g_benchSeparately@@Base+0x42557c>
   18d48:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18d4c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18d50:	eorge	pc, ip, sp, asr #17
   18d54:	stmdacs	r4, {r0, r4, r5, sp, lr, pc}
   18d58:	andshi	pc, r6, #64	; 0x40
   18d5c:	stmdavc	r0!, {r1, r5, r7, fp, ip, sp, lr}^
   18d60:	stmdavc	r1!, {r0, r1, r5, r6, r7, fp, ip, sp, lr}
   18d64:	bl	99db4 <g_benchSeparately@@Base+0x6ad80>
   18d68:	strmi	r2, [sl], #-512	; 0xfffffe00
   18d6c:	bvs	11397c <g_benchSeparately@@Base+0xe4948>
   18d70:	ldrmi	r9, [sl, #2830]	; 0xb0e
   18d74:	msrhi	(UNDEF: 105), r0
   18d78:			; <UNDEFINED> instruction: 0x4652465b
   18d7c:	strtmi	r2, [r0], -r1, lsl #2
   18d80:	stmda	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d84:			; <UNDEFINED> instruction: 0xf0404582
   18d88:			; <UNDEFINED> instruction: 0x465281f6
   18d8c:	movweq	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   18d90:			; <UNDEFINED> instruction: 0x46204631
   18d94:	blx	fe1d6d5e <g_benchSeparately@@Base+0xfe1a7d2a>
   18d98:	stfeqd	f7, [r0], {176}	; 0xb0
   18d9c:	mvnhi	pc, r0, asr #5
   18da0:	bl	63edbc <g_benchSeparately@@Base+0x60fd88>
   18da4:	strls	r0, [r0, #-2060]	; 0xfffff7f4
   18da8:	ldrtmi	r4, [r2], -r3, ror #12
   18dac:	bvs	2a698 <_IO_stdin_used@@Base+0xeaac>
   18db0:	stmibvc	ip!, {r0, r3, r6, r8, r9, fp, sp, lr, pc}^
   18db4:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   18db8:	ldrbmi	r4, [fp], -r5, lsl #12
   18dbc:	tstcs	r1, r4, lsl #4
   18dc0:			; <UNDEFINED> instruction: 0xf7e84620
   18dc4:	stmdacs	r0, {r1, r5, fp, sp, lr, pc}
   18dc8:			; <UNDEFINED> instruction: 0xf8ddd1c5
   18dcc:	ldrbmi	sl, [r8], -ip, lsr #32
   18dd0:	svc	0x00d0f7e7
   18dd4:			; <UNDEFINED> instruction: 0xf0402800
   18dd8:	sfmcs	f0, 1, [r0, #-452]	; 0xfffffe3c
   18ddc:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   18de0:			; <UNDEFINED> instruction: 0xf7e74620
   18de4:			; <UNDEFINED> instruction: 0x4630efbc
   18de8:	svc	0x00b8f7e7
   18dec:	stmdbls	r7, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
   18df0:	andcs	r2, r4, r2, lsr #6
   18df4:	lfmge	f2, 4, [r3, #-308]	; 0xfffffecc
   18df8:	subvc	r2, fp, r0, lsl #8
   18dfc:	sbcvc	r2, fp, r8, lsl r3
   18e00:	andvc	r9, r8, sl, lsl #22
   18e04:	strtmi	r7, [sl], -sl, lsl #1
   18e08:	blls	27da18 <g_benchSeparately@@Base+0x24e9e4>
   18e0c:	strls	r9, [r3], #-1291	; 0xfffffaf5
   18e10:	blge	4bda1c <g_benchSeparately@@Base+0x48e9e8>
   18e14:			; <UNDEFINED> instruction: 0x461d9012
   18e18:	beq	fe454684 <g_benchSeparately@@Base+0xfe425650>
   18e1c:	bcc	45464c <g_benchSeparately@@Base+0x425618>
   18e20:	strmi	r9, [fp], -r0, lsl #10
   18e24:	bne	fe45468c <g_benchSeparately@@Base+0xfe425658>
   18e28:			; <UNDEFINED> instruction: 0xf7f39413
   18e2c:	strmi	pc, [r4], -pc, ror #20
   18e30:			; <UNDEFINED> instruction: 0xf9caf7f2
   18e34:			; <UNDEFINED> instruction: 0xf0402800
   18e38:	sfmcs	f0, 1, [r0], {56}	; 0x38
   18e3c:	orrhi	pc, r7, r0
   18e40:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   18e44:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18e48:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18e4c:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
   18e50:	bcc	fe454680 <g_benchSeparately@@Base+0xfe42564c>
   18e54:	movwcc	pc, #42568	; 0xa648	; <UNPREDICTABLE>
   18e58:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   18e5c:	blls	37da94 <g_benchSeparately@@Base+0x34ea60>
   18e60:	stflss	f2, [r6, #-4]
   18e64:	stmdals	r7, {r2, r3, r4, r7, r9, lr}
   18e68:	ldrmi	fp, [ip], -r8, lsr #30
   18e6c:			; <UNDEFINED> instruction: 0x4622465b
   18e70:			; <UNDEFINED> instruction: 0xf7e79512
   18e74:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   18e78:	mcr	0, 0, sp, cr8, cr11, {1}
   18e7c:	strcs	fp, [r0, #-2576]	; 0xfffff5f0
   18e80:	strmi	r4, [fp, #1667]!	; 0x683
   18e84:	blls	4cee9c <g_benchSeparately@@Base+0x49fe68>
   18e88:	addsmi	r9, r3, #24576	; 0x6000
   18e8c:	addhi	pc, r1, r0, asr #32
   18e90:	tstcs	r0, sl, lsl #22
   18e94:			; <UNDEFINED> instruction: 0x9c069a0b
   18e98:	blls	27daa8 <g_benchSeparately@@Base+0x24ea74>
   18e9c:	mrsls	r9, R11_usr
   18ea0:	blls	1fdaac <g_benchSeparately@@Base+0x1cea78>
   18ea4:	bcs	454714 <g_benchSeparately@@Base+0x4256e0>
   18ea8:	bne	fe454710 <g_benchSeparately@@Base+0xfe4256dc>
   18eac:	cfmuld	mvd4, mvd9, mvd11
   18eb0:	ldrls	r0, [r2], #-2704	; 0xfffff570
   18eb4:	streq	lr, [r5], #-2987	; 0xfffff455
   18eb8:			; <UNDEFINED> instruction: 0xf7f39413
   18ebc:	strmi	pc, [r4], -r7, lsr #20
   18ec0:			; <UNDEFINED> instruction: 0xf982f7f2
   18ec4:			; <UNDEFINED> instruction: 0xf0402800
   18ec8:	ldmib	sp, {r0, r4, r8, pc}^
   18ecc:	ldrmi	r3, [r5], #-530	; 0xfffffdee
   18ed0:	bls	185444 <g_benchSeparately@@Base+0x156410>
   18ed4:	bcs	33124 <g_benchSeparately@@Base+0x40f0>
   18ed8:			; <UNDEFINED> instruction: 0xf8dad04f
   18edc:	bl	630ee4 <g_benchSeparately@@Base+0x601eb0>
   18ee0:			; <UNDEFINED> instruction: 0xf1490803
   18ee4:	vmlacs.f16	s0, s2, s0	; <UNPREDICTABLE>
   18ee8:	stccs	12, cr13, [r0], {33}	; 0x21
   18eec:	mnf<illegal precision>m	f5, #1.0
   18ef0:			; <UNDEFINED> instruction: 0x4658ba10
   18ef4:	svc	0x003ef7e7
   18ef8:			; <UNDEFINED> instruction: 0xf0402800
   18efc:	blls	179818 <g_benchSeparately@@Base+0x14a7e4>
   18f00:	mrcne	8, 1, r6, cr11, cr10, {4}
   18f04:	movwcs	fp, #7960	; 0x1f18
   18f08:	svclt	0x00182a00
   18f0c:	blcs	21b14 <_IO_stdin_used@@Base+0x5f28>
   18f10:	rschi	pc, r1, r0, asr #32
   18f14:			; <UNDEFINED> instruction: 0xf43f2c00
   18f18:			; <UNDEFINED> instruction: 0xf8dfae95
   18f1c:	ldrbtmi	r5, [sp], #-1672	; 0xfffff978
   18f20:	blcs	32fd4 <g_benchSeparately@@Base+0x3fa0>
   18f24:	rsbhi	pc, r1, #0, 6
   18f28:			; <UNDEFINED> instruction: 0xf7e72044
   18f2c:			; <UNDEFINED> instruction: 0xf7e7efa0
   18f30:			; <UNDEFINED> instruction: 0xf8daef98
   18f34:	bne	ff024f4c <g_benchSeparately@@Base+0xfeff5f18>
   18f38:	vmlacs.f64	d9, d3, d12
   18f3c:	addsmi	fp, r8, #216, 30	; 0x360
   18f40:			; <UNDEFINED> instruction: 0xf7e7ddd3
   18f44:			; <UNDEFINED> instruction: 0xf8dfef8e
   18f48:	b	13f2880 <g_benchSeparately@@Base+0x13c384c>
   18f4c:	mrc	3, 0, r5, cr10, cr8, {0}
   18f50:	b	10e3998 <g_benchSeparately@@Base+0x10b4964>
   18f54:	tstcs	r1, r9, lsl #6
   18f58:	andeq	pc, r4, sl, asr #17
   18f5c:	stmibpl	r6, {r3, fp, ip, pc}
   18f60:			; <UNDEFINED> instruction: 0xf7e76830
   18f64:			; <UNDEFINED> instruction: 0xf8daefbe
   18f68:	blcs	e4f70 <g_benchSeparately@@Base+0xb5f3c>
   18f6c:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
   18f70:	cdp	7, 14, cr15, cr6, cr7, {7}
   18f74:	orrle	r2, r4, r0, lsl #24
   18f78:	stmdals	r5, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   18f7c:	cdp	7, 1, cr9, cr8, cr0, {0}
   18f80:	vmov	r2, s19
   18f84:	bvs	1f7cc <_IO_stdin_used@@Base+0x3be0>
   18f88:	ldc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
   18f8c:			; <UNDEFINED> instruction: 0x46079b12
   18f90:	cdp	7, 1, cr14, cr8, cr3, {5}
   18f94:			; <UNDEFINED> instruction: 0x2c00ba10
   18f98:	svcge	0x0061f47f
   18f9c:	ldrbmi	lr, [r8], -r9, lsr #15
   18fa0:	svc	0x0002f7e7
   18fa4:	blcs	73038 <g_benchSeparately@@Base+0x44004>
   18fa8:	ldcle	6, cr4, [pc, #-20]	; 18f9c <__assert_fail@plt+0x17fd8>
   18fac:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   18fb0:	cdpls	2, 0, cr2, cr8, cr4, {1}
   18fb4:			; <UNDEFINED> instruction: 0xf8df2101
   18fb8:	ldmpl	r6!, {r4, r5, r6, r7, r8, sl}^
   18fbc:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   18fc0:	svc	0x0010f7e7
   18fc4:	stmdavs	r3!, {r1, r3, r5, r6, sl, fp, ip}
   18fc8:	blcs	8cff8 <g_benchSeparately@@Base+0x5dfc4>
   18fcc:			; <UNDEFINED> instruction: 0xf8dfdd0e
   18fd0:			; <UNDEFINED> instruction: 0x462b25dc
   18fd4:	tstcs	r1, r0, lsr r8
   18fd8:			; <UNDEFINED> instruction: 0xf7e7447a
   18fdc:	stmdavs	r3!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
   18fe0:	vstrle	d2, [r3, #-4]
   18fe4:	andcs	r6, sl, r1, lsr r8
   18fe8:	svc	0x009ef7e7
   18fec:			; <UNDEFINED> instruction: 0xf7e74658
   18ff0:	blls	194df0 <g_benchSeparately@@Base+0x165dbc>
   18ff4:	stmiblt	r3, {r0, r1, r3, r4, r6, r8, r9, fp, sp, lr}^
   18ff8:	ldrcc	pc, [r4, #2271]!	; 0x8df
   18ffc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19000:	mcrrle	11, 0, r2, r6, cr1
   19004:			; <UNDEFINED> instruction: 0xf8df2000
   19008:			; <UNDEFINED> instruction: 0xf8df25ac
   1900c:	ldrbtmi	r3, [sl], #-1388	; 0xfffffa94
   19010:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19014:	subsmi	r9, sl, r5, lsl fp
   19018:			; <UNDEFINED> instruction: 0x81b4f040
   1901c:	ldc	0, cr11, [sp], #92	; 0x5c
   19020:	pop	{r3, r8, r9, fp, pc}
   19024:	strdlt	r4, [r4], -r0
   19028:	mrc	7, 0, r4, cr11, cr0, {3}
   1902c:			; <UNDEFINED> instruction: 0xf7e70a10
   19030:			; <UNDEFINED> instruction: 0xf8dfef88
   19034:	ldrbtmi	r4, [ip], #-1412	; 0xfffffa7c
   19038:	stmdacs	r0, {r0, r1, r5, fp, sp, lr}
   1903c:	blcs	4d3c4 <g_benchSeparately@@Base+0x1e390>
   19040:			; <UNDEFINED> instruction: 0x81aaf300
   19044:			; <UNDEFINED> instruction: 0xf7e7202d
   19048:			; <UNDEFINED> instruction: 0xf8dfef12
   1904c:			; <UNDEFINED> instruction: 0x46573570
   19050:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
   19054:	sbcsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
   19058:	strhtvs	lr, [r0], r9
   1905c:			; <UNDEFINED> instruction: 0xf7e74658
   19060:	blls	194d80 <g_benchSeparately@@Base+0x165d4c>
   19064:	blcs	33dd8 <g_benchSeparately@@Base+0x4da4>
   19068:	ldrb	sp, [lr, r6, asr #1]
   1906c:	andscs	r9, sl, #8, 24	; 0x800
   19070:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   19074:			; <UNDEFINED> instruction: 0xf8df2101
   19078:	stmiapl	r3!, {r3, r6, r8, sl}^
   1907c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   19080:	cdp	7, 11, cr15, cr0, cr7, {7}
   19084:	cfmsub32	mvax2, mvfx14, mvfx9, mvfx9
   19088:			; <UNDEFINED> instruction: 0x46290a10
   1908c:	mrc2	7, 6, pc, cr8, cr14, {7}
   19090:			; <UNDEFINED> instruction: 0xf8dfe6a6
   19094:	tstcs	r1, r0, lsl #10
   19098:			; <UNDEFINED> instruction: 0xf8df9c08
   1909c:			; <UNDEFINED> instruction: 0xf8df3528
   190a0:	stmdapl	r4!, {r3, r5, r8, sl, sp}
   190a4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   190a8:			; <UNDEFINED> instruction: 0xf7e76820
   190ac:			; <UNDEFINED> instruction: 0xf8dfef1a
   190b0:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
   190b4:	blcs	73128 <g_benchSeparately@@Base+0x440f4>
   190b8:	bls	450750 <g_benchSeparately@@Base+0x42171c>
   190bc:	stmdavs	r0!, {r0, r8, sp}
   190c0:	bcc	454934 <g_benchSeparately@@Base+0x425900>
   190c4:	bls	47d8cc <g_benchSeparately@@Base+0x44e898>
   190c8:			; <UNDEFINED> instruction: 0xf8df9201
   190cc:	ldrbtmi	r2, [sl], #-1284	; 0xfffffafc
   190d0:	svc	0x0006f7e7
   190d4:	mrc	7, 0, lr, cr9, cr6, {4}
   190d8:			; <UNDEFINED> instruction: 0x46390a10
   190dc:	mrc2	7, 5, pc, cr0, cr14, {7}
   190e0:			; <UNDEFINED> instruction: 0xf43f2c00
   190e4:	ldr	sl, [r8, -pc, lsr #27]
   190e8:	str	r2, [ip, r1]
   190ec:			; <UNDEFINED> instruction: 0xf8df46a0
   190f0:	ldrbtmi	r4, [ip], #-1252	; 0xfffffb1c
   190f4:	blcs	33188 <g_benchSeparately@@Base+0x4154>
   190f8:	subcs	sp, r2, r2, lsl #24
   190fc:	cdp	7, 11, cr15, cr6, cr7, {7}
   19100:	ldreq	pc, [r0], #2271	; 0x8df
   19104:	stcls	3, cr2, [r8, #-264]	; 0xfffffef8
   19108:			; <UNDEFINED> instruction: 0xf8df2101
   1910c:	stmdapl	sp!, {r2, r3, r6, r7, sl, sp}
   19110:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   19114:	cdp	7, 14, cr15, cr4, cr7, {7}
   19118:	blcs	331ac <g_benchSeparately@@Base+0x4178>
   1911c:	strbmi	sp, [r0], -sp, ror #27
   19120:			; <UNDEFINED> instruction: 0xf7f2682e
   19124:			; <UNDEFINED> instruction: 0xf8dff857
   19128:			; <UNDEFINED> instruction: 0x210124b4
   1912c:			; <UNDEFINED> instruction: 0x4603447a
   19130:			; <UNDEFINED> instruction: 0xf7e74630
   19134:	stmdavs	r3!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   19138:	vldrle	d18, [lr]
   1913c:	strteq	pc, [r0], #2271	; 0x8df
   19140:	stmdavs	fp!, {r1, r9, sp}
   19144:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19148:	cdp	7, 4, cr15, cr12, cr7, {7}
   1914c:			; <UNDEFINED> instruction: 0x4658e7d5
   19150:	cdp	7, 1, cr15, cr0, cr7, {7}
   19154:			; <UNDEFINED> instruction: 0xf0402800
   19158:			; <UNDEFINED> instruction: 0xf04f8117
   1915c:			; <UNDEFINED> instruction: 0xf04f0800
   19160:	ldrb	r0, [r6, #-2304]!	; 0xfffff700
   19164:	ldrbtpl	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19168:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1916c:			; <UNDEFINED> instruction: 0xdc332b00
   19170:			; <UNDEFINED> instruction: 0xf7e72035
   19174:			; <UNDEFINED> instruction: 0xf8dfee7c
   19178:	ldrbtmi	r5, [sp], #-1136	; 0xfffffb90
   1917c:	blcs	33230 <g_benchSeparately@@Base+0x41fc>
   19180:	eorscs	sp, r4, fp, asr #24
   19184:	cdp	7, 7, cr15, cr2, cr7, {7}
   19188:	strbtpl	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1918c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   19190:			; <UNDEFINED> instruction: 0xddf62b00
   19194:	teqcs	r4, #16711680	; 0xff0000
   19198:	tstcs	r1, r8, lsl #24
   1919c:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   191a0:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   191a4:			; <UNDEFINED> instruction: 0xf7e76820
   191a8:	stmdavs	fp!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   191ac:			; <UNDEFINED> instruction: 0xdde82b00
   191b0:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   191b4:	stmdavs	r3!, {r1, r2, r5, r9, sp}
   191b8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   191bc:	cdp	7, 1, cr15, cr2, cr7, {7}
   191c0:	blcs	33274 <g_benchSeparately@@Base+0x4240>
   191c4:			; <UNDEFINED> instruction: 0xf8dfdddd
   191c8:	andcs	r0, r2, #48, 8	; 0x30000000
   191cc:	tstcs	r1, r3, lsr #16
   191d0:			; <UNDEFINED> instruction: 0xf7e74478
   191d4:	ldrb	lr, [r4, r8, lsl #28]
   191d8:	teqcs	r5, #15597568	; 0xee0000
   191dc:	tstcs	r1, r8, lsl #24
   191e0:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   191e4:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   191e8:			; <UNDEFINED> instruction: 0xf7e76820
   191ec:	stmdavs	fp!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   191f0:			; <UNDEFINED> instruction: 0xddbd2b00
   191f4:	streq	pc, [r8], #-2271	; 0xfffff721
   191f8:	stmdavs	r3!, {r2, r3, r5, r9, sp}
   191fc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19200:	ldcl	7, cr15, [r0, #924]!	; 0x39c
   19204:	blcs	332b8 <g_benchSeparately@@Base+0x4284>
   19208:	ldmmi	lr!, {r1, r4, r5, r7, r8, sl, fp, ip, lr, pc}^
   1920c:	stmdavs	r3!, {r1, r9, sp}
   19210:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19214:	stcl	7, cr15, [r6, #924]!	; 0x39c
   19218:	ldmmi	lr, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   1921c:	stcls	3, cr2, [r8], {52}	; 0x34
   19220:	bmi	ffe6162c <g_benchSeparately@@Base+0xffe325f8>
   19224:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   19228:			; <UNDEFINED> instruction: 0xf7e76820
   1922c:	stmdavs	fp!, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   19230:			; <UNDEFINED> instruction: 0xdda62b00
   19234:	eorcs	r4, sp, #16056320	; 0xf50000
   19238:	tstcs	r1, r3, lsr #16
   1923c:			; <UNDEFINED> instruction: 0xf7e74478
   19240:	stmdavs	fp!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   19244:	vldrle	d2, [ip]
   19248:	andcs	r4, r2, #15794176	; 0xf10000
   1924c:	tstcs	r1, r3, lsr #16
   19250:			; <UNDEFINED> instruction: 0xf7e74478
   19254:	ldr	lr, [r4, r8, asr #27]
   19258:	ldrbtmi	r4, [sp], #-3566	; 0xfffff212
   1925c:	blcs	33310 <g_benchSeparately@@Base+0x42dc>
   19260:	eorcs	sp, sl, lr, asr #24
   19264:	cdp	7, 0, cr15, cr2, cr7, {7}
   19268:			; <UNDEFINED> instruction: 0x232b48ca
   1926c:	tstcs	r1, r8, lsl #24
   19270:	stmdapl	r4!, {r0, r3, r5, r6, r7, r9, fp, lr}
   19274:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19278:	cdp	7, 3, cr15, cr2, cr7, {7}
   1927c:	blcs	33330 <g_benchSeparately@@Base+0x42fc>
   19280:	ldcge	7, cr15, [r9, #-508]	; 0xfffffe04
   19284:	eorcs	r4, r9, #15007744	; 0xe50000
   19288:	tstcs	r1, r3, lsr #16
   1928c:			; <UNDEFINED> instruction: 0xf7e74478
   19290:	stmdavs	fp!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   19294:			; <UNDEFINED> instruction: 0xf77f2b00
   19298:	stmiami	r1!, {r1, r2, r3, r8, sl, fp, sp, pc}^
   1929c:	stmdavs	r3!, {r1, r9, sp}
   192a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   192a4:	ldc	7, cr15, [lr, #924]	; 0x39c
   192a8:	cfldr64mi	mvdx14, [lr, #20]
   192ac:	ldrbtmi	r4, [sp], #-1696	; 0xfffff960
   192b0:	blcs	33364 <g_benchSeparately@@Base+0x4330>
   192b4:	eorscs	sp, lr, r3, asr #24
   192b8:	ldcl	7, cr15, [r8, #924]	; 0x39c
   192bc:	ldrbtmi	r4, [sp], #-3546	; 0xfffff226
   192c0:	blcs	33374 <g_benchSeparately@@Base+0x4340>
   192c4:	sbcshi	pc, r1, r0, lsl #6
   192c8:			; <UNDEFINED> instruction: 0xf7e72036
   192cc:	stmdavs	r3!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
   192d0:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   192d4:	eorcs	r8, r8, ip, lsl #2
   192d8:	stcl	7, cr15, [r8, #924]	; 0x39c
   192dc:	ldrbtmi	r4, [sp], #-3539	; 0xfffff22d
   192e0:	blcs	33394 <g_benchSeparately@@Base+0x4360>
   192e4:	rschi	pc, r2, r0, lsl #6
   192e8:			; <UNDEFINED> instruction: 0xf7e72033
   192ec:	ldclmi	13, cr14, [r0, #768]	; 0x300
   192f0:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   192f4:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   192f8:	eorcs	r8, ip, fp, lsl r1
   192fc:	ldc	7, cr15, [r6, #924]!	; 0x39c
   19300:			; <UNDEFINED> instruction: 0x232a48a4
   19304:	tstcs	r1, r8, lsl #24
   19308:	stmdapl	r4!, {r1, r3, r6, r7, r9, fp, lr}
   1930c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19310:	stcl	7, cr15, [r6, #924]!	; 0x39c
   19314:	blcs	333c8 <g_benchSeparately@@Base+0x4394>
   19318:	stmiami	r7, {r0, r1, r5, r7, r8, sl, fp, ip, lr, pc}^
   1931c:	stmdavs	r3!, {r3, r5, r9, sp}
   19320:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19324:	ldcl	7, cr15, [lr, #-924]	; 0xfffffc64
   19328:	blcs	333dc <g_benchSeparately@@Base+0x43a8>
   1932c:	stmiami	r3, {r0, r3, r4, r7, r8, sl, fp, ip, lr, pc}^
   19330:	stmdavs	r3!, {r1, r9, sp}
   19334:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19338:	ldcl	7, cr15, [r4, #-924]	; 0xfffffc64
   1933c:	ldmmi	r5, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
   19340:	stcls	3, cr2, [r8], {62}	; 0x3e
   19344:	bmi	fefa1750 <g_benchSeparately@@Base+0xfef7271c>
   19348:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   1934c:			; <UNDEFINED> instruction: 0xf7e76820
   19350:	stmdavs	fp!, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
   19354:			; <UNDEFINED> instruction: 0xddae2b00
   19358:	stmdavs	r6!, {r6, r9, sl, lr}
   1935c:			; <UNDEFINED> instruction: 0xff3af7f1
   19360:			; <UNDEFINED> instruction: 0x21014ab8
   19364:			; <UNDEFINED> instruction: 0x4603447a
   19368:			; <UNDEFINED> instruction: 0xf7e74630
   1936c:	stmdavs	fp!, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   19370:			; <UNDEFINED> instruction: 0xdda02b00
   19374:	andcs	r4, r2, #180, 16	; 0xb40000
   19378:	tstcs	r1, r3, lsr #16
   1937c:			; <UNDEFINED> instruction: 0xf7e74478
   19380:			; <UNDEFINED> instruction: 0xe798ed32
   19384:	ldc	7, cr15, [ip, #-924]	; 0xfffffc64
   19388:	ldrbtmi	r4, [sp], #-3504	; 0xfffff250
   1938c:	blcs	33440 <g_benchSeparately@@Base+0x440c>
   19390:	subcs	sp, r3, ip, asr #24
   19394:	stcl	7, cr15, [sl, #-924]!	; 0xfffffc64
   19398:			; <UNDEFINED> instruction: 0x232d487e
   1939c:	tstcs	r1, r8, lsl #26
   193a0:	stmdapl	sp!, {r0, r1, r3, r5, r7, r9, fp, lr}
   193a4:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   193a8:	ldc	7, cr15, [sl, #924]	; 0x39c
   193ac:	blcs	33440 <g_benchSeparately@@Base+0x440c>
   193b0:	mcrge	7, 2, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   193b4:	ldcl	7, cr15, [r2, #-924]!	; 0xfffffc64
   193b8:	stmdavs	r0, {r1, r2, r3, r5, fp, sp, lr}
   193bc:	stcl	7, cr15, [r4, #-924]	; 0xfffffc64
   193c0:	vnmls.f32	s8, s23, s9
   193c4:	tstcs	r1, r0, lsl sl
   193c8:	andls	r4, r0, sl, ror r4
   193cc:			; <UNDEFINED> instruction: 0xf7e74630
   193d0:	stmdavs	r3!, {r3, r7, r8, sl, fp, sp, lr, pc}
   193d4:			; <UNDEFINED> instruction: 0xf77f2b00
   193d8:	ldmmi	pc, {r0, r2, r4, r5, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   193dc:	stmdavs	fp!, {r1, r9, sp}
   193e0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   193e4:	ldcl	7, cr15, [lr], #924	; 0x39c
   193e8:	stmdami	sl!, {r2, r3, r5, r9, sl, sp, lr, pc}^
   193ec:	stcls	3, cr2, [r8], {68}	; 0x44
   193f0:	bmi	fe6a17fc <g_benchSeparately@@Base+0xfe6727c8>
   193f4:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   193f8:			; <UNDEFINED> instruction: 0xf7e76820
   193fc:	stmdavs	fp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   19400:			; <UNDEFINED> instruction: 0xf77f2b00
   19404:	ldmmi	r6, {r0, r4, r7, r8, sl, fp, sp, pc}
   19408:	stmdavs	r3!, {r0, r4, r9, sp}
   1940c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19410:	stcl	7, cr15, [r8], #924	; 0x39c
   19414:	blcs	334c8 <g_benchSeparately@@Base+0x4494>
   19418:	stcge	7, cr15, [r6, #508]	; 0x1fc
   1941c:	andcs	r4, r2, #9502720	; 0x910000
   19420:	tstcs	r1, r3, lsr #16
   19424:			; <UNDEFINED> instruction: 0xf7e74478
   19428:	ldrb	lr, [sp, #-3294]!	; 0xfffff322
   1942c:	movtcs	r4, #14425	; 0x3859
   19430:	tstcs	r1, r8, lsl #24
   19434:	stmdapl	r4!, {r2, r3, r7, r9, fp, lr}
   19438:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   1943c:	ldcl	7, cr15, [r0, #-924]	; 0xfffffc64
   19440:	blcs	334f4 <g_benchSeparately@@Base+0x44c0>
   19444:	stmmi	r9, {r0, r2, r5, r7, r8, sl, fp, ip, lr, pc}
   19448:	stmdavs	r3!, {r1, r3, r9, sp}
   1944c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19450:	stcl	7, cr15, [r8], {231}	; 0xe7
   19454:	blcs	33508 <g_benchSeparately@@Base+0x44d4>
   19458:	stmmi	r5, {r0, r1, r3, r4, r7, r8, sl, fp, ip, lr, pc}
   1945c:	stmdavs	r3!, {r1, r9, sp}
   19460:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19464:	ldc	7, cr15, [lr], #924	; 0x39c
   19468:	stmdami	sl, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}^
   1946c:	stcls	3, cr2, [r8], {54}	; 0x36
   19470:	bmi	fe02187c <g_benchSeparately@@Base+0xfdff2848>
   19474:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   19478:			; <UNDEFINED> instruction: 0xf7e76820
   1947c:	stmdavs	fp!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
   19480:			; <UNDEFINED> instruction: 0xf77f2b00
   19484:	ldmdami	ip!, {r0, r5, r8, r9, sl, fp, sp, pc}^
   19488:	stmdavs	r3!, {r0, r1, r4, r9, sp}
   1948c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19490:	stc	7, cr15, [r8], #924	; 0x39c
   19494:	blcs	33548 <g_benchSeparately@@Base+0x4514>
   19498:	svcge	0x0016f77f
   1949c:	andcs	r4, r2, #7798784	; 0x770000
   194a0:	tstcs	r1, r3, lsr #16
   194a4:			; <UNDEFINED> instruction: 0xf7e74478
   194a8:			; <UNDEFINED> instruction: 0xe70dec9e
   194ac:	teqcs	r3, #3735552	; 0x390000
   194b0:	tstcs	r1, r8, lsl #24
   194b4:	stmdapl	r4!, {r1, r4, r5, r6, r9, fp, lr}
   194b8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   194bc:	ldc	7, cr15, [r0, #-924]	; 0xfffffc64
   194c0:	blcs	33574 <g_benchSeparately@@Base+0x4540>
   194c4:	svcge	0x0010f77f
   194c8:	eorcs	r4, r4, #7208960	; 0x6e0000
   194cc:	tstcs	r1, r3, lsr #16
   194d0:			; <UNDEFINED> instruction: 0xf7e74478
   194d4:	stmdavs	fp!, {r3, r7, sl, fp, sp, lr, pc}
   194d8:			; <UNDEFINED> instruction: 0xf77f2b00
   194dc:	stmdami	sl!, {r0, r2, r8, r9, sl, fp, sp, pc}^
   194e0:	stmdavs	r3!, {r1, r9, sp}
   194e4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   194e8:	ldcl	7, cr15, [ip], #-924	; 0xfffffc64
   194ec:	stmdami	r9!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   194f0:	stcls	3, cr2, [r8, #-160]	; 0xffffff60
   194f4:	bmi	1961900 <g_benchSeparately@@Base+0x19328cc>
   194f8:	ldrbtmi	r5, [sl], #-2093	; 0xfffff7d3
   194fc:			; <UNDEFINED> instruction: 0xf7e76828
   19500:	stmdavs	r3!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   19504:			; <UNDEFINED> instruction: 0xf77f2b00
   19508:	stmdami	r1!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}^
   1950c:	stmdavs	fp!, {r0, r2, r3, r5, r9, sp}
   19510:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19514:	stcl	7, cr15, [r6], #-924	; 0xfffffc64
   19518:	blcs	335ac <g_benchSeparately@@Base+0x4578>
   1951c:	mrcge	7, 6, APSR_nzcv, cr11, cr15, {3}
   19520:	andcs	r4, r2, #92, 16	; 0x5c0000
   19524:	tstcs	r1, fp, lsr #16
   19528:			; <UNDEFINED> instruction: 0xf7e74478
   1952c:			; <UNDEFINED> instruction: 0xe6d2ec5c
   19530:			; <UNDEFINED> instruction: 0x232c4818
   19534:	tstcs	r1, r8, lsl #24
   19538:	stmdapl	r4!, {r0, r1, r2, r4, r6, r9, fp, lr}
   1953c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19540:	stcl	7, cr15, [lr], {231}	; 0xe7
   19544:	blcs	335f8 <g_benchSeparately@@Base+0x45c4>
   19548:	mrcge	7, 6, APSR_nzcv, cr7, cr15, {3}
   1954c:	eorcs	r4, ip, #5439488	; 0x530000
   19550:	tstcs	r1, r3, lsr #16
   19554:			; <UNDEFINED> instruction: 0xf7e74478
   19558:	stmdavs	fp!, {r1, r2, r6, sl, fp, sp, lr, pc}
   1955c:			; <UNDEFINED> instruction: 0xf77f2b00
   19560:	stmdami	pc, {r2, r3, r6, r7, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   19564:	stmdavs	r3!, {r1, r9, sp}
   19568:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1956c:	ldc	7, cr15, [sl], #-924	; 0xfffffc64
   19570:	svclt	0x0000e6c3
   19574:	andeq	r6, r1, lr, lsl #7
   19578:	andeq	r0, r0, r0, lsl #2
   1957c:	andeq	r6, r1, r6, ror #6
   19580:	muleq	r1, ip, r4
   19584:	andeq	r6, r1, ip, ror #8
   19588:	andeq	r6, r1, ip, lsr #8
   1958c:	ldrdeq	r6, [r1], -r0
   19590:	andeq	r6, r1, ip, lsl #7
   19594:	andeq	r0, r0, r4, lsl #2
   19598:	muleq	r0, r6, r2
   1959c:	andeq	r6, r1, r8, lsr #6
   195a0:	andeq	r5, r0, sl, asr r0
   195a4:	andeq	r6, r1, sl, lsl r1
   195a8:	andeq	r5, r0, r8, lsl #1
   195ac:	muleq	r0, r4, r0
   195b0:	andeq	r6, r1, ip, lsr r0
   195b4:	andeq	r5, r1, lr, asr #29
   195b8:	andeq	r6, r1, r2
   195bc:	andeq	r5, r1, r4, ror #31
   195c0:	andeq	r4, r0, r4, ror #28
   195c4:	ldrdeq	r3, [r0], -ip
   195c8:	andeq	r2, r0, lr, lsl #30
   195cc:	andeq	r5, r1, r6, lsl #31
   195d0:	andeq	r4, r0, lr, lsr #31
   195d4:	andeq	r5, r1, r6, asr #30
   195d8:	andeq	r2, r0, r0, ror lr
   195dc:	andeq	r4, r0, r0, ror #26
   195e0:	andeq	r4, r0, sl, ror #17
   195e4:	ldrdeq	r5, [r1], -r0
   195e8:			; <UNDEFINED> instruction: 0x00015ebe
   195ec:	andeq	r5, r1, ip, lsr #29
   195f0:	ldrdeq	r2, [r0], -lr
   195f4:	andeq	r4, r0, r2, asr #26
   195f8:	andeq	r4, r0, r0, ror #16
   195fc:	muleq	r0, sl, sp
   19600:	andeq	r4, r0, r6, asr sp
   19604:	andeq	r4, r0, lr, lsl r8
   19608:	andeq	r2, r0, sl, asr sp
   1960c:	andeq	r4, r0, r8, ror #25
   19610:	andeq	r4, r0, r0, ror #15
   19614:	ldrdeq	r5, [r1], -lr
   19618:	andeq	r2, r0, ip, lsl #26
   1961c:	andeq	r4, r0, ip, asr sp
   19620:	andeq	r4, r0, lr, lsl #15
   19624:	andeq	r5, r1, sl, lsl #27
   19628:	andeq	r5, r1, sl, ror sp
   1962c:	andeq	r5, r1, sl, asr sp
   19630:	andeq	r5, r1, r8, asr #26
   19634:	andeq	r2, r0, r4, ror ip
   19638:	muleq	r0, sl, ip
   1963c:	strdeq	r4, [r0], -sl
   19640:	andeq	r2, r0, r6, lsr ip
   19644:	andeq	r4, r0, r4, lsl fp
   19648:			; <UNDEFINED> instruction: 0x000046b4
   1964c:	andeq	r5, r1, lr, lsr #25
   19650:	ldrdeq	r2, [r0], -ip
   19654:	andeq	r4, r0, r4, lsl #20
   19658:	andeq	r4, r0, lr, asr #12
   1965c:	andeq	r2, r0, sl, lsl #23
   19660:			; <UNDEFINED> instruction: 0x00004abe
   19664:	andeq	r4, r0, ip, lsl #12
   19668:	andeq	r2, r0, r8, asr #22
   1966c:	andeq	r4, r0, r2, ror sl
   19670:	andeq	r4, r0, lr, asr #11
   19674:	andeq	r2, r0, sl, lsl #22
   19678:	strdeq	r4, [r0], -r6
   1967c:	andeq	r4, r0, ip, lsl #11
   19680:	andeq	r2, r0, r8, asr #21
   19684:	muleq	r0, r8, r5
   19688:	andeq	r4, r0, sl, asr #10
   1968c:	andeq	r2, r0, r6, lsl #21
   19690:	andeq	r4, r0, r6, lsr r9
   19694:	andeq	r4, r0, r8, lsl #10
   19698:	andeq	r2, r0, r4, asr #20
   1969c:	andeq	r4, r0, r0, asr #21
   196a0:	andeq	r4, r0, r6, asr #9
   196a4:	push	{r2, r7, ip, sp, pc}
   196a8:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
   196ac:	stcge	14, cr4, [sp], #-256	; 0xffffff00
   196b0:	ldrbtmi	r4, [lr], #-3392	; 0xfffff2c0
   196b4:			; <UNDEFINED> instruction: 0xf8dd9f36
   196b8:	ldmdbpl	r5!, {r2, r4, r6, r7, pc}^
   196bc:	andcc	r4, r4, r6, lsl #12
   196c0:	strls	r6, [r1, #-2093]!	; 0xfffff7d3
   196c4:	streq	pc, [r0, #-79]	; 0xffffffb1
   196c8:	andeq	lr, lr, r4, lsl #17
   196cc:	msreq	CPSR_, r6, lsl #2
   196d0:			; <UNDEFINED> instruction: 0xf7fd463a
   196d4:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   196d8:			; <UNDEFINED> instruction: 0xf8dfd066
   196dc:			; <UNDEFINED> instruction: 0x460590dc
   196e0:	ldrbtmi	r4, [r9], #1600	; 0x640
   196e4:	tsteq	ip, r9, lsl #2	; <UNPREDICTABLE>
   196e8:	bl	7d768c <g_benchSeparately@@Base+0x7a8658>
   196ec:			; <UNDEFINED> instruction: 0xf10dbb10
   196f0:			; <UNDEFINED> instruction: 0xf8cd0cc0
   196f4:	ldrls	r8, [r1, #-20]!	; 0xffffffec
   196f8:	ldm	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, lr}
   196fc:			; <UNDEFINED> instruction: 0xf8dc000f
   19700:	strgt	ip, [pc, -r0]
   19704:			; <UNDEFINED> instruction: 0xf8c74630
   19708:	ldm	r4, {lr, pc}
   1970c:			; <UNDEFINED> instruction: 0xf7ff000e
   19710:			; <UNDEFINED> instruction: 0x4628fa15
   19714:	bl	ffad76b8 <g_benchSeparately@@Base+0xffaa8684>
   19718:	bmi	a21720 <g_benchSeparately@@Base+0x9f26ec>
   1971c:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   19720:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19724:	subsmi	r9, sl, r1, lsr #22
   19728:	eorlt	sp, r3, r0, asr #2
   1972c:	svcmi	0x00f0e8bd
   19730:	ldrbmi	fp, [r0, -r4]!
   19734:	bleq	655b70 <g_benchSeparately@@Base+0x626b3c>
   19738:	andcs	r4, r3, r1, asr #12
   1973c:			; <UNDEFINED> instruction: 0xf7e7465a
   19740:	pkhbtmi	lr, r2, r8, lsl #24
   19744:	bicsle	r2, r2, r0, lsl #16
   19748:			; <UNDEFINED> instruction: 0xf4039b0a
   1974c:			; <UNDEFINED> instruction: 0xf5b34370
   19750:	bicle	r4, ip, r0, lsl #30
   19754:	acseqs	f7, #5.0
   19758:	andshi	pc, r4, sp, asr #17
   1975c:			; <UNDEFINED> instruction: 0x46ec9531
   19760:			; <UNDEFINED> instruction: 0x000fe8be
   19764:	ldrd	pc, [r0], -lr
   19768:	andeq	lr, pc, ip, lsr #17
   1976c:			; <UNDEFINED> instruction: 0xf8cc4630
   19770:	ldm	r4, {sp, lr, pc}
   19774:			; <UNDEFINED> instruction: 0xf7ff000e
   19778:	strtmi	pc, [r8], -r1, ror #19
   1977c:	bl	fedd7720 <g_benchSeparately@@Base+0xfeda86ec>
   19780:	msreq	CPSR_f, r9, lsl #2
   19784:			; <UNDEFINED> instruction: 0xf7e74638
   19788:	stmdacs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
   1978c:			; <UNDEFINED> instruction: 0xf109d0c5
   19790:			; <UNDEFINED> instruction: 0x46380130
   19794:	b	ff257738 <g_benchSeparately@@Base+0xff228704>
   19798:	adcsle	r2, lr, r0, lsl #16
   1979c:			; <UNDEFINED> instruction: 0x46384659
   197a0:	ldc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
   197a4:	sbfx	r4, r0, #12, #25
   197a8:	ldr	r2, [r6, r1]!
   197ac:	bl	257750 <g_benchSeparately@@Base+0x22871c>
   197b0:	andeq	r5, r1, sl, lsr #16
   197b4:	andeq	r0, r0, r0, lsl #2
   197b8:	andeq	r4, r0, lr, lsl sp
   197bc:			; <UNDEFINED> instruction: 0x000157be
   197c0:	mvnsmi	lr, sp, lsr #18
   197c4:	ldrmi	r4, [r0], -r6, lsl #12
   197c8:	ldrmi	r4, [ip], -sp, lsl #12
   197cc:			; <UNDEFINED> instruction: 0xf904f7f2
   197d0:	ldrbtmi	r4, [pc], #-3869	; 197d8 <__assert_fail@plt+0x18814>
   197d4:			; <UNDEFINED> instruction: 0xf7f14680
   197d8:	ldmdblt	r0, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   197dc:			; <UNDEFINED> instruction: 0xf7e74630
   197e0:			; <UNDEFINED> instruction: 0x4628eabe
   197e4:	b	feed7788 <g_benchSeparately@@Base+0xfeea8754>
   197e8:	pop	{r5, r9, sl, lr}
   197ec:			; <UNDEFINED> instruction: 0xf7e741f0
   197f0:	vldrmi	s22, [r6, #-716]	; 0xfffffd34
   197f4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   197f8:			; <UNDEFINED> instruction: 0xdc022b00
   197fc:			; <UNDEFINED> instruction: 0xf7e72045
   19800:	ldmdami	r3, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   19804:	bmi	4e2520 <g_benchSeparately@@Base+0x4b34ec>
   19808:	ldmdapl	ip!, {r0, r8, sp}
   1980c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19810:	bl	19d77b4 <g_benchSeparately@@Base+0x19a8780>
   19814:	blcs	338c8 <g_benchSeparately@@Base+0x4894>
   19818:			; <UNDEFINED> instruction: 0x4640ddf0
   1981c:			; <UNDEFINED> instruction: 0xf7f16826
   19820:	bmi	398b8c <g_benchSeparately@@Base+0x369b58>
   19824:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   19828:	ldrtmi	r4, [r0], -r3, lsl #12
   1982c:	bl	16577d0 <g_benchSeparately@@Base+0x162879c>
   19830:	blcs	338e4 <g_benchSeparately@@Base+0x48b0>
   19834:	stmdami	r9, {r1, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   19838:	stmdavs	r3!, {r1, r9, sp}
   1983c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19840:	b	ff4577e4 <g_benchSeparately@@Base+0xff4287b0>
   19844:	svclt	0x0000e7da
   19848:	andeq	r5, r1, sl, lsl #14
   1984c:	andeq	r5, r1, r4, asr #16
   19850:	andeq	r0, r0, r4, lsl #2
   19854:	andeq	r2, r0, r4, ror r7
   19858:	strdeq	r4, [r0], -r2
   1985c:	strdeq	r4, [r0], -r2
   19860:	eorscs	fp, r8, r8, lsr r5
   19864:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
   19868:	b	ff8d780c <g_benchSeparately@@Base+0xff8a87d8>
   1986c:	andcs	fp, r0, #136, 2	; 0x22
   19870:	strcs	r2, [r7], #-257	; 0xfffffeff
   19874:	addvs	r6, r2, r2
   19878:	andcs	lr, r4, #192, 18	; 0x300000
   1987c:	andcs	lr, r9, #192, 18	; 0x300000
   19880:	andcs	lr, fp, #192, 18	; 0x300000
   19884:	subvs	r6, r1, r2, asr #6
   19888:	smlabtne	r6, r0, r9, lr
   1988c:	sbcvs	r6, r4, r1, lsl #4
   19890:	ldcmi	13, cr11, [r4, #-224]	; 0xffffff20
   19894:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   19898:			; <UNDEFINED> instruction: 0xdc022b00
   1989c:			; <UNDEFINED> instruction: 0xf7e72015
   198a0:	ldmdami	r1, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
   198a4:	bmi	462500 <g_benchSeparately@@Base+0x4334cc>
   198a8:	stmdapl	r4!, {r0, r8, sp}
   198ac:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   198b0:	bl	5d7854 <g_benchSeparately@@Base+0x5a8820>
   198b4:	blcs	33968 <g_benchSeparately@@Base+0x4934>
   198b8:	stmdami	sp, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   198bc:	stmdavs	r3!, {r2, r5, r9, sp}
   198c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   198c4:	b	fe3d7868 <g_benchSeparately@@Base+0xfe3a8834>
   198c8:	blcs	3397c <g_benchSeparately@@Base+0x4948>
   198cc:	stmdami	r9, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   198d0:	stmdavs	r3!, {r1, r9, sp}
   198d4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   198d8:	b	fe15787c <g_benchSeparately@@Base+0xfe128848>
   198dc:	svclt	0x0000e7de
   198e0:	andeq	r5, r1, r6, ror r6
   198e4:	andeq	r5, r1, r4, lsr #15
   198e8:	andeq	r0, r0, r4, lsl #2
   198ec:	ldrdeq	r2, [r0], -r4
   198f0:	andeq	r4, r0, r6, lsr #3
   198f4:	andeq	r4, r0, sl, asr r1
   198f8:	blt	bd789c <g_benchSeparately@@Base+0xba8868>
   198fc:	strmi	r1, [r3], -sl, lsl #28
   19900:	svclt	0x00186301
   19904:	addsvs	r2, sl, #268435456	; 0x10000000
   19908:			; <UNDEFINED> instruction: 0x47704610
   1990c:	svclt	0x00183900
   19910:	andvs	r2, r1, r1, lsl #2
   19914:	ldrbmi	r4, [r0, -r8, lsl #12]!
   19918:	svclt	0x00183900
   1991c:	subvs	r2, r1, r1, lsl #2
   19920:	ldrbmi	r4, [r0, -r8, lsl #12]!
   19924:	svclt	0x00183900
   19928:	addvs	r2, r1, r1, lsl #2
   1992c:	ldrbmi	r4, [r0, -r8, lsl #12]!
   19930:	bcs	e1560 <g_benchSeparately@@Base+0xb252c>
   19934:	movwcs	fp, #3976	; 0xf88
   19938:	blmi	14f958 <g_benchSeparately@@Base+0x120924>
   1993c:	ldrbtmi	r6, [fp], #-193	; 0xffffff3f
   19940:	orreq	lr, r2, #3072	; 0xc00
   19944:	ldrdvs	r6, [r3, -fp]
   19948:			; <UNDEFINED> instruction: 0x47704618
   1994c:	andeq	r4, r0, r2, asr #21
   19950:	svceq	0x0080f5b1
   19954:	andeq	pc, r0, #79	; 0x4f
   19958:	svclt	0x0028b410
   1995c:	orreq	pc, r0, pc, asr #8
   19960:	strmi	r2, [r4], -r0, lsr #18
   19964:			; <UNDEFINED> instruction: 0x2120bf38
   19968:	tstvs	r1, fp, asr #28
   1996c:	ldmeq	fp, {r0, r1, r3, r4, r7, fp}
   19970:	andeq	pc, r1, #-2147483648	; 0x80000000
   19974:	bcs	20e168 <g_benchSeparately@@Base+0x1df134>
   19978:	svclt	0x00384608
   1997c:	bcc	e21a0 <g_benchSeparately@@Base+0xb316c>
   19980:			; <UNDEFINED> instruction: 0xf85d60e2
   19984:	ldrbmi	r4, [r0, -r4, lsl #22]!
   19988:	smlatbeq	r1, r1, r1, pc	; <UNPREDICTABLE>
   1998c:			; <UNDEFINED> instruction: 0xf181fab1
   19990:	bicvs	r0, r1, r9, asr #18
   19994:	ldrbmi	r4, [r0, -r8, lsl #12]!
   19998:	svclt	0x00183900
   1999c:	cmpvs	r1, r1, lsl #2
   199a0:	ldrbmi	r4, [r0, -r8, lsl #12]!
   199a4:	svclt	0x00183900
   199a8:	orrvs	r2, r1, r1, lsl #2
   199ac:	ldrbmi	r4, [r0, -r8, lsl #12]!
   199b0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   199b4:			; <UNDEFINED> instruction: 0x47706018
   199b8:	andeq	r5, r1, r6, lsl #13
   199bc:	svclt	0x00183900
   199c0:	andvs	r2, r1, #1073741824	; 0x40000000
   199c4:	ldrbmi	r4, [r0, -r8, lsl #12]!
   199c8:	svclt	0x00183900
   199cc:	subvs	r2, r1, #1073741824	; 0x40000000
   199d0:	ldrbmi	r4, [r0, -r8, lsl #12]!
   199d4:	svclt	0x00183900
   199d8:	sbcvs	r2, r1, #1073741824	; 0x40000000
   199dc:	svclt	0x00004770
   199e0:	svclt	0x00183900
   199e4:	movtvs	r2, #4353	; 0x1101
   199e8:	svclt	0x00004770
   199ec:	svcmi	0x00f0e92d
   199f0:	vpush	{d2}
   199f4:	strmi	r8, [r4], -r6, lsl #22
   199f8:	bne	fe455224 <g_benchSeparately@@Base+0xfe4261f0>
   199fc:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   19a00:	ldrbtmi	fp, [r9], #-147	; 0xffffff6d
   19a04:	tstls	r0, sp, lsl #6
   19a08:	tsthi	r1, r0, asr #6	; <UNPREDICTABLE>
   19a0c:	strtcc	pc, [ip], #2271	; 0x8df
   19a10:	movwls	r5, #59595	; 0xe8cb
   19a14:	andeq	pc, r0, pc, asr #8
   19a18:			; <UNDEFINED> instruction: 0xf7e99206
   19a1c:			; <UNDEFINED> instruction: 0x4680faf9
   19a20:	beq	fe45528c <g_benchSeparately@@Base+0xfe426258>
   19a24:	blx	ff4d7a22 <g_benchSeparately@@Base+0xff4a89ee>
   19a28:	andls	r4, ip, r5, lsl #12
   19a2c:	b	6579d0 <g_benchSeparately@@Base+0x62899c>
   19a30:	andsls	r9, r1, r6, lsl #20
   19a34:			; <UNDEFINED> instruction: 0xf0002d00
   19a38:			; <UNDEFINED> instruction: 0xf10481cc
   19a3c:	stfnes	f0, [r0, #-128]!	; 0xffffff80
   19a40:	ldc2	7, cr15, [r6], {253}	; 0xfd
   19a44:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   19a48:			; <UNDEFINED> instruction: 0x81aff000
   19a4c:	andeq	pc, r0, pc, asr #8
   19a50:	stmib	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a54:			; <UNDEFINED> instruction: 0xf1084607
   19a58:			; <UNDEFINED> instruction: 0xf7e70004
   19a5c:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   19a60:	svccs	0x0000bf18
   19a64:			; <UNDEFINED> instruction: 0xf0004606
   19a68:	vrhadd.s8	d24, d18, d27
   19a6c:	ldrbmi	r1, [fp], -r2, lsl #2
   19a70:	smlalbteq	pc, ip, r1, r6	; <UNPREDICTABLE>
   19a74:	andvs	r2, r1, r4, lsl #4
   19a78:			; <UNDEFINED> instruction: 0xf7e72101
   19a7c:	stmdacs	r4, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
   19a80:	orrhi	pc, sl, r0, asr #32
   19a84:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19a88:			; <UNDEFINED> instruction: 0xf8df2400
   19a8c:			; <UNDEFINED> instruction: 0xf6489438
   19a90:	ldrbtmi	r3, [sl], #-778	; 0xfffffcf6
   19a94:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   19a98:	movwls	r4, #62713	; 0xf4f9
   19a9c:	bcs	4552c8 <g_benchSeparately@@Base+0x426294>
   19aa0:	cdp	3, 0, cr2, cr10, cr4, {0}
   19aa4:	stmib	sp, {r4, r9, fp, ip, sp, lr}^
   19aa8:			; <UNDEFINED> instruction: 0xf8cd3408
   19aac:	movwcs	r8, #40	; 0x28
   19ab0:			; <UNDEFINED> instruction: 0xf8cd2400
   19ab4:	stmib	sp, {r2, r3, r5, ip, pc}^
   19ab8:	ands	r3, r0, r6, lsl #8
   19abc:			; <UNDEFINED> instruction: 0xf3402c00
   19ac0:	blls	2b9f88 <g_benchSeparately@@Base+0x28af54>
   19ac4:	vhsub.u8	d20, d16, d19
   19ac8:	ldrbmi	r8, [fp], -r1, lsr #2
   19acc:	tstcs	r1, sl, lsr #12
   19ad0:	eorsvs	r4, r4, r0, lsr r6
   19ad4:	stmib	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19ad8:			; <UNDEFINED> instruction: 0xf0404285
   19adc:	bls	339f20 <g_benchSeparately@@Base+0x30aeec>
   19ae0:	movweq	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   19ae4:	beq	455354 <g_benchSeparately@@Base+0x426320>
   19ae8:	andls	r4, r0, #26214400	; 0x1900000
   19aec:			; <UNDEFINED> instruction: 0xf7e72201
   19af0:			; <UNDEFINED> instruction: 0xf5b0ea0a
   19af4:	strmi	r0, [r4], -r0, lsl #30
   19af8:	tsthi	lr, r0, lsl #4	; <UNPREDICTABLE>
   19afc:	rsble	r2, r2, r0, lsl #16
   19b00:	strmi	r9, [r2], -sp, lsl #22
   19b04:	stmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   19b08:	mrc	13, 0, r1, cr10, cr1, {1}
   19b0c:	bl	61c354 <g_benchSeparately@@Base+0x5ed320>
   19b10:	movwls	r0, #2052	; 0x804
   19b14:			; <UNDEFINED> instruction: 0xf1499c0e
   19b18:	blls	29bf20 <g_benchSeparately@@Base+0x26ceec>
   19b1c:	stmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   19b20:	svcls	0x000b47a0
   19b24:	movwcs	lr, #35293	; 0x89dd
   19b28:	ldrdge	pc, [r0], -r7
   19b2c:	strmi	r1, [r4], -r5, lsl #26
   19b30:	bl	10e0080 <g_benchSeparately@@Base+0x10b104c>
   19b34:			; <UNDEFINED> instruction: 0xf1ba73e5
   19b38:	ldrmi	r0, [r0], r1, lsl #30
   19b3c:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
   19b40:			; <UNDEFINED> instruction: 0xddbb8908
   19b44:	stmib	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b48:	bne	ff033d3c <g_benchSeparately@@Base+0xff004d08>
   19b4c:			; <UNDEFINED> instruction: 0xf1ba9b0f
   19b50:	svclt	0x00d80f03
   19b54:	lfmle	f4, 4, [r1, #608]!	; 0x260
   19b58:	stmib	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b5c:			; <UNDEFINED> instruction: 0x970b4bda
   19b60:	strmi	r4, [r2], -r9, asr #12
   19b64:	bls	431d54 <g_benchSeparately@@Base+0x402d20>
   19b68:	ldmib	sp, {r6, r9, sl, lr}^
   19b6c:	ldmpl	r3, {r1, r2, r8, fp, pc}^
   19b70:	bpl	6544b4 <g_benchSeparately@@Base+0x625480>
   19b74:	bcc	2944a4 <g_benchSeparately@@Base+0x265470>
   19b78:			; <UNDEFINED> instruction: 0xf001461f
   19b7c:	strmi	pc, [r2], -pc, lsr #30
   19b80:	strbmi	r4, [r0], -fp, lsl #12
   19b84:	mcrr	6, 4, r4, r3, cr9
   19b88:			; <UNDEFINED> instruction: 0xf0012b18
   19b8c:			; <UNDEFINED> instruction: 0xf8d7ff27
   19b90:	ldrbmi	ip, [r3], -r0
   19b94:	blvs	ff0d5218 <g_benchSeparately@@Base+0xff0a61e4>
   19b98:	bcs	455404 <g_benchSeparately@@Base+0x4263d0>
   19b9c:	bleq	614ca8 <g_benchSeparately@@Base+0x5e5c74>
   19ba0:	strbtmi	r2, [r0], -r1, lsl #2
   19ba4:	blvc	2155cc <g_benchSeparately@@Base+0x1e6598>
   19ba8:	blvc	1d544c <g_benchSeparately@@Base+0x1a6418>
   19bac:	blvc	551e8 <g_benchSeparately@@Base+0x261b4>
   19bb0:	ldmib	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19bb4:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
   19bb8:			; <UNDEFINED> instruction: 0xf77f2b03
   19bbc:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   19bc0:	ldm	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19bc4:	stmdals	ip, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   19bc8:	ldm	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19bcc:	mrc	12, 0, r4, cr10, cr15, {5}
   19bd0:	ldrbtmi	r7, [ip], #-2576	; 0xfffff5f0
   19bd4:	ldrdls	pc, [r0], -r4
   19bd8:			; <UNDEFINED> instruction: 0xf0402800
   19bdc:			; <UNDEFINED> instruction: 0xf7e780d7
   19be0:	blls	4940e8 <g_benchSeparately@@Base+0x4650b4>
   19be4:	addmi	r2, r3, #0, 10
   19be8:	ldmib	sp, {r7, r9, sl, lr}^
   19bec:	svclt	0x00080106
   19bf0:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
   19bf4:	movwmi	r4, #46595	; 0xb603
   19bf8:	qadd16mi	fp, ip, r4
   19bfc:	stmdbne	r4, {r0, sl, sp}
   19c00:	streq	lr, [r5, #-2881]	; 0xfffff4bf
   19c04:	svceq	0x0001f1b9
   19c08:			; <UNDEFINED> instruction: 0x4638dc15
   19c0c:	stmia	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19c10:			; <UNDEFINED> instruction: 0xf7e74630
   19c14:	stmdals	ip, {r2, r5, r7, fp, sp, lr, pc}
   19c18:	stmdb	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c1c:			; <UNDEFINED> instruction: 0xf7e74658
   19c20:	andcs	lr, r0, r6, ror #18
   19c24:	ldc	0, cr11, [sp], #76	; 0x4c
   19c28:	pop	{r1, r2, r8, r9, fp, pc}
   19c2c:	blmi	fea3dbf4 <g_benchSeparately@@Base+0xfea0ebc0>
   19c30:	movwls	r4, #58491	; 0xe47b
   19c34:	ldmdals	r0, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   19c38:	bmi	fe8e2044 <g_benchSeparately@@Base+0xfe8b3010>
   19c3c:	addsls	pc, r4, #14614528	; 0xdf0000
   19c40:			; <UNDEFINED> instruction: 0xf8504ba5
   19c44:	ldrbtmi	sl, [r9], #2
   19c48:	ldrbtmi	r4, [fp], #-2724	; 0xfffff55c
   19c4c:	ldrdeq	pc, [r0], -sl
   19c50:			; <UNDEFINED> instruction: 0xf7e7447a
   19c54:			; <UNDEFINED> instruction: 0xf8d9e946
   19c58:	blcs	65c60 <g_benchSeparately@@Base+0x36c2c>
   19c5c:	ldmib	sp, {r0, r2, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
   19c60:			; <UNDEFINED> instruction: 0xf0010108
   19c64:			; <UNDEFINED> instruction: 0x4602febb
   19c68:	strtmi	r4, [r0], -fp, lsl #12
   19c6c:	mcrr	6, 2, r4, r3, cr9
   19c70:			; <UNDEFINED> instruction: 0xf0012b18
   19c74:	ldmib	sp, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   19c78:	ldc	3, cr2, [pc, #32]	; 19ca0 <__assert_fail@plt+0x18cdc>
   19c7c:	stmib	sp, {r0, r3, r7, r8, r9, fp, sp, lr}^
   19c80:			; <UNDEFINED> instruction: 0xf8da2302
   19c84:	bmi	fe5a5c8c <g_benchSeparately@@Base+0xfe576c58>
   19c88:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   19c8c:	cfstr64	mvdx9, [r1], {1}
   19c90:			; <UNDEFINED> instruction: 0x46180b17
   19c94:	rmfe	f2, f0, f1
   19c98:	vmul.f64	d7, d7, d7
   19c9c:	vstr	d7, [sp, #24]
   19ca0:			; <UNDEFINED> instruction: 0xf7e77b04
   19ca4:			; <UNDEFINED> instruction: 0xf8d9e91e
   19ca8:	blcs	e5cb0 <g_benchSeparately@@Base+0xb6c7c>
   19cac:	blls	491368 <g_benchSeparately@@Base+0x462334>
   19cb0:	ldc	6, cr4, [pc, #128]	; 19d38 <__assert_fail@plt+0x18d74>
   19cb4:			; <UNDEFINED> instruction: 0x46296b7d
   19cb8:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   19cbc:			; <UNDEFINED> instruction: 0xf8da4c89
   19cc0:	cdp	0, 0, cr5, cr7, cr0, {0}
   19cc4:	ldrbtmi	r8, [ip], #-2704	; 0xfffff570
   19cc8:	blvc	ffa157b0 <g_benchSeparately@@Base+0xff9e677c>
   19ccc:	blhi	1d56f0 <g_benchSeparately@@Base+0x1a66bc>
   19cd0:	cdp2	0, 8, cr15, cr4, cr1, {0}
   19cd4:	blvs	1dd5358 <g_benchSeparately@@Base+0x1da6324>
   19cd8:	mcrr	6, 2, r4, r1, cr2
   19cdc:			; <UNDEFINED> instruction: 0x46280b15
   19ce0:	rmfs	f2, f5, f1
   19ce4:	vstr	d7, [sp, #32]
   19ce8:	vmul.f64	d8, d7, d0
   19cec:	vmul.f64	d7, d7, d6
   19cf0:	vstr	d7, [sp, #24]
   19cf4:			; <UNDEFINED> instruction: 0xf7e77b02
   19cf8:			; <UNDEFINED> instruction: 0xe786e8f4
   19cfc:	ldrbtmi	r4, [sp], #-3450	; 0xfffff286
   19d00:	blcs	33db4 <g_benchSeparately@@Base+0x4d80>
   19d04:	andscs	sp, r8, r3, lsr #24
   19d08:	ldm	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d0c:			; <UNDEFINED> instruction: 0xf44f4b77
   19d10:	ldmdbmi	r7!, {r5, r6, r7, r9, ip, sp, lr}^
   19d14:	ldrbtmi	r4, [fp], #-2167	; 0xfffff789
   19d18:	movtcc	r4, #50297	; 0xc479
   19d1c:			; <UNDEFINED> instruction: 0xf7e74478
   19d20:	blmi	1d94270 <g_benchSeparately@@Base+0x1d6523c>
   19d24:	adcsne	pc, pc, #64, 4
   19d28:	ldmdami	r5!, {r2, r4, r5, r6, r8, fp, lr}^
   19d2c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   19d30:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
   19d34:	stmdb	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d38:			; <UNDEFINED> instruction: 0xf44f4b72
   19d3c:	ldmdbmi	r2!, {r1, r3, r4, r6, r7, r9, ip, sp, lr}^
   19d40:	ldrbtmi	r4, [fp], #-2162	; 0xfffff78e
   19d44:	movtcc	r4, #50297	; 0xc479
   19d48:			; <UNDEFINED> instruction: 0xf7e74478
   19d4c:	ldmdami	lr, {r2, r3, r4, r5, r8, fp, sp, lr, pc}^
   19d50:	ldcls	3, cr2, [r0], {24}
   19d54:	bmi	1ba2160 <g_benchSeparately@@Base+0x1b7312c>
   19d58:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   19d5c:			; <UNDEFINED> instruction: 0xf7e76820
   19d60:	stmdavs	fp!, {r6, r7, fp, sp, lr, pc}
   19d64:	vstrle	d18, [lr]
   19d68:	eorcs	r4, fp, #6946816	; 0x6a0000
   19d6c:	tstcs	r1, r3, lsr #16
   19d70:			; <UNDEFINED> instruction: 0xf7e74478
   19d74:	stmdavs	fp!, {r3, r4, r5, fp, sp, lr, pc}
   19d78:	vstrle	d18, [r4]
   19d7c:	andcs	r4, r2, #6684672	; 0x660000
   19d80:	tstcs	r1, r3, lsr #16
   19d84:			; <UNDEFINED> instruction: 0xf7e74478
   19d88:	ldr	lr, [ip, lr, lsr #16]!
   19d8c:	svceq	0x0000f1b9
   19d90:	andscs	sp, r9, r4, asr #24
   19d94:	stmda	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d98:	ldrbtmi	r4, [sp], #-3424	; 0xfffff2a0
   19d9c:	blcs	33e50 <g_benchSeparately@@Base+0x4e1c>
   19da0:	sbcshi	pc, r6, r0, lsl #6
   19da4:			; <UNDEFINED> instruction: 0xf7e72016
   19da8:	ldclmi	8, cr14, [sp, #-392]	; 0xfffffe78
   19dac:	ldrbtmi	r9, [sp], #-2060	; 0xfffff7f4
   19db0:	ldm	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19db4:	blcs	33e68 <g_benchSeparately@@Base+0x4e34>
   19db8:	andscs	sp, r4, r0, asr ip
   19dbc:	ldmda	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19dc0:	ldrbtmi	r4, [sp], #-3416	; 0xfffff2a8
   19dc4:	blcs	33e78 <g_benchSeparately@@Base+0x4e44>
   19dc8:	rschi	pc, r3, r0, lsl #6
   19dcc:			; <UNDEFINED> instruction: 0xf7e72015
   19dd0:	ldclmi	8, cr14, [r5, #-312]	; 0xfffffec8
   19dd4:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   19dd8:			; <UNDEFINED> instruction: 0xddee2b00
   19ddc:	tstcs	r4, #3801088	; 0x3a0000
   19de0:	tstcs	r1, r0, lsl ip
   19de4:	stmdapl	r4!, {r0, r4, r6, r9, fp, lr}
   19de8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19dec:	ldmda	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19df0:	blcs	33ea4 <g_benchSeparately@@Base+0x4e70>
   19df4:	bmi	13d1580 <g_benchSeparately@@Base+0x13a254c>
   19df8:	mufe	f2, f1, f1
   19dfc:	stmdavs	r0!, {r4, r7, r9, fp, ip, sp}
   19e00:			; <UNDEFINED> instruction: 0xf7e7447a
   19e04:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   19e08:	vldrle	d18, [r6]
   19e0c:	andcs	r4, r2, #4784128	; 0x490000
   19e10:	tstcs	r1, r3, lsr #16
   19e14:			; <UNDEFINED> instruction: 0xf7e64478
   19e18:	strb	lr, [lr, r6, ror #31]
   19e1c:	tstcs	r9, #2752512	; 0x2a0000
   19e20:	tstcs	r1, r0, lsl sp
   19e24:	stmdapl	sp!, {r2, r6, r9, fp, lr}
   19e28:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   19e2c:	ldmda	r8, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19e30:	blcs	33ec4 <g_benchSeparately@@Base+0x4e90>
   19e34:	bmi	10914f0 <g_benchSeparately@@Base+0x10624bc>
   19e38:	mufe	f2, f1, f1
   19e3c:	stmdavs	r8!, {r4, r7, r9, fp, ip, sp}
   19e40:			; <UNDEFINED> instruction: 0xf7e7447a
   19e44:	stmdavs	r3!, {r1, r2, r3, r6, fp, sp, lr, pc}
   19e48:			; <UNDEFINED> instruction: 0xdda22b00
   19e4c:	andcs	r4, r2, #60, 16	; 0x3c0000
   19e50:	tstcs	r1, fp, lsr #16
   19e54:			; <UNDEFINED> instruction: 0xf7e64478
   19e58:	ldr	lr, [sl, r6, asr #31]
   19e5c:	tstcs	r4, #1703936	; 0x1a0000
   19e60:	tstcs	r1, r0, lsl ip
   19e64:	stmdapl	r4!, {r0, r1, r2, r4, r5, r9, fp, lr}
   19e68:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19e6c:	ldmda	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19e70:	blcs	33f24 <g_benchSeparately@@Base+0x4ef0>
   19e74:	bmi	d51500 <g_benchSeparately@@Base+0xd224cc>
   19e78:	mufe	f2, f1, f1
   19e7c:	stmdavs	r0!, {r4, r7, r9, fp, ip, sp}
   19e80:			; <UNDEFINED> instruction: 0xf7e7447a
   19e84:	stmdavs	fp!, {r1, r2, r3, r5, fp, sp, lr, pc}
   19e88:	vldrle	d2, [r6]
   19e8c:	andcs	r4, r2, #3080192	; 0x2f0000
   19e90:	tstcs	r1, r3, lsr #16
   19e94:			; <UNDEFINED> instruction: 0xf7e64478
   19e98:	str	lr, [lr, r6, lsr #31]
   19e9c:	andhi	pc, r0, pc, lsr #7
   19ea0:	andeq	r0, r0, r0
   19ea4:	subsmi	r0, r9, r0
   19ea8:	andeq	r0, r0, r0
   19eac:	smlawbmi	lr, r0, r4, r8
   19eb0:	andeq	r0, r0, r0
   19eb4:	svccc	0x00500000
   19eb8:	ldrdeq	r5, [r1], -sl
   19ebc:	strdeq	r0, [r0], -r4
   19ec0:	andeq	r4, r0, lr, lsr r6
   19ec4:	andeq	r5, r1, r0, lsr #11
   19ec8:	andeq	r0, r0, r4, lsl #2
   19ecc:	andeq	r5, r1, r6, ror #8
   19ed0:			; <UNDEFINED> instruction: 0xffffd395
   19ed4:	strdeq	r5, [r1], -r2
   19ed8:	andeq	r2, r0, r6, lsr r6
   19edc:	andeq	r2, r0, r4, ror #6
   19ee0:	andeq	r4, r0, sl, asr r1
   19ee4:	andeq	r4, r0, r6, ror #8
   19ee8:	andeq	r5, r1, sl, lsr r3
   19eec:	andeq	r4, r0, sl, ror #13
   19ef0:	andeq	r3, r0, r0, lsr #24
   19ef4:	andeq	r4, r0, r0, ror #7
   19ef8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   19efc:	andeq	r3, r0, sl, lsl #24
   19f00:			; <UNDEFINED> instruction: 0x000043be
   19f04:			; <UNDEFINED> instruction: 0x000046be
   19f08:	strdeq	r3, [r0], -r4
   19f0c:	andeq	r4, r0, ip, ror #6
   19f10:	andeq	r2, r0, r6, lsr #4
   19f14:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   19f18:	andeq	r3, r0, ip, lsr #25
   19f1c:	muleq	r1, lr, r2
   19f20:	andeq	r5, r1, sl, lsl #5
   19f24:	andeq	r5, r1, r6, ror r2
   19f28:	andeq	r5, r1, r4, ror #4
   19f2c:	muleq	r0, r8, r1
   19f30:	muleq	r0, ip, r2
   19f34:	andeq	r3, r0, ip, lsl ip
   19f38:	andeq	r2, r0, r8, asr r1
   19f3c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   19f40:	ldrdeq	r3, [r0], -ip
   19f44:	andeq	r2, r0, r8, lsl r1
   19f48:	andeq	r4, r0, ip, lsl r2
   19f4c:	muleq	r0, ip, fp
   19f50:	tstcs	r6, #32, 16	; 0x200000
   19f54:	tstcs	r1, r0, lsl ip
   19f58:	stmdapl	r4!, {r0, r1, r2, r3, r4, r9, fp, lr}
   19f5c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   19f60:	svc	0x00bef7e6
   19f64:	blcs	34018 <g_benchSeparately@@Base+0x4fe4>
   19f68:	svcge	0x001cf77f
   19f6c:	eorcs	r4, r1, #1769472	; 0x1b0000
   19f70:	tstcs	r1, r3, lsr #16
   19f74:			; <UNDEFINED> instruction: 0xf7e64478
   19f78:	stmdavs	fp!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   19f7c:			; <UNDEFINED> instruction: 0xf77f2b00
   19f80:	ldmdami	r7, {r0, r4, r8, r9, sl, fp, sp, pc}
   19f84:	stmdavs	r3!, {r1, r9, sp}
   19f88:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19f8c:	svc	0x002af7e6
   19f90:	ldmdami	r0, {r3, r8, r9, sl, sp, lr, pc}
   19f94:	ldcls	3, cr2, [r0], {21}
   19f98:	bmi	4a23a4 <g_benchSeparately@@Base+0x473370>
   19f9c:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   19fa0:			; <UNDEFINED> instruction: 0xf7e66820
   19fa4:	stmdavs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   19fa8:			; <UNDEFINED> instruction: 0xf77f2b00
   19fac:	stmdami	lr, {r0, r1, r2, r3, r8, r9, sl, fp, sp, pc}
   19fb0:	stmdavs	r3!, {r2, r5, r9, sp}
   19fb4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19fb8:	svc	0x0014f7e6
   19fbc:	blcs	34070 <g_benchSeparately@@Base+0x503c>
   19fc0:	svcge	0x0004f77f
   19fc4:	andcs	r4, r2, #589824	; 0x90000
   19fc8:	tstcs	r1, r3, lsr #16
   19fcc:			; <UNDEFINED> instruction: 0xf7e64478
   19fd0:	ldrbt	lr, [fp], sl, lsl #30
   19fd4:	andeq	r0, r0, r4, lsl #2
   19fd8:	andeq	r2, r0, r4, lsr #32
   19fdc:	andeq	r3, r0, r4, ror #27
   19fe0:	andeq	r3, r0, r6, lsr #21
   19fe4:	andeq	r1, r0, r2, ror #31
   19fe8:			; <UNDEFINED> instruction: 0x00003ab2
   19fec:	andeq	r3, r0, r4, ror #20
   19ff0:	svcmi	0x00f0e92d
   19ff4:	bmi	13aba40 <g_benchSeparately@@Base+0x137ca0c>
   19ff8:	blmi	13ab87c <g_benchSeparately@@Base+0x137c848>
   19ffc:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
   1a000:	stmdage	r9, {r2, r9, sl, lr}
   1a004:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   1a008:	tstls	r3, #1769472	; 0x1b0000
   1a00c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a010:	blx	d800c <g_benchSeparately@@Base+0xa8fd8>
   1a014:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
   1a018:			; <UNDEFINED> instruction: 0xf7e69307
   1a01c:	strtmi	lr, [r1], -r2, lsr #30
   1a020:	stmdage	sp, {r1, r2, r9, sl, lr}
   1a024:	blx	14d8022 <g_benchSeparately@@Base+0x14a8fee>
   1a028:	ldmib	sp, {r0, r2, r3, r8, sl, fp, ip, pc}^
   1a02c:			; <UNDEFINED> instruction: 0x4620ab11
   1a030:	strtmi	r9, [r9], -pc, lsl #24
   1a034:			; <UNDEFINED> instruction: 0xf8cd9b10
   1a038:	strtmi	r9, [r2], -ip
   1a03c:	andhi	pc, r8, sp, asr #17
   1a040:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
   1a044:			; <UNDEFINED> instruction: 0xf7feab00
   1a048:	ldrbmi	pc, [fp], -sp, ror #16	; <UNPREDICTABLE>
   1a04c:			; <UNDEFINED> instruction: 0x46214652
   1a050:	strtmi	r4, [r8], -r0, lsl #13
   1a054:	stc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
   1a058:	svc	0x0002f7e6
   1a05c:	strls	lr, [r9], #-2525	; 0xfffff623
   1a060:	stmdage	fp, {r0, r2, r9, sl, lr}
   1a064:			; <UNDEFINED> instruction: 0xf9d8f7fd
   1a068:	andcc	lr, fp, #3620864	; 0x374000
   1a06c:	svclt	0x00ca4294
   1a070:	mvnscc	pc, #-1073741824	; 0xc0000000
   1a074:	stmdbeq	r9, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   1a078:	stmdbeq	r9, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   1a07c:	svclt	0x00cc4b2f
   1a080:	submi	pc, sl, pc, asr #8
   1a084:	ldrbtmi	r1, [fp], #-2836	; 0xfffff4ec
   1a088:	svclt	0x00c2681b
   1a08c:	addscc	pc, sl, r3, asr #13
   1a090:	blne	120298 <g_benchSeparately@@Base+0xf1264>
   1a094:			; <UNDEFINED> instruction: 0xdc0b2b03
   1a098:	blmi	9ac944 <g_benchSeparately@@Base+0x97d910>
   1a09c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a0a0:	blls	4f4110 <g_benchSeparately@@Base+0x4c50dc>
   1a0a4:	teqle	r2, sl, asr r0
   1a0a8:	andslt	r4, r5, r0, asr #12
   1a0ac:	svchi	0x00f0e8bd
   1a0b0:	vst1.64	{d17}, [pc :128], r3
   1a0b4:			; <UNDEFINED> instruction: 0xf6c3414a
   1a0b8:			; <UNDEFINED> instruction: 0x4622319a
   1a0bc:	blx	ff060f7a <g_benchSeparately@@Base+0xff031f46>
   1a0c0:	ldrmi	r2, [r0], -r9, lsl #6
   1a0c4:			; <UNDEFINED> instruction: 0xf0014619
   1a0c8:	cdp	12, 0, cr15, cr7, cr9, {4}
   1a0cc:	vldr	s10, [pc, #576]	; 1a314 <__assert_fail@plt+0x19350>
   1a0d0:	blmi	72cd20 <g_benchSeparately@@Base+0x6fdcec>
   1a0d4:			; <UNDEFINED> instruction: 0xeeb84a1c
   1a0d8:	vldr	d7, [pc, #924]	; 1a47c <__assert_fail@plt+0x194b8>
   1a0dc:	ldrbtmi	r3, [sl], #-2833	; 0xfffff4ef
   1a0e0:	blpl	495764 <g_benchSeparately@@Base+0x466730>
   1a0e4:	bleq	4d51f0 <g_benchSeparately@@Base+0x4a61bc>
   1a0e8:	tstcs	r1, r7, lsl #16
   1a0ec:	blvs	155afc <g_benchSeparately@@Base+0x126ac8>
   1a0f0:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
   1a0f4:	blmi	115b18 <g_benchSeparately@@Base+0xe6ae4>
   1a0f8:	blvs	55734 <g_benchSeparately@@Base+0x26700>
   1a0fc:	blvc	1d5b14 <g_benchSeparately@@Base+0x1a6ae0>
   1a100:	blvc	1959a4 <g_benchSeparately@@Base+0x166970>
   1a104:	blvc	d5740 <g_benchSeparately@@Base+0xa670c>
   1a108:	cdp	7, 14, cr15, cr10, cr6, {7}
   1a10c:			; <UNDEFINED> instruction: 0xf7e6e7c4
   1a110:	svclt	0x0000ee58
   1a114:	andhi	pc, r0, pc, lsr #7
   1a118:	andeq	r0, r0, r0
   1a11c:	bicmi	ip, sp, r5, ror #26
   1a120:	andeq	r0, r0, r0
   1a124:	smlawbmi	lr, r0, r4, r8
   1a128:	andeq	r0, r0, r0
   1a12c:	subsmi	r0, r9, r0
   1a130:	ldrdeq	r4, [r1], -lr
   1a134:	andeq	r0, r0, r0, lsl #2
   1a138:	andeq	r4, r1, r6, asr #29
   1a13c:			; <UNDEFINED> instruction: 0x00014fb2
   1a140:	andeq	r4, r1, r0, asr #28
   1a144:	andeq	r0, r0, r4, lsl #2
   1a148:	andeq	r4, r0, lr, rrx
   1a14c:	svcmi	0x00f0e92d
   1a150:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   1a154:	ldrmi	r8, [r9], r4, lsl #22
   1a158:			; <UNDEFINED> instruction: 0x46044b5b
   1a15c:			; <UNDEFINED> instruction: 0x460f201e
   1a160:	bmi	fe45598c <g_benchSeparately@@Base+0xfe426958>
   1a164:	addslt	r4, r3, r0, lsr #13
   1a168:	bmi	163e990 <g_benchSeparately@@Base+0x160f95c>
   1a16c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a170:	tstls	r1, #1769472	; 0x1b0000
   1a174:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a178:	cdp	7, 5, cr15, cr10, cr6, {7}
   1a17c:	strbmi	r4, [r8], -r4, lsl #12
   1a180:	cdp	7, 8, cr15, cr0, cr6, {7}
   1a184:			; <UNDEFINED> instruction: 0xf0002c00
   1a188:			; <UNDEFINED> instruction: 0x4605809a
   1a18c:	stmdage	fp, {r0, r6, r9, sl, lr}
   1a190:	blx	fe75818c <g_benchSeparately@@Base+0xfe729158>
   1a194:	vmlacs.f64	d9, d0, d11
   1a198:	bcc	4559c0 <g_benchSeparately@@Base+0x42698c>
   1a19c:	vmla.f64	d9, d8, d13
   1a1a0:	blls	3a8be8 <g_benchSeparately@@Base+0x379bb4>
   1a1a4:	bcc	4559d0 <g_benchSeparately@@Base+0x42699c>
   1a1a8:	movwls	r9, #27407	; 0x6b0f
   1a1ac:	movwls	r9, #31504	; 0x7b10
   1a1b0:			; <UNDEFINED> instruction: 0xf8dfdd77
   1a1b4:			; <UNDEFINED> instruction: 0xf04fb11c
   1a1b8:	stclne	8, cr0, [fp], #-0
   1a1bc:	ldrbtmi	r3, [fp], #3844	; 0xf04
   1a1c0:			; <UNDEFINED> instruction: 0xf10b4646
   1a1c4:			; <UNDEFINED> instruction: 0xf04f0b28
   1a1c8:	movwls	r0, #39454	; 0x9a1e
   1a1cc:			; <UNDEFINED> instruction: 0x4628e030
   1a1d0:	cdp	7, 5, cr15, cr8, cr6, {7}
   1a1d4:	strmi	r9, [r3], #-2825	; 0xfffff4f7
   1a1d8:	movwle	r4, #42323	; 0xa553
   1a1dc:	beq	5565e4 <g_benchSeparately@@Base+0x5275b0>
   1a1e0:			; <UNDEFINED> instruction: 0xf7e64620
   1a1e4:			; <UNDEFINED> instruction: 0x4650edbc
   1a1e8:	cdp	7, 2, cr15, cr2, cr6, {7}
   1a1ec:	stmdacs	r0, {r2, r9, sl, lr}
   1a1f0:			; <UNDEFINED> instruction: 0x4629d05a
   1a1f4:			; <UNDEFINED> instruction: 0xf7e64620
   1a1f8:	strbmi	lr, [r9], -r2, lsl #28
   1a1fc:	strcc	r4, [r1], -r0, lsr #12
   1a200:	ldcl	7, cr15, [r6, #920]!	; 0x398
   1a204:	stmdbls	r7, {r5, r8, r9, fp, ip, pc}
   1a208:	stmib	sp, {r1, r2, fp, ip, pc}^
   1a20c:	tstls	r1, r3, lsl #6
   1a210:	bcc	455a7c <g_benchSeparately@@Base+0x426a48>
   1a214:	cdp	0, 1, cr9, cr8, cr0, {0}
   1a218:	vmov	r2, s17
   1a21c:	vmov	r1, s18
   1a220:	strls	r0, [r2, #-2704]	; 0xfffff570
   1a224:			; <UNDEFINED> instruction: 0xff7ef7fd
   1a228:	adcsmi	r9, r3, #8, 22	; 0x2000
   1a22c:	andsle	r4, pc, r0, lsl #9
   1a230:			; <UNDEFINED> instruction: 0x46484659
   1a234:	ldcl	7, cr15, [r8, #-920]!	; 0xfffffc68
   1a238:	svcpl	0x0004f857
   1a23c:	bicle	r2, r6, r0, lsl #16
   1a240:	strcc	r9, [r1], -r0, lsr #22
   1a244:	strls	r9, [r2, #-2055]	; 0xfffff7f9
   1a248:	movwls	r9, #19718	; 0x4d06
   1a24c:	cdp	0, 1, cr9, cr9, cr1, {0}
   1a250:	vmov	r3, s16
   1a254:	vmov	r2, s17
   1a258:	vmov	r1, s18
   1a25c:			; <UNDEFINED> instruction: 0xf8cd0a90
   1a260:	strls	fp, [r0, #-12]
   1a264:			; <UNDEFINED> instruction: 0xff5ef7fd
   1a268:	adcsmi	r9, r3, #8, 22	; 0x2000
   1a26c:	bicsle	r4, pc, r0, lsl #9
   1a270:	beq	455ad8 <g_benchSeparately@@Base+0x426aa4>
   1a274:	bne	fe455adc <g_benchSeparately@@Base+0xfe426aa8>
   1a278:	movwcs	lr, #27101	; 0x69dd
   1a27c:	ldc2	7, cr15, [r2], {254}	; 0xfe
   1a280:			; <UNDEFINED> instruction: 0xf7e64620
   1a284:	bmi	51583c <g_benchSeparately@@Base+0x4e6808>
   1a288:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   1a28c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a290:	subsmi	r9, sl, r1, lsl fp
   1a294:			; <UNDEFINED> instruction: 0x4640d116
   1a298:	ldc	0, cr11, [sp], #76	; 0x4c
   1a29c:	pop	{r2, r8, r9, fp, pc}
   1a2a0:			; <UNDEFINED> instruction: 0xf04f8ff0
   1a2a4:	strb	r0, [r3, r0, lsl #16]!
   1a2a8:	bne	fe455b10 <g_benchSeparately@@Base+0xfe426adc>
   1a2ac:	beq	455b14 <g_benchSeparately@@Base+0x426ae0>
   1a2b0:	movwcs	lr, #27101	; 0x69dd
   1a2b4:	blx	ffdd82b6 <g_benchSeparately@@Base+0xffda9282>
   1a2b8:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1a2bc:			; <UNDEFINED> instruction: 0xf8dde7e3
   1a2c0:	strb	r8, [r0, r0, lsr #32]!
   1a2c4:	ldcl	7, cr15, [ip, #-920]!	; 0xfffffc68
   1a2c8:	andeq	r0, r0, r0, lsl #2
   1a2cc:	andeq	r4, r1, r0, ror sp
   1a2d0:	andeq	r4, r0, r2, asr #4
   1a2d4:	andeq	r4, r1, r2, asr ip
   1a2d8:	svcmi	0x00f0e92d
   1a2dc:	bmi	babd30 <g_benchSeparately@@Base+0xb7ccfc>
   1a2e0:	blmi	bc6534 <g_benchSeparately@@Base+0xb97500>
   1a2e4:	ldrbtmi	sl, [sl], #-3593	; 0xfffff1f7
   1a2e8:	strmi	r4, [sl], r7, lsl #12
   1a2ec:	ldmpl	r3, {r0, r9, sl, lr}^
   1a2f0:	stcge	6, cr4, [ip, #-192]	; 0xffffff40
   1a2f4:	ldmdavs	fp, {r2, r3, r5, r6, r9, sl, lr}
   1a2f8:			; <UNDEFINED> instruction: 0xf04f9311
   1a2fc:			; <UNDEFINED> instruction: 0xf7fd0300
   1a300:			; <UNDEFINED> instruction: 0xf7e6fad3
   1a304:			; <UNDEFINED> instruction: 0xf8cdedae
   1a308:			; <UNDEFINED> instruction: 0xf8dfb018
   1a30c:	ldrbtmi	r8, [r8], #148	; 0x94
   1a310:	stcgt	6, cr4, [pc, #-516]	; 1a114 <__assert_fail@plt+0x19150>
   1a314:	andsge	pc, r4, sp, asr #17
   1a318:	strgt	r6, [pc], #-2093	; 1a320 <__assert_fail@plt+0x1935c>
   1a31c:	eorvs	r4, r5, r8, lsr r6
   1a320:	muleq	lr, r6, r8
   1a324:			; <UNDEFINED> instruction: 0xf9bef7ff
   1a328:			; <UNDEFINED> instruction: 0xf7e64604
   1a32c:	bmi	79599c <g_benchSeparately@@Base+0x766968>
   1a330:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
   1a334:			; <UNDEFINED> instruction: 0xdc112a03
   1a338:	movwcs	lr, #59869	; 0xe9dd
   1a33c:	stmdals	r9, {r0, r1, r3, r8, fp, ip, pc}
   1a340:	blx	fd8344 <g_benchSeparately@@Base+0xfa9310>
   1a344:	blmi	56cbac <g_benchSeparately@@Base+0x53db78>
   1a348:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a34c:	blls	4743bc <g_benchSeparately@@Base+0x445388>
   1a350:	tstle	r9, sl, asr r0
   1a354:	andslt	r4, r3, r0, lsr #12
   1a358:	svchi	0x00f0e8bd
   1a35c:	movweq	lr, #39840	; 0x9ba0
   1a360:	blpl	3159e4 <g_benchSeparately@@Base+0x2e69b0>
   1a364:	tstcs	r1, r1, lsl r8
   1a368:			; <UNDEFINED> instruction: 0xee074a11
   1a36c:			; <UNDEFINED> instruction: 0xf8583a90
   1a370:	ldrbtmi	r3, [sl], #-0
   1a374:	blvc	ffa15e5c <g_benchSeparately@@Base+0xff9e6e28>
   1a378:	mcr	8, 4, r6, cr7, cr8, {0}
   1a37c:	vstr	d6, [sp, #20]
   1a380:			; <UNDEFINED> instruction: 0xf7e66b00
   1a384:	ldrb	lr, [r7, lr, lsr #27]
   1a388:	ldc	7, cr15, [sl, #-920]	; 0xfffffc68
   1a38c:	andhi	pc, r0, pc, lsr #7
   1a390:	andeq	r0, r0, r0
   1a394:	smlawbmi	lr, r0, r4, r8
   1a398:	strdeq	r4, [r1], -r6
   1a39c:	andeq	r0, r0, r0, lsl #2
   1a3a0:	andeq	r4, r1, lr, asr #23
   1a3a4:	andeq	r4, r1, r8, lsl #26
   1a3a8:	muleq	r1, r4, fp
   1a3ac:	andeq	r0, r0, r4, lsl #2
   1a3b0:	andeq	r3, r0, r6, lsl #28
   1a3b4:	svcmi	0x00f0e92d
   1a3b8:	stc	6, cr4, [sp, #-608]!	; 0xfffffda0
   1a3bc:	strmi	r8, [r4], -r4, lsl #22
   1a3c0:	andscs	r4, lr, lr, ror #22
   1a3c4:	addslt	r4, sp, pc, lsl #12
   1a3c8:	andls	sl, ip, #1216	; 0x4c0
   1a3cc:	ldrls	r4, [r0, #-2668]	; 0xfffff594
   1a3d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a3d4:	tstls	fp, #1769472	; 0x1b0000
   1a3d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a3dc:	stc	7, cr15, [r8, #-920]!	; 0xfffffc68
   1a3e0:	strbmi	r4, [r0], -r6, lsl #12
   1a3e4:	stcl	7, cr15, [lr, #-920]	; 0xfffffc68
   1a3e8:	strtmi	r4, [r1], -r6, ror #22
   1a3ec:	tstls	r1, #2063597568	; 0x7b000000
   1a3f0:	strtmi	r4, [r8], -r1, lsl #13
   1a3f4:	blx	16583f0 <g_benchSeparately@@Base+0x16293bc>
   1a3f8:			; <UNDEFINED> instruction: 0xf0002e00
   1a3fc:			; <UNDEFINED> instruction: 0xf8df80a3
   1a400:			; <UNDEFINED> instruction: 0xf104a188
   1a404:	stfnes	f0, [r0, #-128]!	; 0xffffff80
   1a408:	bmi	fe455c30 <g_benchSeparately@@Base+0xfe426bfc>
   1a40c:			; <UNDEFINED> instruction: 0xf10a44fa
   1a410:	ldrbmi	r0, [r2], -r8, lsr #20
   1a414:			; <UNDEFINED> instruction: 0xff2cf7fc
   1a418:	blcs	41050 <g_benchSeparately@@Base+0x1201c>
   1a41c:	vqadd.u8	d25, d0, d7
   1a420:	blmi	16ba6cc <g_benchSeparately@@Base+0x168b698>
   1a424:	svccc	0x00042500
   1a428:	bge	455c50 <g_benchSeparately@@Base+0x426c1c>
   1a42c:	movwls	r4, #58491	; 0xe47b
   1a430:	strls	r4, [sp, #-2903]	; 0xfffff4a9
   1a434:	strls	r4, [sl, #-1147]	; 0xfffffb85
   1a438:	cdp	7, 0, cr9, cr9, cr9, {0}
   1a43c:	tstcs	lr, #16, 20	; 0x10000
   1a440:	eor	r9, r2, fp, lsl #6
   1a444:	ldrbmi	r4, [r2], -r1, lsr #12
   1a448:	ldrtmi	r9, [r0], -pc
   1a44c:	stc	7, cr15, [r0], #920	; 0x398
   1a450:			; <UNDEFINED> instruction: 0xf10d9b0f
   1a454:	usatmi	r0, #12, r8, asr #28
   1a458:	andcc	pc, sl, r6, lsl #16
   1a45c:			; <UNDEFINED> instruction: 0x000fe8be
   1a460:	strmi	lr, [r5], -sp, asr #19
   1a464:	ldrdmi	pc, [r0], -lr
   1a468:	andeq	lr, pc, ip, lsr #17
   1a46c:	andmi	pc, r0, ip, asr #17
   1a470:	vmov.32	r9, d8[0]
   1a474:	blgt	39cebc <g_benchSeparately@@Base+0x36de88>
   1a478:			; <UNDEFINED> instruction: 0xf914f7ff
   1a47c:	strmi	r9, [r3], #-2829	; 0xfffff4f3
   1a480:	blls	33f0bc <g_benchSeparately@@Base+0x310088>
   1a484:	adcmi	r3, fp, #4194304	; 0x400000
   1a488:	blls	28e560 <g_benchSeparately@@Base+0x25f52c>
   1a48c:	svcmi	0x0004f853
   1a490:	movwls	r4, #38432	; 0x9620
   1a494:	ldcl	7, cr15, [r6], #920	; 0x398
   1a498:	bne	455d00 <g_benchSeparately@@Base+0x426ccc>
   1a49c:	strbmi	r4, [r0], -r3, lsl #13
   1a4a0:	mcrr	7, 14, pc, r2, cr6	; <UNPREDICTABLE>
   1a4a4:	beq	295358 <g_benchSeparately@@Base+0x266324>
   1a4a8:	suble	r2, sp, r0, lsl #16
   1a4ac:			; <UNDEFINED> instruction: 0xf10a9b0b
   1a4b0:	addsmi	r0, r9, #1073741824	; 0x40000000
   1a4b4:	ldrbmi	sp, [r9, #569]	; 0x239
   1a4b8:	bl	14ecd8 <g_benchSeparately@@Base+0x11fca4>
   1a4bc:	strbmi	r0, [r1], -sl
   1a4c0:	ldc	7, cr15, [r2], #-920	; 0xfffffc68
   1a4c4:	adcsle	r2, sp, r0, lsl #16
   1a4c8:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   1a4cc:	vstrle	d2, [sl, #-0]
   1a4d0:			; <UNDEFINED> instruction: 0x46434830
   1a4d4:	tstcs	r1, r1, lsl pc
   1a4d8:	bcs	455d44 <g_benchSeparately@@Base+0x426d10>
   1a4dc:	strls	r5, [r0], #-2104	; 0xfffff7c8
   1a4e0:			; <UNDEFINED> instruction: 0xf7e66800
   1a4e4:	blls	2d58e4 <g_benchSeparately@@Base+0x2a68b0>
   1a4e8:	movwcc	r3, #5377	; 0x1501
   1a4ec:	blls	33f11c <g_benchSeparately@@Base+0x3100e8>
   1a4f0:	bicle	r4, sl, fp, lsr #5
   1a4f4:	bls	381124 <g_benchSeparately@@Base+0x3520f0>
   1a4f8:			; <UNDEFINED> instruction: 0x461c4413
   1a4fc:	ldmib	sp, {r0, r1, r4, fp, ip, pc}^
   1a500:	ldmdbls	r5, {r3, r4, r8, r9, sp}
   1a504:			; <UNDEFINED> instruction: 0xf95cf7ff
   1a508:			; <UNDEFINED> instruction: 0xf7e64630
   1a50c:	bmi	8d55b4 <g_benchSeparately@@Base+0x8a6580>
   1a510:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   1a514:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a518:	subsmi	r9, sl, fp, lsl fp
   1a51c:	strtmi	sp, [r0], -ip, lsr #2
   1a520:	ldc	0, cr11, [sp], #116	; 0x74
   1a524:	pop	{r2, r8, r9, fp, pc}
   1a528:			; <UNDEFINED> instruction: 0xf10b8ff0
   1a52c:			; <UNDEFINED> instruction: 0x46300314
   1a530:	ldrmi	r9, [pc], -fp, lsl #6
   1a534:	ldc	7, cr15, [r2], {230}	; 0xe6
   1a538:			; <UNDEFINED> instruction: 0xf7e64638
   1a53c:			; <UNDEFINED> instruction: 0x4606ec7a
   1a540:			; <UNDEFINED> instruction: 0xd1b82800
   1a544:	strb	r9, [r2, ip, lsl #24]!
   1a548:	logeqe	f7, #5.0
   1a54c:	strbtmi	r9, [ip], r5, lsl #8
   1a550:			; <UNDEFINED> instruction: 0x000fe8be
   1a554:	ldrdmi	pc, [r0], -lr
   1a558:	andeq	lr, pc, ip, lsr #17
   1a55c:	andmi	pc, r0, ip, asr #17
   1a560:	vmov.32	r9, d8[0]
   1a564:	blgt	39cfac <g_benchSeparately@@Base+0x36df78>
   1a568:	blx	ffa58568 <g_benchSeparately@@Base+0xffa29534>
   1a56c:	strmi	r9, [r3], #-2829	; 0xfffff4f3
   1a570:	str	r9, [r6, sp, lsl #6]
   1a574:	strb	r2, [r1, r0, lsl #8]
   1a578:	stc	7, cr15, [r2], #-920	; 0xfffffc68
   1a57c:	andeq	r0, r0, r0, lsl #2
   1a580:	andeq	r4, r1, ip, lsl #22
   1a584:	strdeq	r4, [r1], -r0
   1a588:	strdeq	r3, [r0], -r4
   1a58c:	andeq	r4, r1, ip, lsl #24
   1a590:	andeq	r3, r0, r8, asr sp
   1a594:	andeq	r0, r0, r4, lsl #2
   1a598:	andeq	r4, r1, sl, asr #19
   1a59c:	strlt	r2, [r8, #-2051]	; 0xfffff7fd
   1a5a0:	movteq	pc, #8271	; 0x204f	; <UNPREDICTABLE>
   1a5a4:	stcle	0, cr7, [sp, #-76]	; 0xffffffb4
   1a5a8:	ldcle	8, cr2, [r6], {7}
   1a5ac:			; <UNDEFINED> instruction: 0xf1002901
   1a5b0:	subsvc	r0, r0, r0, lsr r0
   1a5b4:	svclt	0x000c4610
   1a5b8:	movtcs	r2, #17225	; 0x4349
   1a5bc:	movwcs	r7, #147	; 0x93
   1a5c0:	stclt	0, cr7, [r8, #-844]	; 0xfffffcb4
   1a5c4:			; <UNDEFINED> instruction: 0xf44f4b0a
   1a5c8:	stmdbmi	sl, {r1, r2, r3, r5, r7, r9, sp, lr}
   1a5cc:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   1a5d0:	cmncc	ip, #2030043136	; 0x79000000
   1a5d4:			; <UNDEFINED> instruction: 0xf7e64478
   1a5d8:	blmi	2559b8 <g_benchSeparately@@Base+0x226984>
   1a5dc:	adcvs	pc, lr, #1325400064	; 0x4f000000
   1a5e0:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   1a5e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1a5e8:	ldrbtmi	r3, [r8], #-876	; 0xfffffc94
   1a5ec:	stcl	7, cr15, [sl], #920	; 0x398
   1a5f0:	andeq	r3, r0, r2, lsr lr
   1a5f4:	andeq	r3, r0, r8, ror #6
   1a5f8:	andeq	r3, r0, r0, lsl ip
   1a5fc:	andeq	r3, r0, ip, lsl lr
   1a600:	andeq	r3, r0, r2, asr r3
   1a604:	andeq	r3, r0, r6, lsl #24
   1a608:	svcmi	0x00f0e92d
   1a60c:	stc	6, cr4, [sp, #-16]!
   1a610:			; <UNDEFINED> instruction: 0xf8df8b04
   1a614:			; <UNDEFINED> instruction: 0xf8df38d4
   1a618:	ldrbtmi	r2, [fp], #-2260	; 0xfffff72c
   1a61c:	ldmdavs	fp, {r0, r6, r7, ip, sp, pc}
   1a620:			; <UNDEFINED> instruction: 0xf8df9123
   1a624:	blcs	a095c <g_benchSeparately@@Base+0x71928>
   1a628:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a62c:	eorsls	r6, pc, #1179648	; 0x120000
   1a630:	andeq	pc, r0, #79	; 0x4f
   1a634:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1a638:	andsls	r4, r6, #2046820352	; 0x7a000000
   1a63c:	strhi	pc, [r4], #-832	; 0xfffffcc0
   1a640:	blcs	412d4 <g_benchSeparately@@Base+0x122a0>
   1a644:	adchi	pc, r4, r0
   1a648:	andcs	r3, r0, #1024	; 0x400
   1a64c:	vcgt.s8	d19, d2, d2
   1a650:	vrhadd.s8	d18, d2, d4
   1a654:			; <UNDEFINED> instruction: 0xf6c11002
   1a658:			; <UNDEFINED> instruction: 0xf6c1014d
   1a65c:	tstls	lr, #76	; 0x4c
   1a660:	bl	10beac4 <g_benchSeparately@@Base+0x108fa90>
   1a664:	andsls	r0, r8, r2, lsl #6
   1a668:	tstls	pc, #268435456	; 0x10000000
   1a66c:	ldrls	r2, [r1], #-768	; 0xfffffd00
   1a670:	movwcs	lr, #51661	; 0xc9cd
   1a674:			; <UNDEFINED> instruction: 0x212f9b11
   1a678:			; <UNDEFINED> instruction: 0xf8539321
   1a67c:	strtmi	r5, [r8], -r4, lsl #22
   1a680:			; <UNDEFINED> instruction: 0xf7e69311
   1a684:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
   1a688:	tsthi	r3, #0	; <UNPREDICTABLE>
   1a68c:	tstls	ip, #17152	; 0x4300
   1a690:			; <UNDEFINED> instruction: 0xf8df4628
   1a694:			; <UNDEFINED> instruction: 0xf7fc4864
   1a698:	ldrbtmi	pc, [ip], #-3231	; 0xfffff361	; <UNPREDICTABLE>
   1a69c:	stmdacs	r0, {r0, r1, r5, fp, sp, lr}
   1a6a0:	mvnshi	pc, #0
   1a6a4:	vqrdmulh.s<illegal width 8>	d2, d0, d2
   1a6a8:	blls	47b1fc <g_benchSeparately@@Base+0x44c1c8>
   1a6ac:			; <UNDEFINED> instruction: 0xf04f2401
   1a6b0:			; <UNDEFINED> instruction: 0xf04f0a00
   1a6b4:	strls	r0, [fp], #-2816	; 0xfffff500
   1a6b8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a6bc:	stccc	8, cr15, [r4], {83}	; 0x53
   1a6c0:	stmib	sp, {r0, r1, r2, r5, r9, sl, lr}^
   1a6c4:	ldrmi	sl, [r8], -lr, lsl #22
   1a6c8:	mcr	6, 0, r4, cr9, cr13, {0}
   1a6cc:			; <UNDEFINED> instruction: 0xf7fc3a10
   1a6d0:			; <UNDEFINED> instruction: 0x4680fd7d
   1a6d4:			; <UNDEFINED> instruction: 0xf7fc4628
   1a6d8:			; <UNDEFINED> instruction: 0xf8dffcaf
   1a6dc:			; <UNDEFINED> instruction: 0xf6422820
   1a6e0:	strls	r2, [sl], #-848	; 0xfffffcb0
   1a6e4:			; <UNDEFINED> instruction: 0xf6c1447a
   1a6e8:			; <UNDEFINED> instruction: 0xf8cd034d
   1a6ec:			; <UNDEFINED> instruction: 0xf8cd9050
   1a6f0:	andsls	r9, r9, #72	; 0x48
   1a6f4:	andsls	r9, sp, r0, lsl r3
   1a6f8:			; <UNDEFINED> instruction: 0x91204640
   1a6fc:	bl	fef5869c <g_benchSeparately@@Base+0xfef29668>
   1a700:	stmdacs	r0, {r0, r9, sl, lr}
   1a704:	addshi	pc, sp, r0, asr #32
   1a708:	ldcge	14, cr10, [sl, #-152]!	; 0xffffff68
   1a70c:	ldrtmi	r2, [r0], -r8, lsr #4
   1a710:	bl	ff4d86b0 <g_benchSeparately@@Base+0xff4a967c>
   1a714:	strbmi	r4, [r3], -r8, lsr #12
   1a718:	tstcs	r1, r4, lsl #4
   1a71c:	bl	1d586bc <g_benchSeparately@@Base+0x1d29688>
   1a720:			; <UNDEFINED> instruction: 0xf0002800
   1a724:	stmdacs	r4, {r1, r2, r3, r7, pc}
   1a728:	bichi	pc, r8, #64	; 0x40
   1a72c:	smlalcc	pc, sl, sp, r8	; <UNPREDICTABLE>
   1a730:	smlaleq	pc, r9, sp, r8	; <UNPREDICTABLE>
   1a734:	smlalne	pc, r8, sp, r8	; <UNPREDICTABLE>
   1a738:	smlalcs	pc, fp, sp, r8	; <UNPREDICTABLE>
   1a73c:	bl	db7b0 <g_benchSeparately@@Base+0xac77c>
   1a740:	strmi	r2, [fp], #-768	; 0xfffffd00
   1a744:	bl	100b8c <g_benchSeparately@@Base+0xd1b58>
   1a748:			; <UNDEFINED> instruction: 0xf0236302
   1a74c:	addmi	r0, sl, #-268435456	; 0xf0000000
   1a750:	bls	60e814 <g_benchSeparately@@Base+0x5df7e0>
   1a754:			; <UNDEFINED> instruction: 0xf0004293
   1a758:	addmi	r8, fp, #1073741845	; 0x40000015
   1a75c:	bls	64e808 <g_benchSeparately@@Base+0x61f7d4>
   1a760:			; <UNDEFINED> instruction: 0xf0004293
   1a764:			; <UNDEFINED> instruction: 0x464080f1
   1a768:			; <UNDEFINED> instruction: 0x5794f8df
   1a76c:	bl	75870c <g_benchSeparately@@Base+0x7296d8>
   1a770:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1a774:	strmi	r2, [r4], -r2, lsl #22
   1a778:	adchi	pc, r4, #0, 6
   1a77c:			; <UNDEFINED> instruction: 0xf7e64640
   1a780:			; <UNDEFINED> instruction: 0xf8dfebb6
   1a784:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
   1a788:	blcs	347fc <g_benchSeparately@@Base+0x57c8>
   1a78c:	orrhi	pc, sl, #0, 6
   1a790:			; <UNDEFINED> instruction: 0x2774f8df
   1a794:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
   1a798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a79c:	blls	ff480c <g_benchSeparately@@Base+0xfc57d8>
   1a7a0:			; <UNDEFINED> instruction: 0xf040405a
   1a7a4:	ldrdcs	r8, [r0], -r7
   1a7a8:	ldc	0, cr11, [sp], #260	; 0x104
   1a7ac:	pop	{r2, r8, r9, fp, pc}
   1a7b0:	movwcs	r8, #12272	; 0x2ff0
   1a7b4:			; <UNDEFINED> instruction: 0x932e4599
   1a7b8:	b	16ce7d4 <g_benchSeparately@@Base+0x169f7a0>
   1a7bc:	blls	29b3f0 <g_benchSeparately@@Base+0x26c3bc>
   1a7c0:	movwcs	fp, #3864	; 0xf18
   1a7c4:	strtmi	r9, [r8], -sl, lsl #6
   1a7c8:	andcs	r4, r4, #70254592	; 0x4300000
   1a7cc:			; <UNDEFINED> instruction: 0xf7e62101
   1a7d0:	stmdacs	r4, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   1a7d4:	cmnhi	fp, #64	; 0x40	; <UNPREDICTABLE>
   1a7d8:	smlalpl	pc, sl, sp, r8	; <UNPREDICTABLE>
   1a7dc:			; <UNDEFINED> instruction: 0xf89d4640
   1a7e0:			; <UNDEFINED> instruction: 0xf89d20e9
   1a7e4:			; <UNDEFINED> instruction: 0xf89d10eb
   1a7e8:	strteq	r3, [sp], #-232	; 0xffffff18
   1a7ec:	strcs	lr, [r2, #-2821]	; 0xfffff4fb
   1a7f0:	bl	16b86c <g_benchSeparately@@Base+0x13c838>
   1a7f4:	strtmi	r6, [r9], -r1, lsl #10
   1a7f8:	ldc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
   1a7fc:			; <UNDEFINED> instruction: 0xf0402800
   1a800:	blls	67b7b4 <g_benchSeparately@@Base+0x64c780>
   1a804:	smuadeq	r1, sl, r1
   1a808:	streq	pc, [r0], -fp, asr #2
   1a80c:	blcs	b4880 <g_benchSeparately@@Base+0x8584c>
   1a810:	blls	ad19f4 <g_benchSeparately@@Base+0xaa29c0>
   1a814:			; <UNDEFINED> instruction: 0xf8dd4604
   1a818:	strhls	r9, [fp], -r8
   1a81c:	blls	aff45c <g_benchSeparately@@Base+0xad0428>
   1a820:	blls	9bf464 <g_benchSeparately@@Base+0x990430>
   1a824:	beq	96c94 <g_benchSeparately@@Base+0x67c60>
   1a828:			; <UNDEFINED> instruction: 0xf14b4640
   1a82c:	strcs	r0, [r0, -r0, lsl #22]
   1a830:	blls	9ff480 <g_benchSeparately@@Base+0x9d044c>
   1a834:			; <UNDEFINED> instruction: 0xf7e69314
   1a838:	strmi	lr, [r1], -r0, lsr #22
   1a83c:			; <UNDEFINED> instruction: 0xf43f2800
   1a840:	strbmi	sl, [r0], -r3, ror #30
   1a844:	bl	14d87e4 <g_benchSeparately@@Base+0x14a97b0>
   1a848:	orrsle	r2, sl, r0, lsl #30
   1a84c:	ssatvs	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   1a850:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   1a854:	ldrbtmi	r9, [lr], #-2582	; 0xfffff5ea
   1a858:	ldmdavs	r3!, {r0, r2, r4, r6, r7, fp, ip, lr}
   1a85c:			; <UNDEFINED> instruction: 0xf8d52b02
   1a860:	vhadd.u8	d8, d0, d0
   1a864:	blls	2bb320 <g_benchSeparately@@Base+0x28c2ec>
   1a868:			; <UNDEFINED> instruction: 0xf0002b00
   1a86c:			; <UNDEFINED> instruction: 0xf8df82e0
   1a870:	ldrbtmi	r3, [fp], #-1700	; 0xfffff95c
   1a874:	eorvs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   1a878:	blcs	414ac <g_benchSeparately@@Base+0x12478>
   1a87c:	sbcshi	pc, sp, #64	; 0x40
   1a880:			; <UNDEFINED> instruction: 0x7694f8df
   1a884:	ldmdals	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1a888:			; <UNDEFINED> instruction: 0xf0019920
   1a88c:	strmi	pc, [r2], -r7, lsr #17
   1a890:	mcrr	6, 0, r4, r3, cr11
   1a894:			; <UNDEFINED> instruction: 0xf10d2b18
   1a898:	cdp	0, 11, cr0, cr0, cr10, {6}
   1a89c:			; <UNDEFINED> instruction: 0xf7fc0b48
   1a8a0:	strmi	pc, [r1], r1, asr #24
   1a8a4:			; <UNDEFINED> instruction: 0xf0402c00
   1a8a8:			; <UNDEFINED> instruction: 0xf8df8296
   1a8ac:	tstcs	r1, r0, ror r6
   1a8b0:			; <UNDEFINED> instruction: 0x266cf8df
   1a8b4:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
   1a8b8:	andsls	pc, r0, sp, asr #17
   1a8bc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1a8c0:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
   1a8c4:	strls	sl, [r5], #-2816	; 0xfffff500
   1a8c8:	bl	2d8868 <g_benchSeparately@@Base+0x2a9834>
   1a8cc:	stmdavs	r8!, {r2, r3, r4, r9, fp, ip, pc}
   1a8d0:	tstcs	r1, r3, lsr #12
   1a8d4:			; <UNDEFINED> instruction: 0xf8df9200
   1a8d8:	ldrbtmi	r2, [sl], #-1612	; 0xfffff9b4
   1a8dc:	bl	5887c <g_benchSeparately@@Base+0x29848>
   1a8e0:	ldmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   1a8e4:	movwcc	r1, #4638	; 0x121e
   1a8e8:	blls	37f520 <g_benchSeparately@@Base+0x3504ec>
   1a8ec:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1a8f0:	ldmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
   1a8f4:	addsmi	r3, r4, #12, 8	; 0xc000000
   1a8f8:	addmi	fp, fp, #8, 30
   1a8fc:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
   1a900:			; <UNDEFINED> instruction: 0xf8dfe746
   1a904:	strmi	r2, [r4], -ip, lsl #12
   1a908:	strcc	r9, [r8, #-2326]	; 0xfffff6ea
   1a90c:			; <UNDEFINED> instruction: 0x3618f8df
   1a910:	ldrbtmi	r5, [fp], #-2184	; 0xfffff778
   1a914:			; <UNDEFINED> instruction: 0x2614f8df
   1a918:	strls	r2, [r5, #-257]	; 0xfffffeff
   1a91c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   1a920:			; <UNDEFINED> instruction: 0xf8df9202
   1a924:	strls	r2, [r0, -ip, lsl #12]
   1a928:			; <UNDEFINED> instruction: 0x9601447a
   1a92c:	movwcc	lr, #27085	; 0x69cd
   1a930:	movwcc	lr, #14797	; 0x39cd
   1a934:			; <UNDEFINED> instruction: 0xf7e6940b
   1a938:	blls	ad5490 <g_benchSeparately@@Base+0xaa645c>
   1a93c:	ldrsbtls	pc, [r8], sp	; <UNPREDICTABLE>
   1a940:	blls	aff580 <g_benchSeparately@@Base+0xad054c>
   1a944:	strb	r9, [ip, -pc, lsl #6]!
   1a948:	ldrmi	r2, [r9, #769]	; 0x301
   1a94c:	andle	r9, r5, lr, lsr #6
   1a950:	movweq	lr, #47706	; 0xba5a
   1a954:	svclt	0x00189b0a
   1a958:	movwls	r2, #41728	; 0xa300
   1a95c:			; <UNDEFINED> instruction: 0x2600ad38
   1a960:	eor	r2, r9, r0, lsl #14
   1a964:	smlalcs	pc, r2, sp, r8	; <UNPREDICTABLE>
   1a968:	smlaleq	pc, r1, sp, r8	; <UNPREDICTABLE>
   1a96c:	smlalne	pc, r0, sp, r8	; <UNPREDICTABLE>
   1a970:	smlalcc	pc, r3, sp, r8	; <UNPREDICTABLE>
   1a974:	bl	9b9c4 <g_benchSeparately@@Base+0x6c990>
   1a978:	strmi	r2, [sl], #-512	; 0xfffffe00
   1a97c:	andvs	lr, r3, #2048	; 0x800
   1a980:	tstne	r7, #3620864	; 0x374000
   1a984:	svclt	0x0018428a
   1a988:	svclt	0x000c429a
   1a98c:	movwcs	r2, #769	; 0x301
   1a990:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   1a994:			; <UNDEFINED> instruction: 0xf0229810
   1a998:	addmi	r0, r1, #-1073741821	; 0xc0000003
   1a99c:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
   1a9a0:	andcs	r1, r1, r1, lsl sp
   1a9a4:	andls	r1, r0, r6, ror r8
   1a9a8:			; <UNDEFINED> instruction: 0xf1474640
   1a9ac:			; <UNDEFINED> instruction: 0xf7e60700
   1a9b0:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
   1a9b4:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   1a9b8:	andcs	r4, r4, #70254592	; 0x4300000
   1a9bc:	strtmi	r2, [r8], -r1, lsl #2
   1a9c0:	b	8d8960 <g_benchSeparately@@Base+0x8a992c>
   1a9c4:	bicle	r2, sp, r0, lsl #16
   1a9c8:			; <UNDEFINED> instruction: 0xf7e64640
   1a9cc:	stmdacs	r0, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   1a9d0:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
   1a9d4:	movweq	lr, #31318	; 0x7a56
   1a9d8:			; <UNDEFINED> instruction: 0x83b7f000
   1a9dc:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1a9e0:	andeq	pc, r1, sl, lsl r1	; <UNPREDICTABLE>
   1a9e4:	andeq	pc, r0, #-1073741806	; 0xc0000012
   1a9e8:	ldrsbtls	pc, [r8], sp	; <UNPREDICTABLE>
   1a9ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a9f0:	vqrdmulh.s<illegal width 8>	d2, d0, d2
   1a9f4:	blls	abb020 <g_benchSeparately@@Base+0xa8bfec>
   1a9f8:	strls	r2, [fp], #-1024	; 0xfffffc00
   1a9fc:	blls	aff63c <g_benchSeparately@@Base+0xad0608>
   1aa00:	str	r9, [lr, -pc, lsl #6]
   1aa04:			; <UNDEFINED> instruction: 0xf1b99f0a
   1aa08:	ldmdage	fp!, {r8, r9, sl, fp}
   1aa0c:			; <UNDEFINED> instruction: 0xf04f4643
   1aa10:			; <UNDEFINED> instruction: 0xf04f0203
   1aa14:	svclt	0x00180101
   1aa18:	strls	r2, [sl, -r0, lsl #14]
   1aa1c:	ldmib	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aa20:			; <UNDEFINED> instruction: 0xf0002800
   1aa24:	strbmi	r8, [r0], -r2, lsl #6
   1aa28:	stmib	r4!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aa2c:			; <UNDEFINED> instruction: 0xf0402800
   1aa30:	strdcs	r8, [r7, -ip]
   1aa34:			; <UNDEFINED> instruction: 0xf7f04628
   1aa38:	eorls	pc, r4, r5, ror #31
   1aa3c:	blx	ff158a06 <g_benchSeparately@@Base+0xff1299d2>
   1aa40:			; <UNDEFINED> instruction: 0xf47f2800
   1aa44:	blls	9464b8 <g_benchSeparately@@Base+0x917484>
   1aa48:	ldmdble	r1, {r0, r1, r3, r8, r9, fp, sp}
   1aa4c:			; <UNDEFINED> instruction: 0xf10d3b07
   1aa50:	andcs	r0, r1, #239	; 0xef
   1aa54:			; <UNDEFINED> instruction: 0xf8cd210c
   1aa58:			; <UNDEFINED> instruction: 0xf7e68000
   1aa5c:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
   1aa60:	rschi	pc, fp, #0
   1aa64:			; <UNDEFINED> instruction: 0xf7e64640
   1aa68:	stmdacs	r0, {r1, r2, r7, r8, fp, sp, lr, pc}
   1aa6c:	rschi	pc, r5, #64	; 0x40
   1aa70:	stmdage	r5!, {r2, r5, r6, r8, sp}
   1aa74:			; <UNDEFINED> instruction: 0xff9ef7f0
   1aa78:	blx	fe9d8a42 <g_benchSeparately@@Base+0xfe9a9a0e>
   1aa7c:			; <UNDEFINED> instruction: 0xf47f2800
   1aa80:			; <UNDEFINED> instruction: 0x462aae7d
   1aa84:	ldrtmi	sl, [r1], -r4, lsr #22
   1aa88:			; <UNDEFINED> instruction: 0xf7f19825
   1aa8c:			; <UNDEFINED> instruction: 0xf7f0fbd1
   1aa90:			; <UNDEFINED> instruction: 0x4605fb9b
   1aa94:			; <UNDEFINED> instruction: 0xf7f09825
   1aa98:	stccs	15, cr15, [r0, #-636]	; 0xfffffd84
   1aa9c:	mcrge	4, 3, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   1aaa0:	bls	4c1740 <g_benchSeparately@@Base+0x49270c>
   1aaa4:			; <UNDEFINED> instruction: 0xf0004293
   1aaa8:	b	16bafe4 <g_benchSeparately@@Base+0x168bfb0>
   1aaac:	blls	2db6e0 <g_benchSeparately@@Base+0x2ac6ac>
   1aab0:	movwcs	fp, #3864	; 0xf18
   1aab4:	blls	b7f6e8 <g_benchSeparately@@Base+0xb506b4>
   1aab8:	bls	a45fa0 <g_benchSeparately@@Base+0xa16f6c>
   1aabc:	stmib	sp, {r9, sl, sp}^
   1aac0:	smladcs	r0, r4, fp, sl
   1aac4:	stmibeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1aac8:	eorls	r4, r2, #179306496	; 0xab00000
   1aacc:	eor	r9, r6, r2, lsl r4
   1aad0:	smlalcc	pc, r2, sp, r8	; <UNPREDICTABLE>
   1aad4:			; <UNDEFINED> instruction: 0xf89d1d34
   1aad8:			; <UNDEFINED> instruction: 0xf14700e1
   1aadc:			; <UNDEFINED> instruction: 0xf89d0500
   1aae0:			; <UNDEFINED> instruction: 0xf89d10e0
   1aae4:	ldreq	r2, [fp], #-227	; 0xffffff1d
   1aae8:	movwcs	lr, #2819	; 0xb03
   1aaec:	bl	ebb20 <g_benchSeparately@@Base+0xbcaec>
   1aaf0:			; <UNDEFINED> instruction: 0xf0236302
   1aaf4:	bl	eb6fc <g_benchSeparately@@Base+0xbc6c8>
   1aaf8:	blcs	1af24 <__assert_fail@plt+0x19f60>
   1aafc:	msrhi	CPSR_f, r0
   1ab00:			; <UNDEFINED> instruction: 0xf04f1866
   1ab04:	strmi	r0, [sl], -r1, lsl #6
   1ab08:	strbmi	r9, [r0], -r0, lsl #6
   1ab0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ab10:	streq	pc, [r0, -r5, asr #2]
   1ab14:	ldmib	r0!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ab18:			; <UNDEFINED> instruction: 0xf47f2800
   1ab1c:	strbmi	sl, [r3], -pc, lsr #28
   1ab20:	tstcs	r1, r4, lsl #4
   1ab24:			; <UNDEFINED> instruction: 0xf7e64658
   1ab28:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr, pc}
   1ab2c:			; <UNDEFINED> instruction: 0x4640d1d0
   1ab30:	ldcls	6, cr4, [r2], {93}	; 0x5d
   1ab34:	blge	5552b0 <g_benchSeparately@@Base+0x52627c>
   1ab38:	ldmib	lr, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ab3c:			; <UNDEFINED> instruction: 0xf43f2800
   1ab40:	stmib	sp, {r0, r2, r3, r4, r9, sl, fp, sp, pc}^
   1ab44:	ldmib	sp, {r1, r3, r4, r8, r9, sl, sp, lr}^
   1ab48:	tstmi	r3, #1744830464	; 0x68000000
   1ab4c:	mrcge	4, 0, APSR_nzcv, cr6, cr15, {1}
   1ab50:	ldmib	sp, {r1, r3, r5, r9, sl, lr}^
   1ab54:			; <UNDEFINED> instruction: 0xf7ff0126
   1ab58:	blmi	ffe19fe4 <g_benchSeparately@@Base+0xffdeafb0>
   1ab5c:			; <UNDEFINED> instruction: 0x0601f11a
   1ab60:			; <UNDEFINED> instruction: 0xf14b447b
   1ab64:	ldmdavs	fp, {r9}
   1ab68:	vstmdble	r6!, {d18}
   1ab6c:	svcls	0x001649e8
   1ab70:	blls	bacf40 <g_benchSeparately@@Base+0xb7df0c>
   1ab74:	andls	pc, r1, r7, asr r8	; <UNPREDICTABLE>
   1ab78:	stmdbls	r8!, {r3, r4, r5, r6, sl, lr}
   1ab7c:	eorcc	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   1ab80:	ldrdeq	pc, [r0], -r9
   1ab84:			; <UNDEFINED> instruction: 0xf0402900
   1ab88:	stmibmi	sp!, {r3, r4, r8, pc}^
   1ab8c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1ab90:	bmi	ffb33398 <g_benchSeparately@@Base+0xffb04364>
   1ab94:	smlabtpl	r3, sp, r9, lr
   1ab98:	movwls	r2, #8449	; 0x2101
   1ab9c:			; <UNDEFINED> instruction: 0xf7e6447a
   1aba0:	ldmib	sp, {r5, r7, r8, fp, sp, lr, pc}^
   1aba4:	b	15b4854 <g_benchSeparately@@Base+0x1585820>
   1aba8:			; <UNDEFINED> instruction: 0xf0000307
   1abac:	blmi	ff9baf64 <g_benchSeparately@@Base+0xff98bf30>
   1abb0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1abb4:	vstmdble	ip!, {d2}
   1abb8:	ldmib	sp, {r2, r5, r8, fp, ip, pc}^
   1abbc:	stclmi	3, cr2, [r3, #104]!	; 0x68
   1abc0:			; <UNDEFINED> instruction: 0xf8d91852
   1abc4:			; <UNDEFINED> instruction: 0xf1439000
   1abc8:	stmib	sp, {r8, r9}^
   1abcc:			; <UNDEFINED> instruction: 0x46102312
   1abd0:			; <UNDEFINED> instruction: 0x4619447d
   1abd4:			; <UNDEFINED> instruction: 0xff02f000
   1abd8:	bleq	655ce4 <g_benchSeparately@@Base+0x626cb0>
   1abdc:			; <UNDEFINED> instruction: 0x46394630
   1abe0:	cdp2	0, 15, cr15, cr12, cr0, {0}
   1abe4:	tstcs	r2, #3620864	; 0x374000
   1abe8:	strvs	lr, [r2, -sp, asr #19]
   1abec:	movwcs	lr, #2509	; 0x9cd
   1abf0:	mcrr	6, 2, r4, r1, cr10
   1abf4:			; <UNDEFINED> instruction: 0x46480b16
   1abf8:	rmfe	f2, f0, f1
   1abfc:	vldr	d7, [pc, #24]	; 1ac1c <__assert_fail@plt+0x19c58>
   1ac00:	vmov.16	d23[2], r6
   1ac04:	vstr	d7, [sp, #24]
   1ac08:			; <UNDEFINED> instruction: 0xf7e67b04
   1ac0c:	ldmib	sp, {r1, r3, r5, r6, r8, fp, sp, lr, pc}^
   1ac10:	blls	3b48c0 <g_benchSeparately@@Base+0x38588c>
   1ac14:	movwls	r1, #59803	; 0xe99b
   1ac18:	bl	120185c <g_benchSeparately@@Base+0x11d2828>
   1ac1c:	movwls	r0, #62211	; 0xf303
   1ac20:	ldrsbtls	pc, [r8], sp	; <UNPREDICTABLE>
   1ac24:	andcs	lr, r1, #1061158912	; 0x3f400000
   1ac28:	tsteq	r3, pc, rrx	; <UNPREDICTABLE>
   1ac2c:			; <UNDEFINED> instruction: 0xf7e64640
   1ac30:	stmdacs	r0, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
   1ac34:	mcrge	4, 6, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   1ac38:	ldmib	sp, {r5, r7, r8, sl, sp, lr, pc}^
   1ac3c:	b	15b48ec <g_benchSeparately@@Base+0x15858b8>
   1ac40:	mvnle	r0, r7, lsl #6
   1ac44:	strcs	r9, [r0], #-2858	; 0xfffff4d6
   1ac48:	blls	aff888 <g_benchSeparately@@Base+0xad0854>
   1ac4c:	strb	r9, [r7, pc, lsl #6]!
   1ac50:	strcs	r4, [r0], -pc, lsr #17
   1ac54:	tstcs	r1, r6, lsl sp
   1ac58:	stmdavc	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1ac5c:	stmdapl	sp!, {r2, r3, r4, r5, r7, r9, fp, lr}
   1ac60:	ldrbtmi	r9, [sl], #-2083	; 0xfffff7dd
   1ac64:	stmib	sp, {r2, r3, r4, r8, r9, fp, ip, pc}^
   1ac68:	andls	r7, r2, r0, lsl #16
   1ac6c:	strls	r6, [r3], -r8, lsr #16
   1ac70:	ldmdb	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ac74:	blcs	b4d08 <g_benchSeparately@@Base+0x85cd4>
   1ac78:	ldcge	7, cr15, [r7, #-508]	; 0xfffffe04
   1ac7c:			; <UNDEFINED> instruction: 0x21014ab5
   1ac80:	stmdavs	r8!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}
   1ac84:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1ac88:	movwls	r9, #16901	; 0x4205
   1ac8c:	blmi	fed2d760 <g_benchSeparately@@Base+0xfecfe72c>
   1ac90:	cfldrsmi	mvf4, [r4, #488]!	; 0x1e8
   1ac94:	cfldrsmi	mvf4, [r4], #492	; 0x1ec
   1ac98:	andcc	lr, r0, #3358720	; 0x334000
   1ac9c:	blmi	fecebe98 <g_benchSeparately@@Base+0xfecbce64>
   1aca0:	bmi	fecebe98 <g_benchSeparately@@Base+0xfecbce64>
   1aca4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1aca8:	ldrbtmi	r4, [sl], #-1282	; 0xfffffafe
   1acac:	ldmdb	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1acb0:	ldrshcs	lr, [ip, #-75]	; 0xffffffb5
   1acb4:			; <UNDEFINED> instruction: 0xf7e64628
   1acb8:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
   1acbc:	cfstrdge	mvd15, [r6], #508	; 0x1fc
   1acc0:	strbt	r9, [r5], #1308	; 0x51c
   1acc4:	eorcs	r4, r4, #149504	; 0x24800
   1acc8:	tstcs	r1, r6, lsl lr
   1accc:	ldmpl	r6!, {r0, r3, r5, r7, fp, lr}^
   1acd0:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   1acd4:	stm	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1acd8:	stmdavs	fp!, {r1, r5, r6, sl, fp, ip}
   1acdc:	blcs	ced14 <g_benchSeparately@@Base+0x9fce0>
   1ace0:	stclge	7, cr15, [ip, #-508]	; 0xfffffe04
   1ace4:	strtmi	r4, [r3], -r4, lsr #21
   1ace8:	tstcs	r1, r0, lsr r8
   1acec:			; <UNDEFINED> instruction: 0xf7e6447a
   1acf0:	blmi	fe8d50d8 <g_benchSeparately@@Base+0xfe8a60a4>
   1acf4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1acf8:			; <UNDEFINED> instruction: 0xf77f2b02
   1acfc:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r8, sl, fp, sp, pc}
   1ad00:			; <UNDEFINED> instruction: 0xf7e6200a
   1ad04:	ldr	lr, [r9, #-2322]!	; 0xfffff6ee
   1ad08:			; <UNDEFINED> instruction: 0x1d35499d
   1ad0c:			; <UNDEFINED> instruction: 0xf1479c16
   1ad10:	blmi	1fdc518 <g_benchSeparately@@Base+0x1fad4e4>
   1ad14:			; <UNDEFINED> instruction: 0xf8514479
   1ad18:	tstcs	r1, r9, lsr #32
   1ad1c:	strcs	r5, [r0], #-2275	; 0xfffff71d
   1ad20:	strls	r9, [fp], #-0
   1ad24:	stmib	sp, {r3, r4, fp, sp, lr}^
   1ad28:	blmi	fe5a4934 <g_benchSeparately@@Base+0xfe575900>
   1ad2c:	ldrbtmi	r4, [fp], #-2710	; 0xfffff56a
   1ad30:	ldrbtmi	r9, [sl], #-1543	; 0xfffff9f9
   1ad34:	stmib	sp, {r1, r2, r8, sl, ip, pc}^
   1ad38:	stmib	sp, {r3, r8, r9, ip, sp}^
   1ad3c:			; <UNDEFINED> instruction: 0xf7e63303
   1ad40:	ldrb	lr, [sl, #2256]!	; 0x8d0
   1ad44:	bls	5419e8 <g_benchSeparately@@Base+0x5129b4>
   1ad48:			; <UNDEFINED> instruction: 0xf47f429a
   1ad4c:	ldrt	sl, [r2], lr, lsr #29
   1ad50:	stmib	sp, {r1, r5, r8, r9, fp, ip, pc}^
   1ad54:			; <UNDEFINED> instruction: 0x465d451a
   1ad58:	ldmib	sp, {r1, r4, sl, fp, ip, pc}^
   1ad5c:	blcs	459b4 <g_benchSeparately@@Base+0x16980>
   1ad60:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {1}
   1ad64:	andcs	r2, r4, #1073741824	; 0x40000000
   1ad68:	strbmi	r2, [r0], -r0, lsl #6
   1ad6c:			; <UNDEFINED> instruction: 0xf7e69100
   1ad70:	stmdacs	r0, {r2, r6, r7, fp, sp, lr, pc}
   1ad74:	cfstrsge	mvf15, [r2, #-508]	; 0xfffffe04
   1ad78:	movweq	pc, #33046	; 0x8116	; <UNPREDICTABLE>
   1ad7c:			; <UNDEFINED> instruction: 0xf147931a
   1ad80:	tstls	fp, #0, 6
   1ad84:	blmi	fe094908 <g_benchSeparately@@Base+0xfe0658d4>
   1ad88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ad8c:			; <UNDEFINED> instruction: 0xf77f2b02
   1ad90:	ldmib	sp, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   1ad94:	tstcs	r1, sl, lsl r3
   1ad98:			; <UNDEFINED> instruction: 0xf8d99c24
   1ad9c:	ldmdbne	r2, {}	; <UNPREDICTABLE>
   1ada0:			; <UNDEFINED> instruction: 0xf1434d7b
   1ada4:	stmib	sp, {r8, r9}^
   1ada8:	bmi	1ea39b0 <g_benchSeparately@@Base+0x1e7497c>
   1adac:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1adb0:	ldrbtmi	r5, [sl], #-1282	; 0xfffffafe
   1adb4:	ldm	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1adb8:	ldmdbmi	r7!, {r2, r6, r8, r9, sl, sp, lr, pc}^
   1adbc:	uxtab	r4, r6, r9, ror #8
   1adc0:	andcs	r4, sl, r1, asr #12
   1adc4:	ldm	r0!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1adc8:	blcs	b4e9c <g_benchSeparately@@Base+0x85e68>
   1adcc:	stcge	7, cr15, [r8, #252]	; 0xfc
   1add0:	ldrdhi	pc, [r0], -r5
   1add4:	ldmib	sp, {r0, r1, r2, r6, r8, sl, sp, lr, pc}^
   1add8:			; <UNDEFINED> instruction: 0xf000010e
   1addc:			; <UNDEFINED> instruction: 0x4602fdff
   1ade0:	mcrr	6, 0, r4, r3, cr11
   1ade4:	ldmdage	r5!, {r0, r3, r4, r8, r9, fp, sp}
   1ade8:	bleq	12968b0 <g_benchSeparately@@Base+0x126787c>
   1adec:			; <UNDEFINED> instruction: 0xf99af7fc
   1adf0:	tstcs	r1, sl, ror #20
   1adf4:	andsls	pc, r0, sp, asr #17
   1adf8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1adfc:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
   1ae00:	strmi	sl, [r3], -r0, lsl #22
   1ae04:	movwls	r4, #22080	; 0x5640
   1ae08:	stmda	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae0c:	blvc	296834 <g_benchSeparately@@Base+0x267800>
   1ae10:	blvs	d16494 <g_benchSeparately@@Base+0xce7460>
   1ae14:	blls	723220 <g_benchSeparately@@Base+0x6f41ec>
   1ae18:	stmdavs	r8!, {r0, r5, r6, r9, fp, lr}
   1ae1c:	movwls	r4, #9338	; 0x247a
   1ae20:	blvc	1d66c4 <g_benchSeparately@@Base+0x1a7690>
   1ae24:	blvc	56460 <g_benchSeparately@@Base+0x2742c>
   1ae28:	ldmda	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae2c:	blls	314394 <g_benchSeparately@@Base+0x2e5360>
   1ae30:	ldrbtmi	r4, [lr], #-3676	; 0xfffff1a4
   1ae34:			; <UNDEFINED> instruction: 0xf43f2b00
   1ae38:	ldmdbls	r4, {r0, r1, r5, r8, sl, fp, sp, pc}
   1ae3c:	ldmdals	r2, {r4, r5, r9, fp, sp, pc}
   1ae40:	blx	feb58e46 <g_benchSeparately@@Base+0xfeb29e12>
   1ae44:	ldr	r4, [lr, #-1543]	; 0xfffff9f9
   1ae48:	tstcs	r1, r6, lsl sp
   1ae4c:	ldmdami	r6, {r4, r5, r9, fp, lr}^
   1ae50:	stmiapl	sl!, {r1, r2, r4, r6, r8, r9, fp, lr}
   1ae54:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   1ae58:	cdpmi	0, 5, cr9, cr5, cr5, {0}
   1ae5c:	movwls	r6, #18448	; 0x4810
   1ae60:	bmi	152c060 <g_benchSeparately@@Base+0x14fd02c>
   1ae64:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   1ae68:	ldrbtmi	r4, [fp], #-3412	; 0xfffff2ac
   1ae6c:	andcc	lr, r0, #3358720	; 0x334000
   1ae70:	ldrbtmi	r4, [sp], #-2899	; 0xfffff4ad
   1ae74:	ldrbtmi	r4, [fp], #-2643	; 0xfffff5ad
   1ae78:	strpl	lr, [r2], -sp, asr #19
   1ae7c:			; <UNDEFINED> instruction: 0xf7e6447a
   1ae80:			; <UNDEFINED> instruction: 0xf7ffe830
   1ae84:	blcs	49e00 <g_benchSeparately@@Base+0x1adcc>
   1ae88:	stcge	7, cr15, [r2], {127}	; 0x7f
   1ae8c:	tstcs	r1, r6, lsl ip
   1ae90:	blls	86cf14 <g_benchSeparately@@Base+0x83dee0>
   1ae94:	stmdapl	r0!, {r2, r3, r6, r9, fp, lr}
   1ae98:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   1ae9c:			; <UNDEFINED> instruction: 0xf7e66800
   1aea0:	ldrbt	lr, [r5], #-2080	; 0xfffff7e0
   1aea4:	tstcs	r1, r6, lsl ip
   1aea8:	blls	86cf14 <g_benchSeparately@@Base+0x83dee0>
   1aeac:	stmdapl	r0!, {r0, r1, r2, r6, r9, fp, lr}
   1aeb0:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   1aeb4:			; <UNDEFINED> instruction: 0xf7e66800
   1aeb8:	strbt	lr, [r9], #-2068	; 0xfffff7ec
   1aebc:	ldrbtmi	r4, [sp], #-3396	; 0xfffff2bc
   1aec0:	blcs	34f74 <g_benchSeparately@@Base+0x5f40>
   1aec4:	addshi	pc, r0, r0, lsl #6
   1aec8:			; <UNDEFINED> instruction: 0xf7e52028
   1aecc:	stclmi	15, cr14, [r1, #-832]	; 0xfffffcc0
   1aed0:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1aed4:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   1aed8:	strhtcs	r8, [sl], -r8
   1aedc:	svc	0x00c6f7e5
   1aee0:	andeq	r0, r0, r0
   1aee4:	subsmi	r0, r9, r0
   1aee8:	andeq	r4, r1, lr, lsl sl
   1aeec:	andeq	r0, r0, r0, lsl #2
   1aef0:			; <UNDEFINED> instruction: 0x000148b4
   1aef4:	andeq	r4, r1, r4, lsr #17
   1aef8:	muleq	r1, lr, r9
   1aefc:	andeq	r4, r1, r4, asr r9
   1af00:	andeq	r4, r1, r8, asr #17
   1af04:			; <UNDEFINED> instruction: 0x000148b2
   1af08:	andeq	r4, r1, r4, asr #14
   1af0c:	andeq	r4, r1, r2, ror #15
   1af10:	andeq	r0, r0, r4, lsl #2
   1af14:	andeq	r4, r1, lr, asr r5
   1af18:	andeq	r3, r0, r0, lsl #19
   1af1c:	andeq	r3, r0, lr, asr #18
   1af20:	andeq	r3, r0, r0, lsl #22
   1af24:	andeq	r3, r0, lr, asr #18
   1af28:	strdeq	r3, [r0], -r2
   1af2c:	andeq	r3, r0, r8, ror #20
   1af30:	andeq	r3, r0, r4, lsr sl
   1af34:	andeq	r4, r1, ip, asr #12
   1af38:	ldrdeq	r4, [r1], -r8
   1af3c:	andeq	r4, r1, r8, asr r2
   1af40:	andeq	r3, r0, r8, ror r6
   1af44:	andeq	r3, r0, r4, asr r7
   1af48:	andeq	r4, r1, r8, lsl #9
   1af4c:	andeq	r3, r0, r8, lsr r7
   1af50:	andeq	r3, r0, r2, lsr r6
   1af54:			; <UNDEFINED> instruction: 0x000035bc
   1af58:	andeq	r3, r0, r2, asr #11
   1af5c:	ldrdeq	r3, [r0], -r4
   1af60:	ldrdeq	r3, [r0], -r8
   1af64:			; <UNDEFINED> instruction: 0x000035bc
   1af68:	andeq	r3, r0, r0, lsr r6
   1af6c:	andeq	r3, r0, r0, lsl #12
   1af70:	andeq	r3, r0, r2, lsl #12
   1af74:	andeq	r3, r0, r4, ror r3
   1af78:	andeq	r3, r0, r0, lsl #7
   1af7c:	andeq	r4, r1, r4, asr #6
   1af80:	strheq	r4, [r1], -ip
   1af84:	ldrdeq	r3, [r0], -r6
   1af88:	andeq	r3, r0, r2, lsl #12
   1af8c:			; <UNDEFINED> instruction: 0x000142b0
   1af90:	andeq	r3, r0, r8, asr r4
   1af94:	andeq	r3, r0, lr, ror #10
   1af98:	andeq	r3, r0, r0, asr #8
   1af9c:	andeq	r3, r0, r4, asr #11
   1afa0:			; <UNDEFINED> instruction: 0x000035bc
   1afa4:	ldrdeq	r3, [r0], -r2
   1afa8:	andeq	r3, r0, r0, ror #7
   1afac:	andeq	r3, r0, sl, ror #7
   1afb0:	andeq	r3, r0, r8, ror #7
   1afb4:	strdeq	r3, [r0], -lr
   1afb8:	andeq	r3, r0, r2, lsl #8
   1afbc:	andeq	r3, r0, r6, ror #7
   1afc0:	muleq	r0, r2, r3
   1afc4:	muleq	r0, r4, r3
   1afc8:	ldrdeq	r3, [r0], -sl
   1afcc:	andeq	r3, r0, r2, ror #9
   1afd0:	andeq	r4, r1, sl, ror r1
   1afd4:	andeq	r4, r1, r8, ror #2
   1afd8:	ldrbtmi	r4, [sp], #-3423	; 0xfffff2a1
   1afdc:	blcs	35090 <g_benchSeparately@@Base+0x605c>
   1afe0:	eorcs	sp, fp, r4, asr ip
   1afe4:	svc	0x0042f7e5
   1afe8:			; <UNDEFINED> instruction: 0x2328485c
   1afec:	tstcs	r1, r6, lsl ip
   1aff0:	stmdapl	r4!, {r0, r1, r3, r4, r6, r9, fp, lr}
   1aff4:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   1aff8:	svc	0x0072f7e5
   1affc:	blcs	350b0 <g_benchSeparately@@Base+0x607c>
   1b000:	svcge	0x0062f77f
   1b004:	eorcs	r4, sp, #5701632	; 0x570000
   1b008:	tstcs	r1, r3, lsr #16
   1b00c:			; <UNDEFINED> instruction: 0xf7e54478
   1b010:	stmdavs	fp!, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1b014:			; <UNDEFINED> instruction: 0xf77f2b00
   1b018:	ldmdami	r3, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   1b01c:	stmdavs	r3!, {r1, r9, sp}
   1b020:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b024:	cdp	7, 13, cr15, cr14, cr5, {7}
   1b028:	ldclmi	7, cr14, [r0, #-312]	; 0xfffffec8
   1b02c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1b030:	mcrrle	11, 0, r2, sl, cr0
   1b034:			; <UNDEFINED> instruction: 0xf7e52047
   1b038:	stclmi	15, cr14, [sp, #-104]	; 0xffffff98
   1b03c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1b040:			; <UNDEFINED> instruction: 0xdc622b00
   1b044:			; <UNDEFINED> instruction: 0xf7e52048
   1b048:	stmdami	r4, {r1, r4, r8, r9, sl, fp, sp, lr, pc}^
   1b04c:	ldcls	3, cr2, [r6], {42}	; 0x2a
   1b050:	bmi	122345c <g_benchSeparately@@Base+0x11f4428>
   1b054:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   1b058:			; <UNDEFINED> instruction: 0xf7e56820
   1b05c:	stmdavs	fp!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
   1b060:			; <UNDEFINED> instruction: 0xf77f2b00
   1b064:	stmdami	r4, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
   1b068:	stmdavs	r3!, {r3, r5, r9, sp}
   1b06c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b070:	cdp	7, 11, cr15, cr8, cr5, {7}
   1b074:	blcs	35128 <g_benchSeparately@@Base+0x60f4>
   1b078:	svcge	0x002ff77f
   1b07c:	andcs	r4, r2, #4128768	; 0x3f0000
   1b080:	tstcs	r1, r3, lsr #16
   1b084:			; <UNDEFINED> instruction: 0xf7e54478
   1b088:	str	lr, [r6, -lr, lsr #29]!
   1b08c:			; <UNDEFINED> instruction: 0x232b4833
   1b090:	tstcs	r1, r6, lsl ip
   1b094:	stmdapl	r4!, {r1, r3, r4, r5, r9, fp, lr}
   1b098:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   1b09c:	svc	0x0020f7e5
   1b0a0:	blcs	35154 <g_benchSeparately@@Base+0x6120>
   1b0a4:	ldmdami	r7!, {r0, r2, r3, r4, r7, r8, sl, fp, ip, lr, pc}
   1b0a8:	stmdavs	r3!, {r0, r3, r5, r9, sp}
   1b0ac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b0b0:	cdp	7, 9, cr15, cr8, cr5, {7}
   1b0b4:	blcs	35168 <g_benchSeparately@@Base+0x6134>
   1b0b8:	ldmdami	r3!, {r0, r1, r4, r7, r8, sl, fp, ip, lr, pc}
   1b0bc:	stmdavs	r3!, {r1, r9, sp}
   1b0c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b0c4:	cdp	7, 8, cr15, cr14, cr5, {7}
   1b0c8:	stmdami	r4!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
   1b0cc:	ldcls	3, cr2, [r6], {71}	; 0x47
   1b0d0:	bmi	ba34dc <g_benchSeparately@@Base+0xb744a8>
   1b0d4:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   1b0d8:			; <UNDEFINED> instruction: 0xf7e56820
   1b0dc:	stmdavs	fp!, {r1, r8, r9, sl, fp, sp, lr, pc}
   1b0e0:			; <UNDEFINED> instruction: 0xdda72b00
   1b0e4:	tstcs	r1, sl, lsr #20
   1b0e8:	bcc	456954 <g_benchSeparately@@Base+0x427920>
   1b0ec:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   1b0f0:	cdp	7, 15, cr15, cr6, cr5, {7}
   1b0f4:	blcs	351a8 <g_benchSeparately@@Base+0x6174>
   1b0f8:	stmdami	r6!, {r2, r3, r4, r7, r8, sl, fp, ip, lr, pc}
   1b0fc:	stmdavs	r3!, {r1, r9, sp}
   1b100:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b104:	cdp	7, 6, cr15, cr14, cr5, {7}
   1b108:	ldmdami	r4, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
   1b10c:	ldcls	3, cr2, [r6], {72}	; 0x48
   1b110:	bmi	86351c <g_benchSeparately@@Base+0x8344e8>
   1b114:	ldrbtmi	r5, [sl], #-2084	; 0xfffff7dc
   1b118:			; <UNDEFINED> instruction: 0xf7e56820
   1b11c:	stmdavs	fp!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1b120:	vstrle	d2, [pc]	; 1b128 <__assert_fail@plt+0x1a164>
   1b124:	tstcs	r1, sp, lsl sl
   1b128:	bcc	456994 <g_benchSeparately@@Base+0x427960>
   1b12c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   1b130:	cdp	7, 13, cr15, cr6, cr5, {7}
   1b134:	blcs	351e8 <g_benchSeparately@@Base+0x61b4>
   1b138:	ldmdami	r9, {r2, r7, r8, sl, fp, ip, lr, pc}
   1b13c:	stmdavs	r3!, {r1, r9, sp}
   1b140:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b144:	cdp	7, 4, cr15, cr14, cr5, {7}
   1b148:	strcs	lr, [r0], #-1916	; 0xfffff884
   1b14c:	strls	r2, [fp], #-1793	; 0xfffff8ff
   1b150:	bllt	1e19154 <g_benchSeparately@@Base+0x1dea120>
   1b154:	cdp	7, 3, cr15, cr4, cr5, {7}
   1b158:	andeq	r4, r1, lr, asr r0
   1b15c:	andeq	r0, r0, r4, lsl #2
   1b160:	andeq	r0, r0, ip, lsl #31
   1b164:	andeq	r2, r0, ip, lsr lr
   1b168:	andeq	r2, r0, lr, lsl #20
   1b16c:	andeq	r4, r1, ip
   1b170:	strdeq	r3, [r1], -ip
   1b174:	andeq	r0, r0, sl, lsr #30
   1b178:	andeq	r2, r0, lr, asr #30
   1b17c:	andeq	r2, r0, ip, lsr #19
   1b180:	andeq	r0, r0, r8, ror #29
   1b184:	andeq	r2, r0, sl, lsr pc
   1b188:	andeq	r2, r0, lr, ror #18
   1b18c:	andeq	r0, r0, sl, lsr #29
   1b190:	andeq	r3, r0, lr, ror #3
   1b194:	andeq	r2, r0, lr, lsr #18
   1b198:	andeq	r0, r0, sl, ror #28
   1b19c:	andeq	r3, r0, lr, lsr #3
   1b1a0:	andeq	r2, r0, lr, ror #17
   1b1a4:	andeq	r0, r0, r0
   1b1a8:	svclt	0x00081e4a
   1b1ac:			; <UNDEFINED> instruction: 0xf0c04770
   1b1b0:	addmi	r8, r8, #36, 2
   1b1b4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   1b1b8:			; <UNDEFINED> instruction: 0xf0004211
   1b1bc:	blx	fec3b620 <g_benchSeparately@@Base+0xfec0c5ec>
   1b1c0:	blx	fec97fc8 <g_benchSeparately@@Base+0xfec68f94>
   1b1c4:	bl	fe8d7bd0 <g_benchSeparately@@Base+0xfe8a8b9c>
   1b1c8:			; <UNDEFINED> instruction: 0xf1c30303
   1b1cc:	andge	r0, r4, #2080374784	; 0x7c000000
   1b1d0:	movwne	lr, #15106	; 0x3b02
   1b1d4:	andeq	pc, r0, #79	; 0x4f
   1b1d8:	svclt	0x0000469f
   1b1dc:	andhi	pc, r0, pc, lsr #7
   1b1e0:	svcvc	0x00c1ebb0
   1b1e4:	bl	10cadec <g_benchSeparately@@Base+0x109bdb8>
   1b1e8:	svclt	0x00280202
   1b1ec:	sbcvc	lr, r1, r0, lsr #23
   1b1f0:	svcvc	0x0081ebb0
   1b1f4:	bl	10cadfc <g_benchSeparately@@Base+0x109bdc8>
   1b1f8:	svclt	0x00280202
   1b1fc:	addvc	lr, r1, r0, lsr #23
   1b200:	svcvc	0x0041ebb0
   1b204:	bl	10cae0c <g_benchSeparately@@Base+0x109bdd8>
   1b208:	svclt	0x00280202
   1b20c:	subvc	lr, r1, r0, lsr #23
   1b210:	svcvc	0x0001ebb0
   1b214:	bl	10cae1c <g_benchSeparately@@Base+0x109bde8>
   1b218:	svclt	0x00280202
   1b21c:	andvc	lr, r1, r0, lsr #23
   1b220:	svcvs	0x00c1ebb0
   1b224:	bl	10cae2c <g_benchSeparately@@Base+0x109bdf8>
   1b228:	svclt	0x00280202
   1b22c:	sbcvs	lr, r1, r0, lsr #23
   1b230:	svcvs	0x0081ebb0
   1b234:	bl	10cae3c <g_benchSeparately@@Base+0x109be08>
   1b238:	svclt	0x00280202
   1b23c:	addvs	lr, r1, r0, lsr #23
   1b240:	svcvs	0x0041ebb0
   1b244:	bl	10cae4c <g_benchSeparately@@Base+0x109be18>
   1b248:	svclt	0x00280202
   1b24c:	subvs	lr, r1, r0, lsr #23
   1b250:	svcvs	0x0001ebb0
   1b254:	bl	10cae5c <g_benchSeparately@@Base+0x109be28>
   1b258:	svclt	0x00280202
   1b25c:	andvs	lr, r1, r0, lsr #23
   1b260:	svcpl	0x00c1ebb0
   1b264:	bl	10cae6c <g_benchSeparately@@Base+0x109be38>
   1b268:	svclt	0x00280202
   1b26c:	sbcpl	lr, r1, r0, lsr #23
   1b270:	svcpl	0x0081ebb0
   1b274:	bl	10cae7c <g_benchSeparately@@Base+0x109be48>
   1b278:	svclt	0x00280202
   1b27c:	addpl	lr, r1, r0, lsr #23
   1b280:	svcpl	0x0041ebb0
   1b284:	bl	10cae8c <g_benchSeparately@@Base+0x109be58>
   1b288:	svclt	0x00280202
   1b28c:	subpl	lr, r1, r0, lsr #23
   1b290:	svcpl	0x0001ebb0
   1b294:	bl	10cae9c <g_benchSeparately@@Base+0x109be68>
   1b298:	svclt	0x00280202
   1b29c:	andpl	lr, r1, r0, lsr #23
   1b2a0:	svcmi	0x00c1ebb0
   1b2a4:	bl	10caeac <g_benchSeparately@@Base+0x109be78>
   1b2a8:	svclt	0x00280202
   1b2ac:	sbcmi	lr, r1, r0, lsr #23
   1b2b0:	svcmi	0x0081ebb0
   1b2b4:	bl	10caebc <g_benchSeparately@@Base+0x109be88>
   1b2b8:	svclt	0x00280202
   1b2bc:	addmi	lr, r1, r0, lsr #23
   1b2c0:	svcmi	0x0041ebb0
   1b2c4:	bl	10caecc <g_benchSeparately@@Base+0x109be98>
   1b2c8:	svclt	0x00280202
   1b2cc:	submi	lr, r1, r0, lsr #23
   1b2d0:	svcmi	0x0001ebb0
   1b2d4:	bl	10caedc <g_benchSeparately@@Base+0x109bea8>
   1b2d8:	svclt	0x00280202
   1b2dc:	andmi	lr, r1, r0, lsr #23
   1b2e0:	svccc	0x00c1ebb0
   1b2e4:	bl	10caeec <g_benchSeparately@@Base+0x109beb8>
   1b2e8:	svclt	0x00280202
   1b2ec:	sbccc	lr, r1, r0, lsr #23
   1b2f0:	svccc	0x0081ebb0
   1b2f4:	bl	10caefc <g_benchSeparately@@Base+0x109bec8>
   1b2f8:	svclt	0x00280202
   1b2fc:	addcc	lr, r1, r0, lsr #23
   1b300:	svccc	0x0041ebb0
   1b304:	bl	10caf0c <g_benchSeparately@@Base+0x109bed8>
   1b308:	svclt	0x00280202
   1b30c:	subcc	lr, r1, r0, lsr #23
   1b310:	svccc	0x0001ebb0
   1b314:	bl	10caf1c <g_benchSeparately@@Base+0x109bee8>
   1b318:	svclt	0x00280202
   1b31c:	andcc	lr, r1, r0, lsr #23
   1b320:	svccs	0x00c1ebb0
   1b324:	bl	10caf2c <g_benchSeparately@@Base+0x109bef8>
   1b328:	svclt	0x00280202
   1b32c:	sbccs	lr, r1, r0, lsr #23
   1b330:	svccs	0x0081ebb0
   1b334:	bl	10caf3c <g_benchSeparately@@Base+0x109bf08>
   1b338:	svclt	0x00280202
   1b33c:	addcs	lr, r1, r0, lsr #23
   1b340:	svccs	0x0041ebb0
   1b344:	bl	10caf4c <g_benchSeparately@@Base+0x109bf18>
   1b348:	svclt	0x00280202
   1b34c:	subcs	lr, r1, r0, lsr #23
   1b350:	svccs	0x0001ebb0
   1b354:	bl	10caf5c <g_benchSeparately@@Base+0x109bf28>
   1b358:	svclt	0x00280202
   1b35c:	andcs	lr, r1, r0, lsr #23
   1b360:	svcne	0x00c1ebb0
   1b364:	bl	10caf6c <g_benchSeparately@@Base+0x109bf38>
   1b368:	svclt	0x00280202
   1b36c:	sbcne	lr, r1, r0, lsr #23
   1b370:	svcne	0x0081ebb0
   1b374:	bl	10caf7c <g_benchSeparately@@Base+0x109bf48>
   1b378:	svclt	0x00280202
   1b37c:	addne	lr, r1, r0, lsr #23
   1b380:	svcne	0x0041ebb0
   1b384:	bl	10caf8c <g_benchSeparately@@Base+0x109bf58>
   1b388:	svclt	0x00280202
   1b38c:	subne	lr, r1, r0, lsr #23
   1b390:	svcne	0x0001ebb0
   1b394:	bl	10caf9c <g_benchSeparately@@Base+0x109bf68>
   1b398:	svclt	0x00280202
   1b39c:	andne	lr, r1, r0, lsr #23
   1b3a0:	svceq	0x00c1ebb0
   1b3a4:	bl	10cafac <g_benchSeparately@@Base+0x109bf78>
   1b3a8:	svclt	0x00280202
   1b3ac:	sbceq	lr, r1, r0, lsr #23
   1b3b0:	svceq	0x0081ebb0
   1b3b4:	bl	10cafbc <g_benchSeparately@@Base+0x109bf88>
   1b3b8:	svclt	0x00280202
   1b3bc:	addeq	lr, r1, r0, lsr #23
   1b3c0:	svceq	0x0041ebb0
   1b3c4:	bl	10cafcc <g_benchSeparately@@Base+0x109bf98>
   1b3c8:	svclt	0x00280202
   1b3cc:	subeq	lr, r1, r0, lsr #23
   1b3d0:	svceq	0x0001ebb0
   1b3d4:	bl	10cafdc <g_benchSeparately@@Base+0x109bfa8>
   1b3d8:	svclt	0x00280202
   1b3dc:	andeq	lr, r1, r0, lsr #23
   1b3e0:			; <UNDEFINED> instruction: 0x47704610
   1b3e4:	andcs	fp, r1, ip, lsl #30
   1b3e8:	ldrbmi	r2, [r0, -r0]!
   1b3ec:			; <UNDEFINED> instruction: 0xf281fab1
   1b3f0:	andseq	pc, pc, #-2147483600	; 0x80000030
   1b3f4:			; <UNDEFINED> instruction: 0xf002fa20
   1b3f8:	tstlt	r8, r0, ror r7
   1b3fc:	rscscc	pc, pc, pc, asr #32
   1b400:	bllt	ed7408 <g_benchSeparately@@Base+0xea83d4>
   1b404:	rscsle	r2, r8, r0, lsl #18
   1b408:	andmi	lr, r3, sp, lsr #18
   1b40c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1b410:			; <UNDEFINED> instruction: 0x4006e8bd
   1b414:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1b418:	smlatbeq	r3, r1, fp, lr
   1b41c:	svclt	0x00004770
   1b420:			; <UNDEFINED> instruction: 0xf0002900
   1b424:	b	fe03b924 <g_benchSeparately@@Base+0xfe00c8f0>
   1b428:	svclt	0x00480c01
   1b42c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   1b430:	tsthi	pc, r0	; <UNPREDICTABLE>
   1b434:	svclt	0x00480003
   1b438:	addmi	r4, fp, #805306372	; 0x30000004
   1b43c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   1b440:			; <UNDEFINED> instruction: 0xf0004211
   1b444:	blx	fecfb8d8 <g_benchSeparately@@Base+0xfeccc8a4>
   1b448:	blx	fec97e5c <g_benchSeparately@@Base+0xfec68e28>
   1b44c:	bl	fe857658 <g_benchSeparately@@Base+0xfe828624>
   1b450:			; <UNDEFINED> instruction: 0xf1c20202
   1b454:	andge	r0, r4, pc, lsl r2
   1b458:	andne	lr, r2, #0, 22
   1b45c:	andeq	pc, r0, pc, asr #32
   1b460:	svclt	0x00004697
   1b464:	andhi	pc, r0, pc, lsr #7
   1b468:	svcvc	0x00c1ebb3
   1b46c:	bl	104b074 <g_benchSeparately@@Base+0x101c040>
   1b470:	svclt	0x00280000
   1b474:	bicvc	lr, r1, #166912	; 0x28c00
   1b478:	svcvc	0x0081ebb3
   1b47c:	bl	104b084 <g_benchSeparately@@Base+0x101c050>
   1b480:	svclt	0x00280000
   1b484:	orrvc	lr, r1, #166912	; 0x28c00
   1b488:	svcvc	0x0041ebb3
   1b48c:	bl	104b094 <g_benchSeparately@@Base+0x101c060>
   1b490:	svclt	0x00280000
   1b494:	movtvc	lr, #7075	; 0x1ba3
   1b498:	svcvc	0x0001ebb3
   1b49c:	bl	104b0a4 <g_benchSeparately@@Base+0x101c070>
   1b4a0:	svclt	0x00280000
   1b4a4:	movwvc	lr, #7075	; 0x1ba3
   1b4a8:	svcvs	0x00c1ebb3
   1b4ac:	bl	104b0b4 <g_benchSeparately@@Base+0x101c080>
   1b4b0:	svclt	0x00280000
   1b4b4:	bicvs	lr, r1, #166912	; 0x28c00
   1b4b8:	svcvs	0x0081ebb3
   1b4bc:	bl	104b0c4 <g_benchSeparately@@Base+0x101c090>
   1b4c0:	svclt	0x00280000
   1b4c4:	orrvs	lr, r1, #166912	; 0x28c00
   1b4c8:	svcvs	0x0041ebb3
   1b4cc:	bl	104b0d4 <g_benchSeparately@@Base+0x101c0a0>
   1b4d0:	svclt	0x00280000
   1b4d4:	movtvs	lr, #7075	; 0x1ba3
   1b4d8:	svcvs	0x0001ebb3
   1b4dc:	bl	104b0e4 <g_benchSeparately@@Base+0x101c0b0>
   1b4e0:	svclt	0x00280000
   1b4e4:	movwvs	lr, #7075	; 0x1ba3
   1b4e8:	svcpl	0x00c1ebb3
   1b4ec:	bl	104b0f4 <g_benchSeparately@@Base+0x101c0c0>
   1b4f0:	svclt	0x00280000
   1b4f4:	bicpl	lr, r1, #166912	; 0x28c00
   1b4f8:	svcpl	0x0081ebb3
   1b4fc:	bl	104b104 <g_benchSeparately@@Base+0x101c0d0>
   1b500:	svclt	0x00280000
   1b504:	orrpl	lr, r1, #166912	; 0x28c00
   1b508:	svcpl	0x0041ebb3
   1b50c:	bl	104b114 <g_benchSeparately@@Base+0x101c0e0>
   1b510:	svclt	0x00280000
   1b514:	movtpl	lr, #7075	; 0x1ba3
   1b518:	svcpl	0x0001ebb3
   1b51c:	bl	104b124 <g_benchSeparately@@Base+0x101c0f0>
   1b520:	svclt	0x00280000
   1b524:	movwpl	lr, #7075	; 0x1ba3
   1b528:	svcmi	0x00c1ebb3
   1b52c:	bl	104b134 <g_benchSeparately@@Base+0x101c100>
   1b530:	svclt	0x00280000
   1b534:	bicmi	lr, r1, #166912	; 0x28c00
   1b538:	svcmi	0x0081ebb3
   1b53c:	bl	104b144 <g_benchSeparately@@Base+0x101c110>
   1b540:	svclt	0x00280000
   1b544:	orrmi	lr, r1, #166912	; 0x28c00
   1b548:	svcmi	0x0041ebb3
   1b54c:	bl	104b154 <g_benchSeparately@@Base+0x101c120>
   1b550:	svclt	0x00280000
   1b554:	movtmi	lr, #7075	; 0x1ba3
   1b558:	svcmi	0x0001ebb3
   1b55c:	bl	104b164 <g_benchSeparately@@Base+0x101c130>
   1b560:	svclt	0x00280000
   1b564:	movwmi	lr, #7075	; 0x1ba3
   1b568:	svccc	0x00c1ebb3
   1b56c:	bl	104b174 <g_benchSeparately@@Base+0x101c140>
   1b570:	svclt	0x00280000
   1b574:	biccc	lr, r1, #166912	; 0x28c00
   1b578:	svccc	0x0081ebb3
   1b57c:	bl	104b184 <g_benchSeparately@@Base+0x101c150>
   1b580:	svclt	0x00280000
   1b584:	orrcc	lr, r1, #166912	; 0x28c00
   1b588:	svccc	0x0041ebb3
   1b58c:	bl	104b194 <g_benchSeparately@@Base+0x101c160>
   1b590:	svclt	0x00280000
   1b594:	movtcc	lr, #7075	; 0x1ba3
   1b598:	svccc	0x0001ebb3
   1b59c:	bl	104b1a4 <g_benchSeparately@@Base+0x101c170>
   1b5a0:	svclt	0x00280000
   1b5a4:	movwcc	lr, #7075	; 0x1ba3
   1b5a8:	svccs	0x00c1ebb3
   1b5ac:	bl	104b1b4 <g_benchSeparately@@Base+0x101c180>
   1b5b0:	svclt	0x00280000
   1b5b4:	biccs	lr, r1, #166912	; 0x28c00
   1b5b8:	svccs	0x0081ebb3
   1b5bc:	bl	104b1c4 <g_benchSeparately@@Base+0x101c190>
   1b5c0:	svclt	0x00280000
   1b5c4:	orrcs	lr, r1, #166912	; 0x28c00
   1b5c8:	svccs	0x0041ebb3
   1b5cc:	bl	104b1d4 <g_benchSeparately@@Base+0x101c1a0>
   1b5d0:	svclt	0x00280000
   1b5d4:	movtcs	lr, #7075	; 0x1ba3
   1b5d8:	svccs	0x0001ebb3
   1b5dc:	bl	104b1e4 <g_benchSeparately@@Base+0x101c1b0>
   1b5e0:	svclt	0x00280000
   1b5e4:	movwcs	lr, #7075	; 0x1ba3
   1b5e8:	svcne	0x00c1ebb3
   1b5ec:	bl	104b1f4 <g_benchSeparately@@Base+0x101c1c0>
   1b5f0:	svclt	0x00280000
   1b5f4:	bicne	lr, r1, #166912	; 0x28c00
   1b5f8:	svcne	0x0081ebb3
   1b5fc:	bl	104b204 <g_benchSeparately@@Base+0x101c1d0>
   1b600:	svclt	0x00280000
   1b604:	orrne	lr, r1, #166912	; 0x28c00
   1b608:	svcne	0x0041ebb3
   1b60c:	bl	104b214 <g_benchSeparately@@Base+0x101c1e0>
   1b610:	svclt	0x00280000
   1b614:	movtne	lr, #7075	; 0x1ba3
   1b618:	svcne	0x0001ebb3
   1b61c:	bl	104b224 <g_benchSeparately@@Base+0x101c1f0>
   1b620:	svclt	0x00280000
   1b624:	movwne	lr, #7075	; 0x1ba3
   1b628:	svceq	0x00c1ebb3
   1b62c:	bl	104b234 <g_benchSeparately@@Base+0x101c200>
   1b630:	svclt	0x00280000
   1b634:	biceq	lr, r1, #166912	; 0x28c00
   1b638:	svceq	0x0081ebb3
   1b63c:	bl	104b244 <g_benchSeparately@@Base+0x101c210>
   1b640:	svclt	0x00280000
   1b644:	orreq	lr, r1, #166912	; 0x28c00
   1b648:	svceq	0x0041ebb3
   1b64c:	bl	104b254 <g_benchSeparately@@Base+0x101c220>
   1b650:	svclt	0x00280000
   1b654:	movteq	lr, #7075	; 0x1ba3
   1b658:	svceq	0x0001ebb3
   1b65c:	bl	104b264 <g_benchSeparately@@Base+0x101c230>
   1b660:	svclt	0x00280000
   1b664:	movweq	lr, #7075	; 0x1ba3
   1b668:	svceq	0x0000f1bc
   1b66c:	submi	fp, r0, #72, 30	; 0x120
   1b670:	b	fe72d438 <g_benchSeparately@@Base+0xfe6fe404>
   1b674:	svclt	0x00480f00
   1b678:	ldrbmi	r4, [r0, -r0, asr #4]!
   1b67c:	andcs	fp, r0, r8, lsr pc
   1b680:	b	140b298 <g_benchSeparately@@Base+0x13dc264>
   1b684:			; <UNDEFINED> instruction: 0xf04070ec
   1b688:	ldrbmi	r0, [r0, -r1]!
   1b68c:			; <UNDEFINED> instruction: 0xf281fab1
   1b690:	andseq	pc, pc, #-2147483600	; 0x80000030
   1b694:	svceq	0x0000f1bc
   1b698:			; <UNDEFINED> instruction: 0xf002fa23
   1b69c:	submi	fp, r0, #72, 30	; 0x120
   1b6a0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1b6a4:			; <UNDEFINED> instruction: 0xf06fbfc8
   1b6a8:	svclt	0x00b84000
   1b6ac:	andmi	pc, r0, pc, asr #32
   1b6b0:	stmiblt	r2!, {ip, sp, lr, pc}^
   1b6b4:	rscsle	r2, r4, r0, lsl #18
   1b6b8:	andmi	lr, r3, sp, lsr #18
   1b6bc:	mrc2	7, 5, pc, cr3, cr15, {7}
   1b6c0:			; <UNDEFINED> instruction: 0x4006e8bd
   1b6c4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1b6c8:	smlatbeq	r3, r1, fp, lr
   1b6cc:	svclt	0x00004770
   1b6d0:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   1b6d4:	svclt	0x0000e002
   1b6d8:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
   1b6dc:	b	1408ba4 <g_benchSeparately@@Base+0x13d9b70>
   1b6e0:	b	13dc7ec <g_benchSeparately@@Base+0x13ad7b8>
   1b6e4:	b	fe51cbf8 <g_benchSeparately@@Base+0xfe4edbc4>
   1b6e8:	svclt	0x00080f05
   1b6ec:	svceq	0x0002ea90
   1b6f0:	b	154b374 <g_benchSeparately@@Base+0x151c340>
   1b6f4:	b	155e6fc <g_benchSeparately@@Base+0x152f6c8>
   1b6f8:	b	1fde708 <g_benchSeparately@@Base+0x1faf6d4>
   1b6fc:	b	1ff2894 <g_benchSeparately@@Base+0x1fc3860>
   1b700:			; <UNDEFINED> instruction: 0xf0005c65
   1b704:	b	13fba94 <g_benchSeparately@@Base+0x13cca60>
   1b708:	bl	ff530860 <g_benchSeparately@@Base+0xff50182c>
   1b70c:	svclt	0x00b85555
   1b710:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
   1b714:	b	fe02c7cc <g_benchSeparately@@Base+0xfdffd798>
   1b718:	b	fe05bf28 <g_benchSeparately@@Base+0xfe02cef4>
   1b71c:	b	fe09c330 <g_benchSeparately@@Base+0xfe06d2fc>
   1b720:	b	fe0db728 <g_benchSeparately@@Base+0xfe0ac6f4>
   1b724:	b	fe01bb30 <g_benchSeparately@@Base+0xfdfecafc>
   1b728:	b	fe05bf38 <g_benchSeparately@@Base+0xfe02cf04>
   1b72c:	ldccs	3, cr0, [r6, #-12]!
   1b730:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
   1b734:	svcmi	0x0000f011
   1b738:	tstcc	r1, pc, asr #20
   1b73c:	cfstrsne	mvf15, [r0], {79}	; 0x4f
   1b740:	tstcc	r1, ip, asr #20
   1b744:	submi	sp, r0, #2
   1b748:	cmpeq	r1, r1, ror #22
   1b74c:	svcmi	0x0000f013
   1b750:	movwcc	lr, #14927	; 0x3a4f
   1b754:	tstcc	r3, #76, 20	; 0x4c000
   1b758:	subsmi	sp, r2, #2
   1b75c:	movteq	lr, #15203	; 0x3b63
   1b760:	svceq	0x0005ea94
   1b764:	adchi	pc, r7, r0
   1b768:	streq	pc, [r1], #-420	; 0xfffffe5c
   1b76c:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   1b770:	blx	d23ac <g_benchSeparately@@Base+0xa3378>
   1b774:	blx	8da7b4 <g_benchSeparately@@Base+0x8ab780>
   1b778:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
   1b77c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1b780:	vpmax.s8	d15, d14, d3
   1b784:	blx	10e198c <g_benchSeparately@@Base+0x10b2958>
   1b788:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
   1b78c:			; <UNDEFINED> instruction: 0xf1a5e00e
   1b790:			; <UNDEFINED> instruction: 0xf10e0520
   1b794:	bcs	5f01c <g_benchSeparately@@Base+0x2ffe8>
   1b798:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
   1b79c:			; <UNDEFINED> instruction: 0xf04cbf28
   1b7a0:	blx	10de7b0 <g_benchSeparately@@Base+0x10af77c>
   1b7a4:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
   1b7a8:	mvnvc	lr, r1, asr fp
   1b7ac:	strmi	pc, [r0, #-1]
   1b7b0:			; <UNDEFINED> instruction: 0xf04fd507
   1b7b4:			; <UNDEFINED> instruction: 0xf1dc0e00
   1b7b8:	bl	1f9e7c0 <g_benchSeparately@@Base+0x1f6f78c>
   1b7bc:	bl	1b9b7c4 <g_benchSeparately@@Base+0x1b6c790>
   1b7c0:			; <UNDEFINED> instruction: 0xf5b10101
   1b7c4:	tstle	fp, #128, 30	; 0x200
   1b7c8:	svcne	0x0000f5b1
   1b7cc:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
   1b7d0:	eorseq	lr, r0, pc, asr sl
   1b7d4:			; <UNDEFINED> instruction: 0x0c3cea4f
   1b7d8:	streq	pc, [r1], #-260	; 0xfffffefc
   1b7dc:	subpl	lr, r4, #323584	; 0x4f000
   1b7e0:	svceq	0x0080f512
   1b7e4:	addshi	pc, sl, r0, lsl #1
   1b7e8:	svcmi	0x0000f1bc
   1b7ec:	b	180b414 <g_benchSeparately@@Base+0x17dc3e0>
   1b7f0:			; <UNDEFINED> instruction: 0xf1500c50
   1b7f4:	bl	105b7fc <g_benchSeparately@@Base+0x102c7c8>
   1b7f8:	b	106fc10 <g_benchSeparately@@Base+0x1040bdc>
   1b7fc:	ldflts	f0, [r0, #-20]!	; 0xffffffec
   1b800:	mcrreq	10, 5, lr, ip, cr15
   1b804:	bl	106bd0c <g_benchSeparately@@Base+0x103ccd8>
   1b808:	stfccs	f0, [r1], {1}
   1b80c:			; <UNDEFINED> instruction: 0xf5b1bf28
   1b810:	rscle	r1, r9, #128, 30	; 0x200
   1b814:	svceq	0x0000f091
   1b818:	strmi	fp, [r1], -r4, lsl #30
   1b81c:	blx	fec63824 <g_benchSeparately@@Base+0xfec347f0>
   1b820:	svclt	0x0008f381
   1b824:			; <UNDEFINED> instruction: 0xf1a33320
   1b828:			; <UNDEFINED> instruction: 0xf1b3030b
   1b82c:	ble	31c0b4 <g_benchSeparately@@Base+0x2ed080>
   1b830:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
   1b834:	ldfeqd	f7, [r4], {2}
   1b838:	andeq	pc, ip, #-2147483600	; 0x80000030
   1b83c:			; <UNDEFINED> instruction: 0xf00cfa01
   1b840:			; <UNDEFINED> instruction: 0xf102fa21
   1b844:			; <UNDEFINED> instruction: 0xf102e00c
   1b848:	svclt	0x00d80214
   1b84c:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
   1b850:			; <UNDEFINED> instruction: 0xf102fa01
   1b854:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
   1b858:	b	108b7d0 <g_benchSeparately@@Base+0x105c79c>
   1b85c:	addsmi	r0, r0, ip, lsl #2
   1b860:	svclt	0x00a21ae4
   1b864:	tstpl	r4, r1, lsl #22
   1b868:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
   1b86c:	streq	lr, [r4], #-2671	; 0xfffff591
   1b870:	ble	72a8f4 <g_benchSeparately@@Base+0x6fb8c0>
   1b874:	cfstrsle	mvf3, [lr], {12}
   1b878:	ldreq	pc, [r4], #-260	; 0xfffffefc
   1b87c:	eoreq	pc, r0, #196, 2	; 0x31
   1b880:			; <UNDEFINED> instruction: 0xf004fa20
   1b884:	vpmax.u8	d15, d2, d1
   1b888:	andeq	lr, r3, r0, asr #20
   1b88c:	vpmax.u8	d15, d4, d17
   1b890:	tsteq	r3, r5, asr #20
   1b894:			; <UNDEFINED> instruction: 0xf1c4bd30
   1b898:			; <UNDEFINED> instruction: 0xf1c4040c
   1b89c:	blx	81c124 <g_benchSeparately@@Base+0x7ed0f0>
   1b8a0:	blx	978b0 <g_benchSeparately@@Base+0x6887c>
   1b8a4:	b	10584bc <g_benchSeparately@@Base+0x1029488>
   1b8a8:	strtmi	r0, [r9], -r3
   1b8ac:	blx	88ad74 <g_benchSeparately@@Base+0x85bd40>
   1b8b0:	strtmi	pc, [r9], -r4
   1b8b4:			; <UNDEFINED> instruction: 0xf094bd30
   1b8b8:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
   1b8bc:	svclt	0x00061380
   1b8c0:	orrne	pc, r0, r1, lsl #9
   1b8c4:	cfstrscc	mvf3, [r1, #-4]
   1b8c8:	b	2015608 <g_benchSeparately@@Base+0x1fe65d4>
   1b8cc:	svclt	0x00185c64
   1b8d0:			; <UNDEFINED> instruction: 0x5c65ea7f
   1b8d4:	b	fe54f980 <g_benchSeparately@@Base+0xfe52094c>
   1b8d8:	svclt	0x00080f05
   1b8dc:	svceq	0x0002ea90
   1b8e0:	b	154f8fc <g_benchSeparately@@Base+0x15208c8>
   1b8e4:	svclt	0x00040c00
   1b8e8:			; <UNDEFINED> instruction: 0x46104619
   1b8ec:	b	fe48adb4 <g_benchSeparately@@Base+0xfe45bd80>
   1b8f0:	svclt	0x001e0f03
   1b8f4:	andcs	r2, r0, r0, lsl #2
   1b8f8:	b	180adc0 <g_benchSeparately@@Base+0x17dbd8c>
   1b8fc:	tstle	r5, r4, asr ip
   1b900:	cmpmi	r9, r0, asr #32
   1b904:			; <UNDEFINED> instruction: 0xf041bf28
   1b908:	ldflts	f4, [r0, #-0]
   1b90c:	streq	pc, [r0], #1300	; 0x514
   1b910:			; <UNDEFINED> instruction: 0xf501bf3c
   1b914:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
   1b918:	strmi	pc, [r0, #-1]
   1b91c:	mvnsmi	pc, r5, asr #32
   1b920:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
   1b924:	andeq	pc, r0, pc, asr #32
   1b928:	b	200adf0 <g_benchSeparately@@Base+0x1fdbdbc>
   1b92c:	svclt	0x001a5c64
   1b930:			; <UNDEFINED> instruction: 0x46104619
   1b934:			; <UNDEFINED> instruction: 0x5c65ea7f
   1b938:			; <UNDEFINED> instruction: 0x460bbf1c
   1b93c:	b	142d14c <g_benchSeparately@@Base+0x13fe118>
   1b940:	svclt	0x00063401
   1b944:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
   1b948:	svceq	0x0003ea91
   1b94c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   1b950:	svclt	0x0000bd30
   1b954:	svceq	0x0000f090
   1b958:	tstcs	r0, r4, lsl #30
   1b95c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1b960:	strvs	pc, [r0], #1103	; 0x44f
   1b964:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   1b968:	streq	pc, [r0, #-79]	; 0xffffffb1
   1b96c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1b970:	svclt	0x0000e750
   1b974:	svceq	0x0000f090
   1b978:	tstcs	r0, r4, lsl #30
   1b97c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1b980:	strvs	pc, [r0], #1103	; 0x44f
   1b984:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   1b988:	strmi	pc, [r0, #-16]
   1b98c:	submi	fp, r0, #72, 30	; 0x120
   1b990:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1b994:	svclt	0x0000e73e
   1b998:	b	13dbaa8 <g_benchSeparately@@Base+0x13aca74>
   1b99c:	b	13dc12c <g_benchSeparately@@Base+0x13ad0f8>
   1b9a0:	b	13dbe6c <g_benchSeparately@@Base+0x13ace38>
   1b9a4:	svclt	0x001f7002
   1b9a8:	cmnmi	pc, #18	; <UNPREDICTABLE>
   1b9ac:	svcmi	0x007ff093
   1b9b0:	msrpl	SPSR_, r1, lsl #1
   1b9b4:			; <UNDEFINED> instruction: 0xf0324770
   1b9b8:	svclt	0x0008427f
   1b9bc:			; <UNDEFINED> instruction: 0xf0934770
   1b9c0:	svclt	0x00044f7f
   1b9c4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   1b9c8:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1b9cc:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   1b9d0:	strmi	pc, [r0, #-1]
   1b9d4:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
   1b9d8:	svclt	0x0000e71c
   1b9dc:	andeq	lr, r1, #80, 20	; 0x50000
   1b9e0:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1b9e4:			; <UNDEFINED> instruction: 0xf04fb530
   1b9e8:	and	r0, sl, r0, lsl #10
   1b9ec:	andeq	lr, r1, #80, 20	; 0x50000
   1b9f0:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1b9f4:			; <UNDEFINED> instruction: 0xf011b530
   1b9f8:	strle	r4, [r2, #-1280]	; 0xfffffb00
   1b9fc:	bl	186c304 <g_benchSeparately@@Base+0x183d2d0>
   1ba00:	vst4.16	{d16,d18,d20,d22}, [pc], r1
   1ba04:			; <UNDEFINED> instruction: 0xf1046480
   1ba08:	b	17dcad8 <g_benchSeparately@@Base+0x17adaa4>
   1ba0c:			; <UNDEFINED> instruction: 0xf43f5c91
   1ba10:			; <UNDEFINED> instruction: 0xf04faed8
   1ba14:	b	17dc228 <g_benchSeparately@@Base+0x17ad1f4>
   1ba18:	svclt	0x00180cdc
   1ba1c:	b	17e8230 <g_benchSeparately@@Base+0x17b91fc>
   1ba20:	svclt	0x00180cdc
   1ba24:	bl	a8238 <g_benchSeparately@@Base+0x79204>
   1ba28:			; <UNDEFINED> instruction: 0xf1c202dc
   1ba2c:	blx	1c6b4 <_IO_stdin_used@@Base+0xac8>
   1ba30:	blx	85aa44 <g_benchSeparately@@Base+0x82ba10>
   1ba34:	blx	97a44 <g_benchSeparately@@Base+0x68a10>
   1ba38:	b	105b24c <g_benchSeparately@@Base+0x102c218>
   1ba3c:	blx	85ba7c <g_benchSeparately@@Base+0x82ca48>
   1ba40:	ldrmi	pc, [r4], #-258	; 0xfffffefe
   1ba44:	svclt	0x0000e6bd
   1ba48:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   1ba4c:	svclt	0x00082900
   1ba50:	svclt	0x001c2800
   1ba54:	mvnscc	pc, pc, asr #32
   1ba58:	rscscc	pc, pc, pc, asr #32
   1ba5c:	stmdalt	ip, {ip, sp, lr, pc}
   1ba60:	stfeqd	f7, [r8], {173}	; 0xad
   1ba64:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   1ba68:			; <UNDEFINED> instruction: 0xf80cf000
   1ba6c:	ldrd	pc, [r4], -sp
   1ba70:	movwcs	lr, #10717	; 0x29dd
   1ba74:	ldrbmi	fp, [r0, -r4]!
   1ba78:			; <UNDEFINED> instruction: 0xf04fb502
   1ba7c:			; <UNDEFINED> instruction: 0xf7e50008
   1ba80:	vstrlt.16	s28, [r2, #-156]	; 0xffffff64	; <UNPREDICTABLE>
   1ba84:	svclt	0x00084299
   1ba88:	push	{r4, r7, r9, lr}
   1ba8c:			; <UNDEFINED> instruction: 0x46044ff0
   1ba90:	andcs	fp, r0, r8, lsr pc
   1ba94:			; <UNDEFINED> instruction: 0xf8dd460d
   1ba98:	svclt	0x0038c024
   1ba9c:	cmnle	fp, #1048576	; 0x100000
   1baa0:			; <UNDEFINED> instruction: 0x46994690
   1baa4:			; <UNDEFINED> instruction: 0xf283fab3
   1baa8:	rsbsle	r2, r0, r0, lsl #22
   1baac:			; <UNDEFINED> instruction: 0xf385fab5
   1bab0:	rsble	r2, r8, r0, lsl #26
   1bab4:			; <UNDEFINED> instruction: 0xf1a21ad2
   1bab8:	blx	25f340 <g_benchSeparately@@Base+0x23030c>
   1babc:	blx	25a6cc <g_benchSeparately@@Base+0x22b698>
   1bac0:			; <UNDEFINED> instruction: 0xf1c2f30e
   1bac4:	b	12dd74c <g_benchSeparately@@Base+0x12ae718>
   1bac8:	blx	a1e6dc <g_benchSeparately@@Base+0x9ef6a8>
   1bacc:	b	13186f0 <g_benchSeparately@@Base+0x12e96bc>
   1bad0:	blx	21e6e4 <g_benchSeparately@@Base+0x1ef6b0>
   1bad4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   1bad8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   1badc:	andcs	fp, r0, ip, lsr pc
   1bae0:	movwle	r4, #42497	; 0xa601
   1bae4:	bl	fed23af0 <g_benchSeparately@@Base+0xfecf4abc>
   1bae8:	blx	1cb18 <_IO_stdin_used@@Base+0xf2c>
   1baec:	blx	857f2c <g_benchSeparately@@Base+0x828ef8>
   1baf0:	bl	1998714 <g_benchSeparately@@Base+0x19696e0>
   1baf4:	tstmi	r9, #46137344	; 0x2c00000
   1baf8:	bcs	2bd40 <_IO_stdin_used@@Base+0x10154>
   1bafc:	b	140fbf4 <g_benchSeparately@@Base+0x13e0bc0>
   1bb00:	b	13ddc70 <g_benchSeparately@@Base+0x13aec3c>
   1bb04:	b	121e078 <g_benchSeparately@@Base+0x11ef044>
   1bb08:	ldrmi	r7, [r6], -fp, asr #17
   1bb0c:	bl	fed53b40 <g_benchSeparately@@Base+0xfed24b0c>
   1bb10:	bl	195c738 <g_benchSeparately@@Base+0x192d704>
   1bb14:	ldmne	fp, {r0, r3, r9, fp}^
   1bb18:	beq	2d6848 <g_benchSeparately@@Base+0x2a7814>
   1bb1c:			; <UNDEFINED> instruction: 0xf14a1c5c
   1bb20:	cfsh32cc	mvfx0, mvfx1, #0
   1bb24:	strbmi	sp, [sp, #-7]
   1bb28:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   1bb2c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   1bb30:	adfccsz	f4, f1, #5.0
   1bb34:	blx	190318 <g_benchSeparately@@Base+0x1612e4>
   1bb38:	blx	95975c <g_benchSeparately@@Base+0x92a728>
   1bb3c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   1bb40:	vseleq.f32	s30, s28, s11
   1bb44:	blx	961f4c <g_benchSeparately@@Base+0x932f18>
   1bb48:	b	1119b58 <g_benchSeparately@@Base+0x10eab24>
   1bb4c:			; <UNDEFINED> instruction: 0xf1a2040e
   1bb50:			; <UNDEFINED> instruction: 0xf1c20720
   1bb54:	blx	21d3dc <g_benchSeparately@@Base+0x1ee3a8>
   1bb58:	blx	158768 <g_benchSeparately@@Base+0x129734>
   1bb5c:	blx	159780 <g_benchSeparately@@Base+0x12a74c>
   1bb60:	b	1118370 <g_benchSeparately@@Base+0x10e933c>
   1bb64:	blx	91c788 <g_benchSeparately@@Base+0x8ed754>
   1bb68:	bl	1199388 <g_benchSeparately@@Base+0x116a354>
   1bb6c:	teqmi	r3, #1073741824	; 0x40000000
   1bb70:	strbmi	r1, [r5], -r0, lsl #21
   1bb74:	tsteq	r3, r1, ror #22
   1bb78:	svceq	0x0000f1bc
   1bb7c:	stmib	ip, {r0, ip, lr, pc}^
   1bb80:	pop	{r8, sl, lr}
   1bb84:	blx	fed3fb4c <g_benchSeparately@@Base+0xfed10b18>
   1bb88:	msrcc	CPSR_, #132, 6	; 0x10000002
   1bb8c:	blx	fee559dc <g_benchSeparately@@Base+0xfee269a8>
   1bb90:	blx	fed985b8 <g_benchSeparately@@Base+0xfed69584>
   1bb94:	eorcc	pc, r0, #335544322	; 0x14000002
   1bb98:	orrle	r2, fp, r0, lsl #26
   1bb9c:	svclt	0x0000e7f3
   1bba0:	mvnsmi	lr, #737280	; 0xb4000
   1bba4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1bba8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1bbac:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1bbb0:	ldm	ip, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bbb4:	blne	1dacdb0 <g_benchSeparately@@Base+0x1d7dd7c>
   1bbb8:	strhle	r1, [sl], -r6
   1bbbc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1bbc0:	svccc	0x0004f855
   1bbc4:	strbmi	r3, [sl], -r1, lsl #8
   1bbc8:	ldrtmi	r4, [r8], -r1, asr #12
   1bbcc:	adcmi	r4, r6, #152, 14	; 0x2600000
   1bbd0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1bbd4:	svclt	0x000083f8
   1bbd8:	andeq	r3, r1, sl, asr #3
   1bbdc:	andeq	r3, r1, r0, asr #3
   1bbe0:	svclt	0x00004770

Disassembly of section .fini:

0001bbe4 <.fini>:
   1bbe4:	push	{r3, lr}
   1bbe8:	pop	{r3, pc}
