[
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320000",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110046",
        "articleTitle": "Eleventh Annual IEEE International High-Level Design Validation and Test Workshop",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "i",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319998",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110057",
        "articleTitle": "Trends in Test: Challenges and Techniques",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37300584800,
                "preferredName": "Wolfgang Meyer",
                "firstName": "Wolfgang",
                "lastName": "Meyer"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320001",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110059",
        "articleTitle": "Formal Verifications in Modern Chip Designs",
        "volume": null,
        "issue": null,
        "startPage": "38",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37301705300,
                "preferredName": "Kei-yong Khoo",
                "firstName": "Kei-yong",
                "lastName": "Khoo"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319987",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110086",
        "articleTitle": "IChecker: An Efficient Checker for Inductive Invariants",
        "volume": null,
        "issue": null,
        "startPage": "176",
        "endPage": "180",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37290530000,
                "preferredName": "Feng Lu",
                "firstName": "Feng",
                "lastName": "Lu"
            },
            {
                "id": 37275533100,
                "preferredName": "K.-T. Cheng",
                "firstName": "K.-T.",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319965",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110064",
        "articleTitle": "Assertion-based Verification of Behavioral Descriptions with Non-linear Solver",
        "volume": null,
        "issue": null,
        "startPage": "61",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295417600,
                "preferredName": "I. Ugarte",
                "firstName": "I.",
                "lastName": "Ugarte"
            },
            {
                "id": 37295417000,
                "preferredName": "P. Sanchez",
                "firstName": "P.",
                "lastName": "Sanchez"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319979",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110078",
        "articleTitle": "Distance-Guided Hybrid Verification with GUIDO",
        "volume": null,
        "issue": null,
        "startPage": "151",
        "endPage": "151",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37267142300,
                "preferredName": "Valeria Bertacco",
                "firstName": "Valeria",
                "lastName": "Bertacco"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319989",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110088",
        "articleTitle": "Panel: Assertion-Based Verification -What's the Big Deal?",
        "volume": null,
        "issue": null,
        "startPage": "183",
        "endPage": "183",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37273499000,
                "preferredName": "Sandeep Shukla",
                "firstName": "Sandeep",
                "lastName": "Shukla"
            },
            {
                "id": 37274867600,
                "preferredName": "Alan J. Hu",
                "firstName": "Alan J.",
                "lastName": "Hu"
            },
            {
                "id": 37086792116,
                "preferredName": "Jacob Abrahams",
                "firstName": "Jacob",
                "lastName": "Abrahams"
            },
            {
                "id": 37327231400,
                "preferredName": "Pranav Ashar",
                "firstName": "Pranav",
                "lastName": "Ashar"
            },
            {
                "id": 37528212200,
                "preferredName": "Harry Foster",
                "firstName": "Harry",
                "lastName": "Foster"
            },
            {
                "id": 38272571800,
                "preferredName": "Avner Landver",
                "firstName": "Avner",
                "lastName": "Landver"
            },
            {
                "id": 37295705700,
                "preferredName": "Carl Pixley",
                "firstName": "Carl",
                "lastName": "Pixley"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320004",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110061",
        "articleTitle": "Easily Testable Implementation for Bit Parallel Multipliers in GF (2m)",
        "volume": null,
        "issue": null,
        "startPage": "48",
        "endPage": "54",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37284440200,
                "preferredName": "H. Rahaman",
                "firstName": "H.",
                "lastName": "Rahaman"
            },
            {
                "id": 37298481800,
                "preferredName": "J. Mathew",
                "firstName": "J.",
                "lastName": "Mathew"
            },
            {
                "id": 37295576800,
                "preferredName": "A. M. Jabir",
                "firstName": "A. M.",
                "lastName": "Jabir"
            },
            {
                "id": 37276263100,
                "preferredName": "D. K. Pradhan",
                "firstName": "D. K.",
                "lastName": "Pradhan"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319964",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110063",
        "articleTitle": "Error Detection Using Model Checking vs. Simulation",
        "volume": null,
        "issue": null,
        "startPage": "55",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37286702300,
                "preferredName": "Shireesh Verma",
                "firstName": "Shireesh",
                "lastName": "Verma"
            },
            {
                "id": 37289660400,
                "preferredName": "Patricia Lee",
                "firstName": "Patricia",
                "lastName": "Lee"
            },
            {
                "id": 37295535200,
                "preferredName": "Ian G. Harris",
                "firstName": "Ian G.",
                "lastName": "Harris"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319969",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110068",
        "articleTitle": "On the Automatic Transactor Generation for TLM-based Design Flows",
        "volume": null,
        "issue": null,
        "startPage": "85",
        "endPage": "92",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37273824500,
                "preferredName": "Nicola Bombieri",
                "firstName": "Nicola",
                "lastName": "Bombieri"
            },
            {
                "id": 37274499900,
                "preferredName": "Franco Fummi",
                "firstName": "Franco",
                "lastName": "Fummi"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319981",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110080",
        "articleTitle": "Semi-Formal Verification at IBM",
        "volume": null,
        "issue": null,
        "startPage": "152",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295474400,
                "preferredName": "Jason R. Baumgartner",
                "firstName": "Jason R.",
                "lastName": "Baumgartner"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319993",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110092",
        "articleTitle": "Polychronous Methodology For System Design: A True Concurrency Approach",
        "volume": null,
        "issue": null,
        "startPage": "211",
        "endPage": "214",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37267754600,
                "preferredName": "Syed Suhaib",
                "firstName": "Syed",
                "lastName": "Suhaib"
            },
            {
                "id": 37295458900,
                "preferredName": "Deepak Mathaikutty",
                "firstName": "Deepak",
                "lastName": "Mathaikutty"
            },
            {
                "id": 37273499000,
                "preferredName": "Sandeep Shukla",
                "firstName": "Sandeep",
                "lastName": "Shukla"
            },
            {
                "id": 37266784100,
                "preferredName": "Jean-pierre Talpin",
                "firstName": "Jean-pierre",
                "lastName": "Talpin"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319997",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110056",
        "articleTitle": "Disjunctive Transition Relation Decomposition for Efficient Reachability Analysis",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37274142300,
                "preferredName": "Stergios Stergiou",
                "firstName": "Stergios",
                "lastName": "Stergiou"
            },
            {
                "id": 37298627400,
                "preferredName": "Jawahar Jain",
                "firstName": "Jawahar",
                "lastName": "Jain"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319976",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110075",
        "articleTitle": "Taming the Complexity of STE-based Design Verification Using Program Slicing",
        "volume": null,
        "issue": null,
        "startPage": "137",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295467600,
                "preferredName": "Vivekananda M. Vedula",
                "firstName": "Vivekananda M.",
                "lastName": "Vedula"
            },
            {
                "id": 37301973600,
                "preferredName": "Flemming L. Andersen",
                "firstName": "Flemming L.",
                "lastName": "Andersen"
            },
            {
                "id": 37276152300,
                "preferredName": "Jacob A. Abraham",
                "firstName": "Jacob A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319980",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110079",
        "articleTitle": "EverLost: A Flexible Platform for Industrial-Strength Abstraction-Guided Simulation",
        "volume": null,
        "issue": null,
        "startPage": "151",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37274867600,
                "preferredName": "Alan J. Hu",
                "firstName": "Alan J.",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319966",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110065",
        "articleTitle": "Efficient Automata-Based Assertion-Checker Synthesis of PSL Properties",
        "volume": null,
        "issue": null,
        "startPage": "69",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37298657000,
                "preferredName": "Marc Boule",
                "firstName": "Marc",
                "lastName": "Boule"
            },
            {
                "id": 37276474900,
                "preferredName": "Zeljko Zilic",
                "firstName": "Zeljko",
                "lastName": "Zilic"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319996",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110055",
        "articleTitle": "Automated Coverage Directed Test Generation Using a Cell-Based Genetic Algorithm",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295275300,
                "preferredName": "Amer Samarah",
                "firstName": "Amer",
                "lastName": "Samarah"
            },
            {
                "id": 37276623100,
                "preferredName": "Ali Habibi",
                "firstName": "Ali",
                "lastName": "Habibi"
            },
            {
                "id": 37277153600,
                "preferredName": "Sofiene Tahar",
                "firstName": "Sofiene",
                "lastName": "Tahar"
            },
            {
                "id": 37275640100,
                "preferredName": "Nawwaf Kharma",
                "firstName": "Nawwaf",
                "lastName": "Kharma"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319967",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110066",
        "articleTitle": "Specification Language for Transaction Level Assertions",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "84",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "Wolfgang Ecker",
                "firstName": "Wolfgang",
                "lastName": "Ecker"
            },
            {
                "id": 37280037700,
                "preferredName": "Volkan Esen",
                "firstName": "Volkan",
                "lastName": "Esen"
            },
            {
                "id": 37279775900,
                "preferredName": "Thomas Steininger",
                "firstName": "Thomas",
                "lastName": "Steininger"
            },
            {
                "id": 37295546000,
                "preferredName": "Michael Velten",
                "firstName": "Michael",
                "lastName": "Velten"
            },
            {
                "id": 37295536500,
                "preferredName": "Michael Hull",
                "firstName": "Michael",
                "lastName": "Hull"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319972",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110071",
        "articleTitle": "CP with Architectural State Lookup for Functional Test Generation",
        "volume": null,
        "issue": null,
        "startPage": "111",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295605100,
                "preferredName": "B. Gutkovich",
                "firstName": "B.",
                "lastName": "Gutkovich"
            },
            {
                "id": 37295605700,
                "preferredName": "A. Moss",
                "firstName": "A.",
                "lastName": "Moss"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320005",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110053",
        "articleTitle": "Test Directive Generation for Functional Coverage Closure Using Inductive Logic Programming",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295439900,
                "preferredName": "Hsiou-wen Hsueh",
                "firstName": "Hsiou-wen",
                "lastName": "Hsueh"
            },
            {
                "id": 37295441100,
                "preferredName": "Kerstin Eder",
                "firstName": "Kerstin",
                "lastName": "Eder"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319990",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110089",
        "articleTitle": "Runtime Deadlock Analysis of SystemC Designs",
        "volume": null,
        "issue": null,
        "startPage": "187",
        "endPage": "194",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 38192151700,
                "preferredName": "Eric Cheung",
                "firstName": "Eric",
                "lastName": "Cheung"
            },
            {
                "id": 37295529900,
                "preferredName": "Piyush Satapathy",
                "firstName": "Piyush",
                "lastName": "Satapathy"
            },
            {
                "id": 37298061100,
                "preferredName": "Vi Pham",
                "firstName": "Vi",
                "lastName": "Pham"
            },
            {
                "id": 37267341700,
                "preferredName": "Harry Hsieh",
                "firstName": "Harry",
                "lastName": "Hsieh"
            },
            {
                "id": 37278220300,
                "preferredName": "Xi Chen",
                "firstName": "Xi",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319971",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110070",
        "articleTitle": "DeepTrans - Extending the Model-based Approach to Functional Verification of Address Translation Mechanisms",
        "volume": null,
        "issue": null,
        "startPage": "102",
        "endPage": "110",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295447100,
                "preferredName": "Allon Adir",
                "firstName": "Allon",
                "lastName": "Adir"
            },
            {
                "id": 37374457000,
                "preferredName": "Laurent Fournier",
                "firstName": "Laurent",
                "lastName": "Fournier"
            },
            {
                "id": 37274860900,
                "preferredName": "Yoav Katz",
                "firstName": "Yoav",
                "lastName": "Katz"
            },
            {
                "id": 37295444800,
                "preferredName": "Anatoly Koyfman",
                "firstName": "Anatoly",
                "lastName": "Koyfman"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319974",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110073",
        "articleTitle": "Reusable On-Chip System Level Verification for Simulation Emulation and Silicon",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "126",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295461700,
                "preferredName": "Avishay Maman",
                "firstName": "Avishay",
                "lastName": "Maman"
            },
            {
                "id": 38329071600,
                "preferredName": "Sharon Goldschlager",
                "firstName": "Sharon",
                "lastName": "Goldschlager"
            },
            {
                "id": 37299675500,
                "preferredName": "Hillel Miller",
                "firstName": "Hillel",
                "lastName": "Miller"
            },
            {
                "id": 38352788300,
                "preferredName": "David Bell",
                "firstName": "David",
                "lastName": "Bell"
            },
            {
                "id": 38292452200,
                "preferredName": "Rob Slater",
                "firstName": "Rob",
                "lastName": "Slater"
            },
            {
                "id": 38351682400,
                "preferredName": "Oded Ben-Moshe",
                "firstName": "Oded",
                "lastName": "Ben-Moshe"
            },
            {
                "id": 38331011600,
                "preferredName": "Nissan Levi",
                "firstName": "Nissan",
                "lastName": "Levi"
            },
            {
                "id": 38358862200,
                "preferredName": "Hagit Gilboa",
                "firstName": "Hagit",
                "lastName": "Gilboa"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320002",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110060",
        "articleTitle": "DFT and Probabilistic Testability Analysis at RTL",
        "volume": null,
        "issue": null,
        "startPage": "41",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37287959300,
                "preferredName": "Jose M. Fernandes",
                "firstName": "Jose M.",
                "lastName": "Fernandes"
            },
            {
                "id": 37274668800,
                "preferredName": "Marcelino B. Santos",
                "firstName": "Marcelino B.",
                "lastName": "Santos"
            },
            {
                "id": 37273777900,
                "preferredName": "Arlindo L. Oliveira",
                "firstName": "Arlindo L.",
                "lastName": "Oliveira"
            },
            {
                "id": 37282576600,
                "preferredName": "Joao C. Teixeira",
                "firstName": "Joao C.",
                "lastName": "Teixeira"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319992",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110091",
        "articleTitle": "A Tool for Automatic Detection of Deadlock in Wormhole Networks on Chip",
        "volume": null,
        "issue": null,
        "startPage": "203",
        "endPage": "210",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295434000,
                "preferredName": "Sami Taktak",
                "firstName": "Sami",
                "lastName": "Taktak"
            },
            {
                "id": 37295430300,
                "preferredName": "Emmanuelle Encrenaz",
                "firstName": "Emmanuelle",
                "lastName": "Encrenaz"
            },
            {
                "id": 37277321400,
                "preferredName": "Jean-lou Desbarbieux",
                "firstName": "Jean-lou",
                "lastName": "Desbarbieux"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319970",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110069",
        "articleTitle": "Addressing Test Generation Challenges for Configurable Processor Verification",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37282126800,
                "preferredName": "M. Rimon",
                "firstName": "M.",
                "lastName": "Rimon"
            },
            {
                "id": 37282126200,
                "preferredName": "Y. Lichtenstein",
                "firstName": "Y.",
                "lastName": "Lichtenstein"
            },
            {
                "id": 37295447100,
                "preferredName": "A. Adir",
                "firstName": "A.",
                "lastName": "Adir"
            },
            {
                "id": 37274863600,
                "preferredName": "I. Jaeger",
                "firstName": "I.",
                "lastName": "Jaeger"
            },
            {
                "id": 37282127800,
                "preferredName": "M. Vinov",
                "firstName": "M.",
                "lastName": "Vinov"
            },
            {
                "id": 37287022000,
                "preferredName": "S. Johnson",
                "firstName": "S.",
                "lastName": "Johnson"
            },
            {
                "id": 37353736300,
                "preferredName": "D. Jani",
                "firstName": "D.",
                "lastName": "Jani"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319985",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110084",
        "articleTitle": "Practical Issues in Sequential Equivalence Checking through Alignability: Handling Don't Cares and Generating Debug Traces",
        "volume": null,
        "issue": null,
        "startPage": "170",
        "endPage": "175",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37285456400,
                "preferredName": "In-ho Moon",
                "firstName": "In-ho",
                "lastName": "Moon"
            },
            {
                "id": 37295706300,
                "preferredName": "Per Bjesse",
                "firstName": "Per",
                "lastName": "Bjesse"
            },
            {
                "id": 37295705700,
                "preferredName": "Carl Pixley",
                "firstName": "Carl",
                "lastName": "Pixley"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319978",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110077",
        "articleTitle": "MMV: Metamodeling Based Microprocessor Valiation Environment",
        "volume": null,
        "issue": null,
        "startPage": "143",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295465200,
                "preferredName": "Ajit Dingankar",
                "firstName": "Ajit",
                "lastName": "Dingankar"
            },
            {
                "id": 37295458900,
                "preferredName": "Deepak A. Mathaikutty",
                "firstName": "Deepak A.",
                "lastName": "Mathaikutty"
            },
            {
                "id": 37295461100,
                "preferredName": "Sreekumar V. Kodakara",
                "firstName": "Sreekumar V.",
                "lastName": "Kodakara"
            },
            {
                "id": 37273499000,
                "preferredName": "Sandeep Shukla",
                "firstName": "Sandeep",
                "lastName": "Shukla"
            },
            {
                "id": 37276950200,
                "preferredName": "David Lilja",
                "firstName": "David",
                "lastName": "Lilja"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319984",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110083",
        "articleTitle": "Equivalence Checking with Rule-Based Equivalence Propagation and High-Level Synthesis",
        "volume": null,
        "issue": null,
        "startPage": "162",
        "endPage": "169",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37299995600,
                "preferredName": "Tasuku Nishihara",
                "firstName": "Tasuku",
                "lastName": "Nishihara"
            },
            {
                "id": 37290821200,
                "preferredName": "Takeshi Matsumoto",
                "firstName": "Takeshi",
                "lastName": "Matsumoto"
            },
            {
                "id": 37290434300,
                "preferredName": "Masahiro Fujita",
                "firstName": "Masahiro",
                "lastName": "Fujita"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319983",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110082",
        "articleTitle": "Guiding CNF-SAT Search by Analyzing Constraint-Variable Dependencies and Clause Lengths",
        "volume": null,
        "issue": null,
        "startPage": "155",
        "endPage": "161",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295652900,
                "preferredName": "Vijay Durairaj",
                "firstName": "Vijay",
                "lastName": "Durairaj"
            },
            {
                "id": 37295651300,
                "preferredName": "Priyank Kalla",
                "firstName": "Priyank",
                "lastName": "Kalla"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319991",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110090",
        "articleTitle": "Extracting a simplified view of design functionality via vector simulation",
        "volume": null,
        "issue": null,
        "startPage": "195",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295710500,
                "preferredName": "Onur Guzey",
                "firstName": "Onur",
                "lastName": "Guzey"
            },
            {
                "id": 37292686100,
                "preferredName": "Charles Wen",
                "firstName": "Charles",
                "lastName": "Wen"
            },
            {
                "id": 37280758100,
                "preferredName": "Li-C. Wang",
                "firstName": "Li-C.",
                "lastName": "Wang"
            },
            {
                "id": 37273329200,
                "preferredName": "Tao Feng",
                "firstName": "Tao",
                "lastName": "Feng"
            },
            {
                "id": 37271101300,
                "preferredName": "Magdy S. Abadir",
                "firstName": "Magdy S.",
                "lastName": "Abadir"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320011",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110052",
        "articleTitle": "DVGen: Increasing Coverage by Automatically Combining Test Specifications",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295235700,
                "preferredName": "Kevin D. Rich",
                "firstName": "Kevin D.",
                "lastName": "Rich"
            },
            {
                "id": 37286099000,
                "preferredName": "Robert Shaw",
                "firstName": "Robert",
                "lastName": "Shaw"
            },
            {
                "id": 37089149235,
                "preferredName": "Shankar G. Govindaraju",
                "firstName": "Shankar G.",
                "lastName": "Govindaraju"
            },
            {
                "id": 37295240100,
                "preferredName": "David Dobrikin",
                "firstName": "David",
                "lastName": "Dobrikin"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319975",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110074",
        "articleTitle": "Transaction Routing and its Verification by Correct Model Transformations",
        "volume": null,
        "issue": null,
        "startPage": "129",
        "endPage": "136",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37267045500,
                "preferredName": "Samar Abdi",
                "firstName": "Samar",
                "lastName": "Abdi"
            },
            {
                "id": 37267044500,
                "preferredName": "Daniel Gajski",
                "firstName": "Daniel",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320007",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110048",
        "articleTitle": "Chairs' welcome message",
        "volume": null,
        "issue": null,
        "startPage": "iii",
        "endPage": "iii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320008",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110049",
        "articleTitle": "Committees",
        "volume": null,
        "issue": null,
        "startPage": "iv",
        "endPage": "iv",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319988",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110087",
        "articleTitle": "Session 10: System Level View and Modeling",
        "volume": null,
        "issue": null,
        "startPage": "193",
        "endPage": "193",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320006",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110047",
        "articleTitle": "Copyright page",
        "volume": null,
        "issue": null,
        "startPage": "ii",
        "endPage": "ii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320009",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110050",
        "articleTitle": "Table of contents",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "viii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319986",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110085",
        "articleTitle": "Session 9: Panel: Assertion-Based Verification - What is the Big Deal?",
        "volume": null,
        "issue": null,
        "startPage": "189",
        "endPage": "189",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319995",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110054",
        "articleTitle": "Session 2: Special Session I",
        "volume": null,
        "issue": null,
        "startPage": "35",
        "endPage": "35",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319994",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110093",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "215",
        "endPage": "215",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319999",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110058",
        "articleTitle": "Session 3: Testing and Design for Testability",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320003",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110062",
        "articleTitle": "Session 4: Assertions and Transactions",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "67",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319973",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110072",
        "articleTitle": "Session 6: Transformation-based Verification",
        "volume": null,
        "issue": null,
        "startPage": "135",
        "endPage": "135",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319977",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110076",
        "articleTitle": "Session 7: Special Session II",
        "volume": null,
        "issue": null,
        "startPage": "157",
        "endPage": "157",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.320010",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110051",
        "articleTitle": "Session 1: Test Case Generation I",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319968",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110067",
        "articleTitle": "Session 5: Test Case Generation II",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4110044",
        "doi": "10.1109/HLDVT.2006.319982",
        "publicationYear": "2006",
        "publicationDate": "8-10 Nov. 2006",
        "articleNumber": "4110081",
        "articleTitle": "Session 8: SAT and Equivalence Verification",
        "volume": null,
        "issue": null,
        "startPage": "161",
        "endPage": "161",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2006 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    }
]