
{
    "core_name"        : "codec_unit",
    "core_pack_script" : "${core_root}/cfg/pack/pack_core.tcl",
    "core_registers"   : "${core_root}/reg/reg_assemble.tcl",
    "core_fw_incdirs"  : "${core_root}/cfg/fw_incdirs.f",

    "synthesis_rtl_file_list": [
        "${core_root}/rtl/codec_unit_top.sv",
        "${core_root}/rtl/controller_unit/codec_init_unit.sv",
        "${core_root}/rtl/controller_unit/controller_unit_top.sv",
        "${core_root}/rtl/controller_unit/i2c_seq_sm.sv",
        "${core_root}/rtl/controller_unit/wb_master_controller.sv",
        "${core_root}/rtl/register_unit/codec_registers.sv",
        "${core_root}/rtl/register_unit/register_unit.sv",
        "${core_root}/rtl/audio_unit/audio_unit_top.sv",
        "${core_root}/rtl/audio_unit/audio_data_serializer.sv",
        "${core_root}/rtl/controller_unit/i2c_core/verilog-i2c/rtl/i2c_master.v",
        "${core_root}/rtl/controller_unit/i2c_core/verilog-i2c/rtl/i2c_master_wbs_8.v",
        "${core_root}/rtl/controller_unit/i2c_core/verilog-i2c/rtl/axis_fifo.v"
    ],

    "xilinx_ip_tcl_list": [
        "${core_root}/rtl/xilinx_ip/audio_pll.tcl",
        "${core_root}/rtl/xilinx_ip/audio_data_fifo.tcl"
    ],
    
    // Simulation filelists
    "uvm_simulation_file_list": [
        "${core_root}/verif/env/codec_unit_top_reg_model_pkg.sv",
        "${core_root}/verif/codec_unit_top_tb.sv",
        "${core_root}/verif/env/codec_unit_top_env.sv"
    ],

    "uvm_simulation_env_file_list": [
        "${core_root}/verif/env/codec_unit_top_pkg.svh",
        "${core_root}/verif/env/codec_unit_top_base_test_env.svh"
    ],

    "uvm_simulation_tc_file_list": [
        "${core_root}/verif/tc/codec_unit_top_testlib.svh",
        "${core_root}/verif/tc/codec_unit_top_base_test.sv",
        "${core_root}/verif/tc/codec_unit_top_testcase_1.sv"
    ],

    "uvm_simulation_env_incdir_list": [
        "${core_root}/gen"
    ]
    
}