
/* This file is part of the HWA project.
 * Copyright (c) 2021 Christophe Duparquet.
 * All rights reserved. Read LICENSE.TXT for details.
 */

/**
 * @file
 * @brief PLL
 */

/**
 * @ingroup stm32_classes
 * @defgroup stm32_plla Class _plla: PLL
 *
 * @section stm32_pllareg Relatives
 *
 * * Hardware registers: none.
 *
 * * Logical registers: @ref hwa_reg "mul", @ref hwa_reg "on", @ref hwa_reg
 *   "rdy", @ref hwa_reg "src", @ref hwa_reg "xtpre".
 */
#define hw_class__plla
