

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue May 20 17:20:11 2025

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK0,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	inittext,global,class=CODE,delta=2
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
    10                           	psect	maintext,global,class=CODE,split=1,delta=2
    11                           	psect	text1,local,class=CODE,merge=1,delta=2
    12                           	psect	text2,local,class=CODE,merge=1,delta=2
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    15                           	dabs	1,0x7E,2
    16     0000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC16F887 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52     0000                     	;# 
    53     0001                     	;# 
    54     0002                     	;# 
    55     0003                     	;# 
    56     0004                     	;# 
    57     0005                     	;# 
    58     0006                     	;# 
    59     0007                     	;# 
    60     0008                     	;# 
    61     0009                     	;# 
    62     000A                     	;# 
    63     000B                     	;# 
    64     000C                     	;# 
    65     000D                     	;# 
    66     000E                     	;# 
    67     000E                     	;# 
    68     000F                     	;# 
    69     0010                     	;# 
    70     0011                     	;# 
    71     0012                     	;# 
    72     0013                     	;# 
    73     0014                     	;# 
    74     0015                     	;# 
    75     0015                     	;# 
    76     0016                     	;# 
    77     0017                     	;# 
    78     0018                     	;# 
    79     0019                     	;# 
    80     001A                     	;# 
    81     001B                     	;# 
    82     001B                     	;# 
    83     001C                     	;# 
    84     001D                     	;# 
    85     001E                     	;# 
    86     001F                     	;# 
    87     0081                     	;# 
    88     0085                     	;# 
    89     0086                     	;# 
    90     0087                     	;# 
    91     0088                     	;# 
    92     0089                     	;# 
    93     008C                     	;# 
    94     008D                     	;# 
    95     008E                     	;# 
    96     008F                     	;# 
    97     0090                     	;# 
    98     0091                     	;# 
    99     0092                     	;# 
   100     0093                     	;# 
   101     0093                     	;# 
   102     0093                     	;# 
   103     0094                     	;# 
   104     0095                     	;# 
   105     0096                     	;# 
   106     0097                     	;# 
   107     0098                     	;# 
   108     0099                     	;# 
   109     009A                     	;# 
   110     009B                     	;# 
   111     009C                     	;# 
   112     009D                     	;# 
   113     009E                     	;# 
   114     009F                     	;# 
   115     0105                     	;# 
   116     0107                     	;# 
   117     0108                     	;# 
   118     0109                     	;# 
   119     010C                     	;# 
   120     010C                     	;# 
   121     010D                     	;# 
   122     010E                     	;# 
   123     010F                     	;# 
   124     0185                     	;# 
   125     0187                     	;# 
   126     0188                     	;# 
   127     0189                     	;# 
   128     018C                     	;# 
   129     018D                     	;# 
   130     0000                     	;# 
   131     0001                     	;# 
   132     0002                     	;# 
   133     0003                     	;# 
   134     0004                     	;# 
   135     0005                     	;# 
   136     0006                     	;# 
   137     0007                     	;# 
   138     0008                     	;# 
   139     0009                     	;# 
   140     000A                     	;# 
   141     000B                     	;# 
   142     000C                     	;# 
   143     000D                     	;# 
   144     000E                     	;# 
   145     000E                     	;# 
   146     000F                     	;# 
   147     0010                     	;# 
   148     0011                     	;# 
   149     0012                     	;# 
   150     0013                     	;# 
   151     0014                     	;# 
   152     0015                     	;# 
   153     0015                     	;# 
   154     0016                     	;# 
   155     0017                     	;# 
   156     0018                     	;# 
   157     0019                     	;# 
   158     001A                     	;# 
   159     001B                     	;# 
   160     001B                     	;# 
   161     001C                     	;# 
   162     001D                     	;# 
   163     001E                     	;# 
   164     001F                     	;# 
   165     0081                     	;# 
   166     0085                     	;# 
   167     0086                     	;# 
   168     0087                     	;# 
   169     0088                     	;# 
   170     0089                     	;# 
   171     008C                     	;# 
   172     008D                     	;# 
   173     008E                     	;# 
   174     008F                     	;# 
   175     0090                     	;# 
   176     0091                     	;# 
   177     0092                     	;# 
   178     0093                     	;# 
   179     0093                     	;# 
   180     0093                     	;# 
   181     0094                     	;# 
   182     0095                     	;# 
   183     0096                     	;# 
   184     0097                     	;# 
   185     0098                     	;# 
   186     0099                     	;# 
   187     009A                     	;# 
   188     009B                     	;# 
   189     009C                     	;# 
   190     009D                     	;# 
   191     009E                     	;# 
   192     009F                     	;# 
   193     0105                     	;# 
   194     0107                     	;# 
   195     0108                     	;# 
   196     0109                     	;# 
   197     010C                     	;# 
   198     010C                     	;# 
   199     010D                     	;# 
   200     010E                     	;# 
   201     010F                     	;# 
   202     0185                     	;# 
   203     0187                     	;# 
   204     0188                     	;# 
   205     0189                     	;# 
   206     018C                     	;# 
   207     018D                     	;# 
   208                           
   209                           	psect	idataBANK0
   210     072A                     __pidataBANK0:
   211                           
   212                           ;initializer for main@F1360
   213     072A  3473               	retlw	115
   214     072B  3468               	retlw	104
   215     072C  3461               	retlw	97
   216     072D  3472               	retlw	114
   217     072E  3476               	retlw	118
   218     072F  3465               	retlw	101
   219     0730  3473               	retlw	115
   220     0731  3468               	retlw	104
   221     0732  3400               	retlw	0
   222     0009                     _PORTE	set	9
   223     0008                     _PORTD	set	8
   224     0048                     _RE0	set	72
   225     0049                     _RE1	set	73
   226     0089                     _TRISE	set	137
   227     0088                     _TRISD	set	136
   228     0189                     _ANSELH	set	393
   229     0188                     _ANSEL	set	392
   230                           
   231                           	psect	cinit
   232     07EE                     start_initialization:	
   233                           ; #config settings
   234                           
   235     07EE                     __initialization:
   236                           
   237                           ; Initialize objects allocated to BANK0
   238     07EE  1383               	bcf	3,7	;select IRP bank0
   239     07EF  303A               	movlw	low (__pdataBANK0+9)
   240     07F0  00FD               	movwf	btemp+-1
   241     07F1  3007               	movlw	high __pidataBANK0
   242     07F2  00FE               	movwf	btemp
   243     07F3  302A               	movlw	low __pidataBANK0
   244     07F4  00FF               	movwf	btemp+1
   245     07F5  3031               	movlw	low __pdataBANK0
   246     07F6  0084               	movwf	4
   247     07F7  120A  118A  2746  120A  118A  	fcall	init_ram0
   248     07FC                     end_of_initialization:	
   249                           ;End of C runtime variable initialization code
   250                           
   251     07FC                     __end_of__initialization:
   252     07FC  0183               	clrf	3
   253     07FD  120A  118A  2F6E   	ljmp	_main	;jump to C main() function
   254                           
   255                           	psect	dataBANK0
   256     0031                     __pdataBANK0:
   257     0031                     main@F1360:
   258     0031                     	ds	9
   259                           
   260                           	psect	inittext
   261     0742                     init_fetch0:	
   262                           ;	Called with low address in FSR and high address in W
   263                           
   264     0742  087E               	movf	btemp,w
   265     0743  008A               	movwf	10
   266     0744  087F               	movf	btemp+1,w
   267     0745  0082               	movwf	2
   268     0746                     init_ram0:	
   269                           ;Called with:
   270                           ;	high address of idata address in btemp 
   271                           ;	low address of idata address in btemp+1 
   272                           ;	low address of data in FSR
   273                           ;	high address + 1 of data in btemp-1
   274                           
   275     0746  120A  118A  2742  120A  118A  	fcall	init_fetch0
   276     074B  0080               	movwf	0
   277     074C  0A84               	incf	4,f
   278     074D  0804               	movf	4,w
   279     074E  067D               	xorwf	btemp+-1,w
   280     074F  1903               	btfsc	3,2
   281     0750  3400               	retlw	0
   282     0751  0AFF               	incf	btemp+1,f
   283     0752  1903               	btfsc	3,2
   284     0753  0AFE               	incf	btemp,f
   285     0754  2F46               	goto	init_ram0
   286                           
   287                           	psect	cstackCOMMON
   288     0070                     __pcstackCOMMON:
   289     0070                     ?_delay:
   290     0070                     ?_enable:	
   291                           ; 1 bytes @ 0x0
   292                           
   293     0070                     ?_main:	
   294                           ; 1 bytes @ 0x0
   295                           
   296     0070                     delay@t:	
   297                           ; 1 bytes @ 0x0
   298                           
   299                           
   300                           ; 2 bytes @ 0x0
   301     0070                     	ds	2
   302     0072                     ??_delay:
   303     0072                     ??_enable:	
   304                           ; 1 bytes @ 0x2
   305                           
   306     0072                     ??_main:	
   307                           ; 1 bytes @ 0x2
   308                           
   309                           
   310                           ; 1 bytes @ 0x2
   311     0072                     	ds	4
   312                           
   313                           	psect	cstackBANK0
   314     0020                     __pcstackBANK0:
   315     0020                     main@str:
   316                           
   317                           ; 9 bytes @ 0x0
   318     0020                     	ds	9
   319     0029                     main@u:
   320                           
   321                           ; 2 bytes @ 0x9
   322     0029                     	ds	2
   323     002B                     main@l:
   324                           
   325                           ; 2 bytes @ 0xB
   326     002B                     	ds	2
   327     002D                     main@j:
   328                           
   329                           ; 2 bytes @ 0xD
   330     002D                     	ds	2
   331     002F                     main@i:
   332                           
   333                           ; 2 bytes @ 0xF
   334     002F                     	ds	2
   335                           
   336                           	psect	maintext
   337     076E                     __pmaintext:	
   338 ;;
   339 ;;Main: autosize = 0, tempsize = 4, incstack = 0, save=0
   340 ;;
   341 ;; *************** function _main *****************
   342 ;; Defined at:
   343 ;;		line 37 in file "zigzag.c"
   344 ;; Parameters:    Size  Location     Type
   345 ;;		None
   346 ;; Auto vars:     Size  Location     Type
   347 ;;  str             9    0[BANK0 ] unsigned char [9]
   348 ;;  i               2   15[BANK0 ] int 
   349 ;;  j               2   13[BANK0 ] int 
   350 ;;  l               2   11[BANK0 ] int 
   351 ;;  u               2    9[BANK0 ] int 
   352 ;; Return value:  Size  Location     Type
   353 ;;                  1    wreg      void 
   354 ;; Registers used:
   355 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   356 ;; Tracked objects:
   357 ;;		On entry : B00/0
   358 ;;		On exit  : 0/0
   359 ;;		Unchanged: 0/0
   360 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   361 ;;      Params:         0       0       0       0       0
   362 ;;      Locals:         0      17       0       0       0
   363 ;;      Temps:          4       0       0       0       0
   364 ;;      Totals:         4      17       0       0       0
   365 ;;Total ram usage:       21 bytes
   366 ;; Hardware stack levels required when called: 2
   367 ;; This function calls:
   368 ;;		_enable
   369 ;; This function is called by:
   370 ;;		Startup code after reset
   371 ;; This function uses a non-reentrant model
   372 ;;
   373                           
   374     076E                     _main:	
   375                           ;psect for function _main
   376                           
   377     076E                     l699:	
   378                           ;incstack = 0
   379                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   380                           
   381                           
   382                           ;zigzag.c: 39:     PORTD=0x00;
   383     076E  1283               	bcf	3,5	;RP0=0, select bank0
   384     076F  1303               	bcf	3,6	;RP1=0, select bank0
   385     0770  0188               	clrf	8	;volatile
   386                           
   387                           ;zigzag.c: 40:     PORTE=0x00;
   388     0771  0189               	clrf	9	;volatile
   389                           
   390                           ;zigzag.c: 41:     TRISD=0x00;
   391     0772  1683               	bsf	3,5	;RP0=1, select bank1
   392     0773  1303               	bcf	3,6	;RP1=0, select bank1
   393     0774  0188               	clrf	8	;volatile
   394                           
   395                           ;zigzag.c: 42:     TRISE=0x00;
   396     0775  0189               	clrf	9	;volatile
   397                           
   398                           ;zigzag.c: 43:     ANSEL=ANSELH=0;
   399     0776  1683               	bsf	3,5	;RP0=1, select bank3
   400     0777  1703               	bsf	3,6	;RP1=1, select bank3
   401     0778  0189               	clrf	9	;volatile
   402     0779  0188               	clrf	8	;volatile
   403     077A                     l701:
   404                           
   405                           ;zigzag.c: 44:     RE0=0;
   406     077A  1283               	bcf	3,5	;RP0=0, select bank0
   407     077B  1303               	bcf	3,6	;RP1=0, select bank0
   408     077C  1009               	bcf	9,0	;volatile
   409     077D                     l703:
   410                           
   411                           ;zigzag.c: 45:     PORTD=0x38;
   412     077D  3038               	movlw	56
   413     077E  0088               	movwf	8	;volatile
   414     077F                     l705:
   415                           
   416                           ;zigzag.c: 46:     enable();
   417     077F  120A  118A  2755  120A  118A  	fcall	_enable
   418     0784                     l707:
   419                           
   420                           ;zigzag.c: 47:     PORTD=0x0E;
   421     0784  300E               	movlw	14
   422     0785  1283               	bcf	3,5	;RP0=0, select bank0
   423     0786  1303               	bcf	3,6	;RP1=0, select bank0
   424     0787  0088               	movwf	8	;volatile
   425     0788                     l709:
   426                           
   427                           ;zigzag.c: 48:     enable();
   428     0788  120A  118A  2755  120A  118A  	fcall	_enable
   429     078D                     l711:
   430                           
   431                           ;zigzag.c: 49:     int i,j,u=0x80;
   432     078D  3080               	movlw	128
   433     078E  1283               	bcf	3,5	;RP0=0, select bank0
   434     078F  1303               	bcf	3,6	;RP1=0, select bank0
   435     0790  00A9               	movwf	main@u
   436     0791  3000               	movlw	0
   437     0792  00AA               	movwf	main@u+1
   438     0793                     l713:
   439                           
   440                           ;zigzag.c: 50:     int l=0xc0;
   441     0793  30C0               	movlw	192
   442     0794  00AB               	movwf	main@l
   443     0795  3000               	movlw	0
   444     0796  00AC               	movwf	main@l+1
   445     0797                     l715:
   446                           
   447                           ;zigzag.c: 51:     char str[]="sharvesh";
   448     0797  3020               	movlw	main@str& (0+255)
   449     0798  0084               	movwf	4
   450     0799  3031               	movlw	low main@F1360
   451     079A  00F2               	movwf	??_main
   452     079B  0804               	movf	4,w
   453     079C  00F3               	movwf	??_main+1
   454     079D  3009               	movlw	9
   455     079E  00F4               	movwf	??_main+2
   456     079F                     u60:
   457     079F  0872               	movf	??_main,w
   458     07A0  0084               	movwf	4
   459     07A1  1383               	bcf	3,7	;select IRP bank0
   460     07A2  0800               	movf	0,w
   461     07A3  00F5               	movwf	??_main+3
   462     07A4  0AF2               	incf	??_main,f
   463     07A5  0873               	movf	??_main+1,w
   464     07A6  0084               	movwf	4
   465     07A7  0875               	movf	??_main+3,w
   466     07A8  0080               	movwf	0
   467     07A9  0AF3               	incf	??_main+1,f
   468     07AA  0BF4               	decfsz	??_main+2,f
   469     07AB  2F9F               	goto	u60
   470     07AC                     l717:
   471                           
   472                           ;zigzag.c: 52:     for(j=2,i=0;str[i]!='\0';j++,i++)
   473     07AC  3002               	movlw	2
   474     07AD  00AD               	movwf	main@j
   475     07AE  3000               	movlw	0
   476     07AF  00AE               	movwf	main@j+1
   477     07B0                     l719:
   478     07B0  01AF               	clrf	main@i
   479     07B1  01B0               	clrf	main@i+1
   480     07B2  2FE2               	goto	l747
   481     07B3                     l33:
   482                           
   483                           ;zigzag.c: 53:     {;zigzag.c: 54:         if(j%2==0)
   484     07B3  182D               	btfsc	main@j,0
   485     07B4  2FB6               	goto	u71
   486     07B5  2FB7               	goto	u70
   487     07B6                     u71:
   488     07B6  2FCF               	goto	l34
   489     07B7                     u70:
   490     07B7                     l721:
   491                           
   492                           ;zigzag.c: 55:         {;zigzag.c: 56:             RE0=0;
   493     07B7  1009               	bcf	9,0	;volatile
   494     07B8                     l723:
   495                           
   496                           ;zigzag.c: 57:             PORTD=u+i;
   497     07B8  082F               	movf	main@i,w
   498     07B9  0729               	addwf	main@u,w
   499     07BA  0088               	movwf	8	;volatile
   500     07BB                     l725:
   501                           
   502                           ;zigzag.c: 58:             enable();
   503     07BB  120A  118A  2755  120A  118A  	fcall	_enable
   504     07C0                     l727:
   505                           
   506                           ;zigzag.c: 59:             RE0=1;
   507     07C0  1283               	bcf	3,5	;RP0=0, select bank0
   508     07C1  1303               	bcf	3,6	;RP1=0, select bank0
   509     07C2  1409               	bsf	9,0	;volatile
   510     07C3                     l729:
   511                           
   512                           ;zigzag.c: 60:             PORTD=str[i];
   513     07C3  082F               	movf	main@i,w
   514     07C4  3E20               	addlw	(low (main@str| 0))& (0+255)
   515     07C5  0084               	movwf	4
   516     07C6  1383               	bcf	3,7	;select IRP bank0
   517     07C7  0800               	movf	0,w
   518     07C8  0088               	movwf	8	;volatile
   519     07C9                     l731:
   520                           
   521                           ;zigzag.c: 61:             enable();
   522     07C9  120A  118A  2755  120A  118A  	fcall	_enable
   523                           
   524                           ;zigzag.c: 62:         }
   525     07CE  2FD4               	goto	l743
   526     07CF                     l34:	
   527                           ;zigzag.c: 63:         else
   528                           
   529                           
   530                           ;zigzag.c: 64:         {;zigzag.c: 65:             RE0=0;
   531     07CF  1009               	bcf	9,0	;volatile
   532     07D0                     l733:
   533                           
   534                           ;zigzag.c: 66:             PORTD=l+i;
   535     07D0  082F               	movf	main@i,w
   536     07D1  072B               	addwf	main@l,w
   537     07D2  0088               	movwf	8	;volatile
   538     07D3  2FBB               	goto	l725
   539     07D4                     l743:
   540                           
   541                           ;zigzag.c: 72:     }
   542     07D4  3001               	movlw	1
   543     07D5  1283               	bcf	3,5	;RP0=0, select bank0
   544     07D6  1303               	bcf	3,6	;RP1=0, select bank0
   545     07D7  07AD               	addwf	main@j,f
   546     07D8  1803               	skipnc
   547     07D9  0AAE               	incf	main@j+1,f
   548     07DA  3000               	movlw	0
   549     07DB  07AE               	addwf	main@j+1,f
   550     07DC                     l745:
   551     07DC  3001               	movlw	1
   552     07DD  07AF               	addwf	main@i,f
   553     07DE  1803               	skipnc
   554     07DF  0AB0               	incf	main@i+1,f
   555     07E0  3000               	movlw	0
   556     07E1  07B0               	addwf	main@i+1,f
   557     07E2                     l747:
   558     07E2  082F               	movf	main@i,w
   559     07E3  3E20               	addlw	(low (main@str| 0))& (0+255)
   560     07E4  0084               	movwf	4
   561     07E5  1383               	bcf	3,7	;select IRP bank0
   562     07E6  0800               	movf	0,w
   563     07E7  1D03               	btfss	3,2
   564     07E8  2FEA               	goto	u81
   565     07E9  2FEB               	goto	u80
   566     07EA                     u81:
   567     07EA  2FB3               	goto	l33
   568     07EB                     u80:
   569     07EB                     l37:
   570     07EB  120A  118A  2800   	ljmp	start
   571     07EE                     __end_of_main:
   572                           
   573                           	psect	text1
   574     0755                     __ptext1:	
   575 ;; *************** function _enable *****************
   576 ;; Defined at:
   577 ;;		line 27 in file "zigzag.c"
   578 ;; Parameters:    Size  Location     Type
   579 ;;		None
   580 ;; Auto vars:     Size  Location     Type
   581 ;;		None
   582 ;; Return value:  Size  Location     Type
   583 ;;                  1    wreg      void 
   584 ;; Registers used:
   585 ;;		wreg, status,2, status,0, pclath, cstack
   586 ;; Tracked objects:
   587 ;;		On entry : 0/0
   588 ;;		On exit  : 0/0
   589 ;;		Unchanged: 0/0
   590 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   591 ;;      Params:         0       0       0       0       0
   592 ;;      Locals:         0       0       0       0       0
   593 ;;      Temps:          0       0       0       0       0
   594 ;;      Totals:         0       0       0       0       0
   595 ;;Total ram usage:        0 bytes
   596 ;; Hardware stack levels used: 1
   597 ;; Hardware stack levels required when called: 1
   598 ;; This function calls:
   599 ;;		_delay
   600 ;; This function is called by:
   601 ;;		_main
   602 ;; This function uses a non-reentrant model
   603 ;;
   604                           
   605     0755                     _enable:	
   606                           ;psect for function _enable
   607                           
   608     0755                     l693:	
   609                           ;incstack = 0
   610                           ; Regs used in _enable: [wreg+status,2+status,0+pclath+cstack]
   611                           
   612                           
   613                           ;zigzag.c: 29:     RE1=1;
   614     0755  1283               	bcf	3,5	;RP0=0, select bank0
   615     0756  1303               	bcf	3,6	;RP1=0, select bank0
   616     0757  1489               	bsf	9,1	;volatile
   617     0758                     l695:
   618                           
   619                           ;zigzag.c: 30:     delay(100);
   620     0758  3064               	movlw	100
   621     0759  00F0               	movwf	delay@t
   622     075A  3000               	movlw	0
   623     075B  00F1               	movwf	delay@t+1
   624     075C  120A  118A  2733  120A  118A  	fcall	_delay
   625     0761                     l697:
   626                           
   627                           ;zigzag.c: 31:     RE1=0;
   628     0761  1283               	bcf	3,5	;RP0=0, select bank0
   629     0762  1303               	bcf	3,6	;RP1=0, select bank0
   630     0763  1089               	bcf	9,1	;volatile
   631                           
   632                           ;zigzag.c: 32:     delay(100);
   633     0764  3064               	movlw	100
   634     0765  00F0               	movwf	delay@t
   635     0766  3000               	movlw	0
   636     0767  00F1               	movwf	delay@t+1
   637     0768  120A  118A  2733  120A  118A  	fcall	_delay
   638     076D                     l25:
   639     076D  0008               	return
   640     076E                     __end_of_enable:
   641                           
   642                           	psect	text2
   643     0733                     __ptext2:	
   644 ;; *************** function _delay *****************
   645 ;; Defined at:
   646 ;;		line 23 in file "zigzag.c"
   647 ;; Parameters:    Size  Location     Type
   648 ;;  t               2    0[COMMON] int 
   649 ;; Auto vars:     Size  Location     Type
   650 ;;		None
   651 ;; Return value:  Size  Location     Type
   652 ;;                  1    wreg      void 
   653 ;; Registers used:
   654 ;;		wreg, status,2, status,0
   655 ;; Tracked objects:
   656 ;;		On entry : 0/0
   657 ;;		On exit  : 0/0
   658 ;;		Unchanged: 0/0
   659 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   660 ;;      Params:         2       0       0       0       0
   661 ;;      Locals:         0       0       0       0       0
   662 ;;      Temps:          0       0       0       0       0
   663 ;;      Totals:         2       0       0       0       0
   664 ;;Total ram usage:        2 bytes
   665 ;; Hardware stack levels used: 1
   666 ;; This function calls:
   667 ;;		Nothing
   668 ;; This function is called by:
   669 ;;		_enable
   670 ;; This function uses a non-reentrant model
   671 ;;
   672                           
   673     0733                     _delay:	
   674                           ;psect for function _delay
   675                           
   676     0733                     l689:	
   677                           ;incstack = 0
   678                           ; Regs used in _delay: [wreg+status,2+status,0]
   679                           
   680     0733                     l691:	
   681                           ;zigzag.c: 23: void delay(int t);zigzag.c: 24: {;zigzag.c: 25:     while(t--);
   682                           
   683     0733  30FF               	movlw	255
   684     0734  07F0               	addwf	delay@t,f
   685     0735  1803               	skipnc
   686     0736  0AF1               	incf	delay@t+1,f
   687     0737  30FF               	movlw	255
   688     0738  07F1               	addwf	delay@t+1,f
   689     0739  0A70               	incf	delay@t,w
   690     073A  1D03               	skipz
   691     073B  2F40               	goto	u51
   692     073C  0A71               	incf	delay@t+1,w
   693     073D  1D03               	btfss	3,2
   694     073E  2F40               	goto	u51
   695     073F  2F41               	goto	u50
   696     0740                     u51:
   697     0740  2F33               	goto	l691
   698     0741                     u50:
   699     0741                     l22:
   700     0741  0008               	return
   701     0742                     __end_of_delay:
   702     007E                     btemp	set	126	;btemp
   703     007E                     wtemp0	set	126
   704                           
   705                           	psect	idloc
   706                           
   707                           ;Config register IDLOC0 @ 0x2000
   708                           ;	unspecified, using default values
   709     2000                     	org	8192
   710     2000  3FFF               	dw	16383
   711                           
   712                           ;Config register IDLOC1 @ 0x2001
   713                           ;	unspecified, using default values
   714     2001                     	org	8193
   715     2001  3FFF               	dw	16383
   716                           
   717                           ;Config register IDLOC2 @ 0x2002
   718                           ;	unspecified, using default values
   719     2002                     	org	8194
   720     2002  3FFF               	dw	16383
   721                           
   722                           ;Config register IDLOC3 @ 0x2003
   723                           ;	unspecified, using default values
   724     2003                     	org	8195
   725     2003  3FFF               	dw	16383
   726                           
   727                           	psect	config
   728                           
   729                           ;Config register CONFIG1 @ 0x2007
   730                           ;	Oscillator Selection bits
   731                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   732                           ;	Watchdog Timer Enable bit
   733                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   734                           ;	Power-up Timer Enable bit
   735                           ;	PWRTE = ON, PWRT enabled
   736                           ;	RE3/MCLR pin function select bit
   737                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   738                           ;	Code Protection bit
   739                           ;	CP = OFF, Program memory code protection is disabled
   740                           ;	Data Code Protection bit
   741                           ;	CPD = OFF, Data memory code protection is disabled
   742                           ;	Brown Out Reset Selection bits
   743                           ;	BOREN = OFF, BOR disabled
   744                           ;	Internal External Switchover bit
   745                           ;	IESO = ON, Internal/External Switchover mode is enabled
   746                           ;	Fail-Safe Clock Monitor Enabled bit
   747                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   748                           ;	Low Voltage Programming Enable bit
   749                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   750                           ;	In-Circuit Debugger Mode bit
   751                           ;	DEBUG = 0x1, unprogrammed default
   752     2007                     	org	8199
   753     2007  2CE4               	dw	11492
   754                           
   755                           ;Config register CONFIG2 @ 0x2008
   756                           ;	Brown-out Reset Selection bit
   757                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   758                           ;	Flash Program Memory Self Write Enable bits
   759                           ;	WRT = OFF, Write protection off
   760     2008                     	org	8200
   761     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        9
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      6       6
    BANK0            80     17      26
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _enable->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                21    21      0     426
                                              2 COMMON     4     4      0
                                              0 BANK0     17    17      0
                             _enable
 ---------------------------------------------------------------------------------
 (1) _enable                                               0     0      0     174
                              _delay
 ---------------------------------------------------------------------------------
 (2) _delay                                                2     0      2     174
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _enable
     _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BANK3               60      0       0       9        0.0%
BITBANK3            60      0       0       8        0.0%
SFR3                 0      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
BANK2               60      0       0      11        0.0%
BITBANK2            60      0       0      10        0.0%
SFR2                 0      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
BANK1               50      0       0       7        0.0%
BITBANK1            50      0       0       6        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR1              0      0       0       2        0.0%
BANK0               50     11      1A       5       32.5%
BITBANK0            50      0       0       4        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
COMMON               E      6       6       1       42.9%
BITCOMMON            E      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
DATA                 0      0      20      12        0.0%
ABS                  0      0      20       3        0.0%
NULL                 0      0       0       0        0.0%
STACK                0      0       0       2        0.0%
EEDATA             100      0       0       0        0.0%


Microchip Technology PIC Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue May 20 17:20:11 2025

                      pc 0002                       l22 0741                       l25 076D  
                     l33 07B3                       l34 07CF                       l37 07EB  
                     u50 0741                       u51 0740                       u60 079F  
                     u70 07B7                       u71 07B6                       u80 07EB  
                     u81 07EA                       fsr 0004                      l701 077A  
                    l711 078D                      l703 077D                      l721 07B7  
                    l713 0793                      l705 077F                      l731 07C9  
                    l723 07B8                      l715 0797                      l707 0784  
                    l733 07D0                      l725 07BB                      l717 07AC  
                    l709 0788                      l743 07D4                      l727 07C0  
                    l719 07B0                      l745 07DC                      l729 07C3  
                    l691 0733                      l747 07E2                      l693 0755  
                    l695 0758                      l689 0733                      l697 0761  
                    l699 076E                      _RE0 0048                      _RE1 0049  
                    fsr0 0004                      indf 0000                     _main 076E  
                   btemp 007E                     start 0000                    ?_main 0070  
                  _ANSEL 0188                    _PORTD 0008                    _PORTE 0009  
                  _TRISD 0088                    _TRISE 0089                    _delay 0733  
                  main@i 002F                    main@j 002D                    main@l 002B  
                  main@u 0029                    pclath 000A                    status 0003  
                  wtemp0 007E          __initialization 07EE             __end_of_main 07EE  
                 ??_main 0072                   ?_delay 0070                   _ANSELH 0189  
                 _enable 0755                   delay@t 0070  __end_of__initialization 07FC  
         __pcstackCOMMON 0070             __pidataBANK0 072A            __end_of_delay 0742  
                ??_delay 0072               __pmaintext 076E                  ?_enable 0070  
                __ptext1 0755                  __ptext2 0733                  main@str 0020  
   end_of_initialization 07FC           __end_of_enable 076E      start_initialization 07EE  
             init_fetch0 0742                 ??_enable 0072              __pdataBANK0 0031  
              ___latbits 0002            __pcstackBANK0 0020                main@F1360 0031  
               init_ram0 0746  
