
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035741                       # Number of seconds simulated
sim_ticks                                 35741251812                       # Number of ticks simulated
final_tick                               562707614997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64456                       # Simulator instruction rate (inst/s)
host_op_rate                                    81330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1047117                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892492                       # Number of bytes of host memory used
host_seconds                                 34133.01                       # Real time elapsed on the host
sim_insts                                  2200087533                       # Number of instructions simulated
sim_ops                                    2776042051                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1751168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       519552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2274432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       888960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            888960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13681                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4059                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17769                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6945                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6945                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48995710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14536480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63636048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             103858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24872100                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24872100                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24872100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48995710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14536480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               88508148                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85710437                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088222                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25266551                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121052                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13007948                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129663                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279946                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89842                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31190540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172408949                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088222                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15409609                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37915956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11383801                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6220285                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15275630                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84542786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.519233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46626830     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334829      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2685429      3.18%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549050      7.75%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1768971      2.09%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279475      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651646      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925448      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721108     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84542786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362712                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011528                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32630147                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6029040                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463438                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246156                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9174003                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310641                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42327                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206120559                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82102                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9174003                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35020366                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1332919                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1171656                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34263257                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3580583                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198854022                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29608                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1484075                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112604                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1013                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278417779                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928342329                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928342329                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107722198                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40405                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22599                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9815801                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18529618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9443690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146123                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2723301                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188038669                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149404724                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290989                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64939051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198301402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84542786                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767208                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.889817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29234509     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18320866     21.67%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11774684     13.93%     70.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850345     10.47%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7666591      9.07%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3940035      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397878      4.02%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633376      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724502      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84542786                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874395     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178103     14.46%     85.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179135     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124467209     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125396      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829479      9.93%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7966106      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149404724                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.743133                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231641                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384874862                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253017200                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145588362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150636365                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       557642                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7295647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2984                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          616                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2417914                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9174003                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         550801                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81090                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188077534                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18529618                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9443690                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22331                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72632                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          616                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267482                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460326                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147019529                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914778                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2385193                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21663350                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20738869                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7748572                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145685358                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145588362                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94860534                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267859789                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698607                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354142                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65268833                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125401                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75368783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.142035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29135287     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20966592     27.82%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8539105     11.33%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4797926      6.37%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3909164      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1579631      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1872456      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947666      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3620956      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75368783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3620956                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259826097                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385336440                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1167651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857104                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857104                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166719                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166719                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661393589                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201204728                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190213176                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85710437                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31789861                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25934443                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120617                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13394585                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12423528                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3424034                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94144                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31785356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174671485                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31789861                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15847562                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38785960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11277196                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5207655                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15674109                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1008919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84909382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46123422     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2563765      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4792564      5.64%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4782831      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2970165      3.50%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2357047      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1478295      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1373048      1.62%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18468245     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84909382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370898                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.037925                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33136705                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5148550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37265855                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228102                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9130166                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5363447                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209528936                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1439                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9130166                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35535275                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         998675                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       855680                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35049042                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3340540                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202078542                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1387849                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1022569                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283767465                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    942783803                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    942783803                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175473151                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108294241                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36003                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17278                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9304577                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18686174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9551198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119599                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3288059                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190466114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151714630                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       301303                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64392221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197029293                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84909382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897614                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28904505     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18513832     21.80%     55.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12242740     14.42%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8011548      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8447556      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4078052      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3227574      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       733854      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749721      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84909382                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         946030     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179327     13.75%     86.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178718     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126894958     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038229      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17278      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14686802      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8077363      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151714630                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770083                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1304075                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389944015                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254893236                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148241133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153018705                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       473376                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7246973                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2304453                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9130166                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         512356                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90648                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190500670                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       445676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18686174                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9551198                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17278                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1326573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2505464                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149713655                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14017589                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2000970                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21908262                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21227430                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7890673                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746738                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148287693                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148241133                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94498236                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271144707                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729558                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348516                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102194869                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125832198                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64668934                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2146289                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75779216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150930                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28557459     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21314961     28.13%     65.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8856305     11.69%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4423374      5.84%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4402815      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1780531      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1785875      2.36%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957828      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3700068      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75779216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102194869                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125832198                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18685938                       # Number of memory references committed
system.switch_cpus1.commit.loads             11439197                       # Number of loads committed
system.switch_cpus1.commit.membars              17278                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18162473                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113365309                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2595370                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3700068                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262580280                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390138519                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 801055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102194869                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125832198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102194869                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838696                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838696                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192327                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192327                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672548483                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205930299                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192514890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34556                       # number of misc regfile writes
system.l2.replacements                          17769                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1245886                       # Total number of references to valid blocks.
system.l2.sampled_refs                          50537                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.652947                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1471.433913                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.014717                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5324.075106                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.447036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1818.950565                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              2.307075                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          12927.188824                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11198.582764                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.044905                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000367                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.162478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.055510                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000070                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.394506                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.341754                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        59046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35523                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   94569                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            32949                       # number of Writeback hits
system.l2.Writeback_hits::total                 32949                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        59046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35523                       # number of demand (read+write) hits
system.l2.demand_hits::total                    94569                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        59046                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35523                       # number of overall hits
system.l2.overall_hits::total                   94569                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13681                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4059                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17769                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13681                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4059                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17769                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13681                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4059                       # number of overall misses
system.l2.overall_misses::total                 17769                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       573021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    700521193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       573313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    224251196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       925918723                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       573021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    700521193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       573313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    224251196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        925918723                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       573021                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    700521193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       573313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    224251196                       # number of overall miss cycles
system.l2.overall_miss_latency::total       925918723                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112338                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        32949                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             32949                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112338                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112338                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.188114                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.102547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.158174                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.188114                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.102547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158174                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.188114                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.102547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158174                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40930.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51203.946568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38220.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55247.892584                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52108.656818                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40930.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51203.946568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38220.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55247.892584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52108.656818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40930.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51203.946568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38220.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55247.892584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52108.656818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6945                       # number of writebacks
system.l2.writebacks::total                      6945                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13681                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4059                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17769                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17769                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       494138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    621348198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       486110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    200811594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    823140040                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       494138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    621348198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       486110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    200811594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    823140040                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       494138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    621348198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       486110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    200811594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    823140040                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.188114                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.102547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.158174                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.188114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.102547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.188114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.102547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158174                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35295.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45416.869966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32407.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49473.169254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46324.499972                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35295.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45416.869966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 32407.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49473.169254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46324.499972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35295.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45416.869966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 32407.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49473.169254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46324.499972                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995734                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015283231                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042823.402414                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995734                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15275614                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15275614                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15275614                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15275614                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15275614                       # number of overall hits
system.cpu0.icache.overall_hits::total       15275614                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       723551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       723551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       723551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       723551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       723551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       723551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15275630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15275630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15275630                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15275630                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15275630                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15275630                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45221.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45221.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45221.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45221.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       604980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       604980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       604980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       604980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       604980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       604980                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43212.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43212.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43212.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72727                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180566440                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72983                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.089034                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511415                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488585                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10574786                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10574786                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17567491                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17567491                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17567491                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17567491                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153308                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153308                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153308                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153308                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153308                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4537769003                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4537769003                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4537769003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4537769003                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4537769003                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4537769003                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10728094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10728094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720799                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720799                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720799                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720799                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014290                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008651                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29599.035947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29599.035947                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29599.035947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29599.035947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29599.035947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29599.035947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22137                       # number of writebacks
system.cpu0.dcache.writebacks::total            22137                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80581                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80581                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80581                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72727                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72727                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72727                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72727                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1197654505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1197654505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1197654505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1197654505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1197654505                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1197654505                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16467.811198                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16467.811198                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16467.811198                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16467.811198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16467.811198                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16467.811198                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997054                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013574400                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184427.586207                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997054                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15674091                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15674091                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15674091                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15674091                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15674091                       # number of overall hits
system.cpu1.icache.overall_hits::total       15674091                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       742711                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       742711                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       742711                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       742711                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       742711                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       742711                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15674109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15674109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15674109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15674109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15674109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15674109                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41261.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41261.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41261.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41261.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41261.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41261.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       594653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       594653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       594653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       594653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       594653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       594653                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39643.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39643.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39643.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39582                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169274327                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39838                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4249.066896                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.759141                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.240859                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905309                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094691                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10699330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10699330                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7212743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7212743                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17278                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17278                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17278                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17912073                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17912073                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17912073                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17912073                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102866                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102866                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102866                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102866                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3022808935                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3022808935                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3022808935                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3022808935                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3022808935                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3022808935                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10802196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10802196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7212743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7212743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18014939                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18014939                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18014939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18014939                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009523                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005710                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005710                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005710                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005710                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29385.889750                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29385.889750                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29385.889750                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29385.889750                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29385.889750                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29385.889750                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10812                       # number of writebacks
system.cpu1.dcache.writebacks::total            10812                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63284                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63284                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63284                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39582                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39582                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39582                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    477092260                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    477092260                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    477092260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    477092260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    477092260                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    477092260                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003664                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002197                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002197                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002197                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002197                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12053.263099                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12053.263099                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12053.263099                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12053.263099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12053.263099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12053.263099                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
