// Seed: 2865505982
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  logic [1 : -1] id_6 = -1;
endmodule
module module_1 #(
    parameter id_24 = 32'd36,
    parameter id_25 = 32'd63
) (
    output tri id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3,
    input tri id_4,
    input tri1 id_5,
    output wire id_6,
    output wire id_7,
    input uwire id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    output supply1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input wor id_16,
    input wire id_17,
    input tri id_18,
    output tri1 id_19,
    output tri0 id_20,
    input supply1 id_21,
    input wire id_22,
    output wire id_23,
    input wire _id_24,
    input wor _id_25,
    input supply1 id_26,
    output tri id_27,
    input wand id_28,
    input wire id_29,
    input supply1 id_30,
    input supply1 id_31
    , id_51,
    input supply0 id_32,
    input supply1 id_33,
    input wire id_34,
    output tri id_35,
    input tri1 id_36,
    input supply1 id_37,
    output wand id_38,
    input tri1 id_39,
    output supply0 id_40,
    output tri1 id_41,
    input tri1 id_42,
    output wor id_43,
    output supply1 id_44,
    input wor id_45,
    output wire id_46,
    input uwire id_47,
    input supply0 id_48,
    input tri0 id_49
);
  wire [id_24 : id_25] id_52;
  module_0 modCall_1 (
      id_36,
      id_38,
      id_38,
      id_32,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
