	component SC_TEI0026 is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			pio_input_export  : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			pio_output_export : out std_logic_vector(20 downto 0);                    -- export
			reset_reset_n     : in  std_logic                     := 'X';             -- reset_n
			uart_0_rxd        : in  std_logic                     := 'X';             -- rxd
			uart_0_txd        : out std_logic                                         -- txd
		);
	end component SC_TEI0026;

