ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SPIS_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SPIS_SpiInit,"ax",%progbits
  20              		.align	2
  21              		.global	SPIS_SpiInit
  22              		.code	16
  23              		.thumb_func
  24              		.type	SPIS_SpiInit, %function
  25              	SPIS_SpiInit:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC4\\SPIS_SPI.c"
   1:Generated_Source\PSoC4/SPIS_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SPIS_SPI.c **** * \file SPIS_SPI.c
   3:Generated_Source\PSoC4/SPIS_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/SPIS_SPI.c **** *
   5:Generated_Source\PSoC4/SPIS_SPI.c **** * \brief
   6:Generated_Source\PSoC4/SPIS_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SPIS_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/SPIS_SPI.c **** *
   9:Generated_Source\PSoC4/SPIS_SPI.c **** * Note:
  10:Generated_Source\PSoC4/SPIS_SPI.c **** *
  11:Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SPIS_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/SPIS_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPIS_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPIS_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPIS_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPIS_SPI.c **** 
  19:Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_PVT.h"
  20:Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/SPIS_SPI.c **** 
  22:Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/SPIS_SPI.c **** 
  24:Generated_Source\PSoC4/SPIS_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/SPIS_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/SPIS_SPI.c **** 
  28:Generated_Source\PSoC4/SPIS_SPI.c ****     const SPIS_SPI_INIT_STRUCT SPIS_configSpi =
  29:Generated_Source\PSoC4/SPIS_SPI.c ****     {
  30:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MODE,
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 2


  31:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  42:Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  44:Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/SPIS_SPI.c ****         (uint32) SPIS_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/SPIS_SPI.c ****     };
  54:Generated_Source\PSoC4/SPIS_SPI.c **** 
  55:Generated_Source\PSoC4/SPIS_SPI.c **** 
  56:Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
  58:Generated_Source\PSoC4/SPIS_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/SPIS_SPI.c ****     *
  60:Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SPIS for SPI operation.
  61:Generated_Source\PSoC4/SPIS_SPI.c ****     *
  62:Generated_Source\PSoC4/SPIS_SPI.c ****     *  This function is intended specifically to be used when the SPIS 
  63:Generated_Source\PSoC4/SPIS_SPI.c ****     *  configuration is set to “Unconfigured SPIS” in the customizer. 
  64:Generated_Source\PSoC4/SPIS_SPI.c ****     *  After initializing the SPIS in SPI mode using this function, 
  65:Generated_Source\PSoC4/SPIS_SPI.c ****     *  the component can be enabled using the SPIS_Start() or 
  66:Generated_Source\PSoC4/SPIS_SPI.c ****     * SPIS_Enable() function.
  67:Generated_Source\PSoC4/SPIS_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/SPIS_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/SPIS_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/SPIS_SPI.c ****     *
  71:Generated_Source\PSoC4/SPIS_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/SPIS_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/SPIS_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/SPIS_SPI.c ****     *
  75:Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(const SPIS_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/SPIS_SPI.c ****     {
  78:Generated_Source\PSoC4/SPIS_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/SPIS_SPI.c ****         {
  80:Generated_Source\PSoC4/SPIS_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/SPIS_SPI.c ****         }
  82:Generated_Source\PSoC4/SPIS_SPI.c ****         else
  83:Generated_Source\PSoC4/SPIS_SPI.c ****         {
  84:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SetPins(SPIS_SCB_MODE_SPI, config->mode, SPIS_DUMMY_PARAM);
  86:Generated_Source\PSoC4/SPIS_SPI.c **** 
  87:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 3


  88:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbMode       = (uint8) SPIS_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/SPIS_SPI.c **** 
  92:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/SPIS_SPI.c **** 
  97:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/SPIS_SPI.c **** 
 102:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_CTRL_REG     = SPIS_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_CTRL_SPI;
 107:Generated_Source\PSoC4/SPIS_SPI.c **** 
 108:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SPI_CTRL_REG = SPIS_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/SPIS_SPI.c ****                                                                           SPIS_SPI_MODE_TI_PRECEDES
 111:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 112:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 113:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 114:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 115:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 116:Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/SPIS_SPI.c **** 
 118:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_CTRL_REG     =  SPIS_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 121:Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 122:Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/SPIS_SPI.c **** 
 124:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_FIFO_CTRL_REG = SPIS_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/SPIS_SPI.c **** 
 126:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_CTRL_REG      = SPIS_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/SPIS_SPI.c **** 
 131:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_FIFO_CTRL_REG = SPIS_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/SPIS_SPI.c **** 
 133:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
 135:Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
 136:Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
 137:Generated_Source\PSoC4/SPIS_SPI.c **** 
 138:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_I2C_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SPI_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SLAVE_MASK_REG  = SPIS_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_MASTER_MASK_REG = SPIS_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_RX_MASK_REG     = SPIS_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_TX_MASK_REG     = SPIS_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 4


 145:Generated_Source\PSoC4/SPIS_SPI.c ****             
 146:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_IntrTxMask = LO16(SPIS_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/SPIS_SPI.c **** 
 149:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/SPIS_SPI.c **** 
 152:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/SPIS_SPI.c **** 
 157:Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferHead = 0u;
 159:Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferTail = 0u;
 160:Generated_Source\PSoC4/SPIS_SPI.c ****         }
 161:Generated_Source\PSoC4/SPIS_SPI.c ****     }
 162:Generated_Source\PSoC4/SPIS_SPI.c **** 
 163:Generated_Source\PSoC4/SPIS_SPI.c **** #else
 164:Generated_Source\PSoC4/SPIS_SPI.c **** 
 165:Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
 167:Generated_Source\PSoC4/SPIS_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/SPIS_SPI.c ****     *
 169:Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/SPIS_SPI.c ****     *
 171:Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(void)
 173:Generated_Source\PSoC4/SPIS_SPI.c ****     {
  28              		.loc 1 173 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
 174:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_CTRL_REG     = SPIS_SPI_DEFAULT_CTRL;
  38              		.loc 1 175 0
  39 0004 1B4B     		ldr	r3, .L2
  40 0006 1C4A     		ldr	r2, .L2+4
  41 0008 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CTRL_REG = SPIS_SPI_DEFAULT_SPI_CTRL;
  42              		.loc 1 176 0
  43 000a 1C4B     		ldr	r3, .L2+8
  44 000c 0122     		movs	r2, #1
  45 000e 1A60     		str	r2, [r3]
 177:Generated_Source\PSoC4/SPIS_SPI.c **** 
 178:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_CTRL_REG      = SPIS_SPI_DEFAULT_RX_CTRL;
  46              		.loc 1 179 0
  47 0010 1B4B     		ldr	r3, .L2+12
  48 0012 1C4A     		ldr	r2, .L2+16
  49 0014 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 5


 180:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_RX_FIFO_CTRL;
  50              		.loc 1 180 0
  51 0016 1C4B     		ldr	r3, .L2+20
  52 0018 0722     		movs	r2, #7
  53 001a 1A60     		str	r2, [r3]
 181:Generated_Source\PSoC4/SPIS_SPI.c **** 
 182:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_CTRL_REG      = SPIS_SPI_DEFAULT_TX_CTRL;
  54              		.loc 1 183 0
  55 001c 1B4B     		ldr	r3, .L2+24
  56 001e 194A     		ldr	r2, .L2+16
  57 0020 1A60     		str	r2, [r3]
 184:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_TX_FIFO_CTRL;
  58              		.loc 1 184 0
  59 0022 1B4B     		ldr	r3, .L2+28
  60 0024 0022     		movs	r2, #0
  61 0026 1A60     		str	r2, [r3]
 185:Generated_Source\PSoC4/SPIS_SPI.c **** 
 186:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
  62              		.loc 1 188 0
  63 0028 0B20     		movs	r0, #11
  64 002a FFF7FEFF 		bl	CyIntDisable
 189:Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
  65              		.loc 1 189 0
  66 002e 0321     		movs	r1, #3
  67 0030 0B20     		movs	r0, #11
  68 0032 FFF7FEFF 		bl	CyIntSetPriority
 190:Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
  69              		.loc 1 190 0
  70 0036 174B     		ldr	r3, .L2+32
  71 0038 1900     		movs	r1, r3
  72 003a 0B20     		movs	r0, #11
  73 003c FFF7FEFF 		bl	CyIntSetVector
 191:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/SPIS_SPI.c **** 
 193:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_I2C_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_I2C_EC_MASK;
  74              		.loc 1 194 0
  75 0040 154B     		ldr	r3, .L2+36
  76 0042 0022     		movs	r2, #0
  77 0044 1A60     		str	r2, [r3]
 195:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SPI_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_SPI_EC_MASK;
  78              		.loc 1 195 0
  79 0046 154B     		ldr	r3, .L2+40
  80 0048 0022     		movs	r2, #0
  81 004a 1A60     		str	r2, [r3]
 196:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SLAVE_MASK_REG  = SPIS_SPI_DEFAULT_INTR_SLAVE_MASK;
  82              		.loc 1 196 0
  83 004c 144B     		ldr	r3, .L2+44
  84 004e 0022     		movs	r2, #0
  85 0050 1A60     		str	r2, [r3]
 197:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_MASTER_MASK_REG = SPIS_SPI_DEFAULT_INTR_MASTER_MASK;
  86              		.loc 1 197 0
  87 0052 144B     		ldr	r3, .L2+48
  88 0054 0022     		movs	r2, #0
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 6


  89 0056 1A60     		str	r2, [r3]
 198:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_RX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_RX_MASK;
  90              		.loc 1 198 0
  91 0058 134B     		ldr	r3, .L2+52
  92 005a 0422     		movs	r2, #4
  93 005c 1A60     		str	r2, [r3]
 199:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_TX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_TX_MASK;
  94              		.loc 1 199 0
  95 005e 134B     		ldr	r3, .L2+56
  96 0060 0022     		movs	r2, #0
  97 0062 1A60     		str	r2, [r3]
 200:Generated_Source\PSoC4/SPIS_SPI.c **** 
 201:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX interrupt sources to restore. */
 202:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_IntrTxMask = LO16(SPIS_INTR_TX_MASK_REG);
  98              		.loc 1 202 0
  99 0064 114B     		ldr	r3, .L2+56
 100 0066 1B68     		ldr	r3, [r3]
 101 0068 9AB2     		uxth	r2, r3
 102 006a 114B     		ldr	r3, .L2+60
 103 006c 1A80     		strh	r2, [r3]
 203:Generated_Source\PSoC4/SPIS_SPI.c ****             
 204:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/SPIS_SPI.c **** 
 209:Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/SPIS_SPI.c **** 
 215:Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferHead = 0u;
 217:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferTail = 0u;
 218:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/SPIS_SPI.c ****     }
 104              		.loc 1 219 0
 105 006e C046     		nop
 106 0070 BD46     		mov	sp, r7
 107              		@ sp needed
 108 0072 80BD     		pop	{r7, pc}
 109              	.L3:
 110              		.align	2
 111              	.L2:
 112 0074 00000740 		.word	1074200576
 113 0078 0F000001 		.word	16777231
 114 007c 20000740 		.word	1074200608
 115 0080 00030740 		.word	1074201344
 116 0084 07010080 		.word	-2147483385
 117 0088 04030740 		.word	1074201348
 118 008c 00020740 		.word	1074201088
 119 0090 04020740 		.word	1074201092
 120 0094 00000000 		.word	SPIS_SPI_UART_ISR
 121 0098 880E0740 		.word	1074204296
 122 009c C80E0740 		.word	1074204360
 123 00a0 480F0740 		.word	1074204488
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 7


 124 00a4 080F0740 		.word	1074204424
 125 00a8 C80F0740 		.word	1074204616
 126 00ac 880F0740 		.word	1074204552
 127 00b0 00000000 		.word	SPIS_IntrTxMask
 128              		.cfi_endproc
 129              	.LFE0:
 130              		.size	SPIS_SpiInit, .-SPIS_SpiInit
 131              		.section	.text.SPIS_SpiPostEnable,"ax",%progbits
 132              		.align	2
 133              		.global	SPIS_SpiPostEnable
 134              		.code	16
 135              		.thumb_func
 136              		.type	SPIS_SpiPostEnable, %function
 137              	SPIS_SpiPostEnable:
 138              	.LFB1:
 220:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/SPIS_SPI.c **** 
 222:Generated_Source\PSoC4/SPIS_SPI.c **** 
 223:Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiPostEnable
 225:Generated_Source\PSoC4/SPIS_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/SPIS_SPI.c **** *
 227:Generated_Source\PSoC4/SPIS_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/SPIS_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/SPIS_SPI.c **** *
 230:Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiPostEnable(void)
 232:Generated_Source\PSoC4/SPIS_SPI.c **** {
 139              		.loc 1 232 0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 1, uses_anonymous_args = 0
 143 0000 80B5     		push	{r7, lr}
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 7, -8
 146              		.cfi_offset 14, -4
 147 0002 00AF     		add	r7, sp, #0
 148              		.cfi_def_cfa_register 7
 233:Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/SPIS_SPI.c **** 
 235:Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/SPIS_SPI.c ****     {
 237:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 238:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCLK_PIN) */
 242:Generated_Source\PSoC4/SPIS_SPI.c **** 
 243:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 244:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 248:Generated_Source\PSoC4/SPIS_SPI.c **** 
 249:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 250:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 8


 252:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 254:Generated_Source\PSoC4/SPIS_SPI.c **** 
 255:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
 256:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 260:Generated_Source\PSoC4/SPIS_SPI.c **** 
 261:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 262:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 266:Generated_Source\PSoC4/SPIS_SPI.c ****     }
 267:Generated_Source\PSoC4/SPIS_SPI.c **** 
 268:Generated_Source\PSoC4/SPIS_SPI.c **** #else
 269:Generated_Source\PSoC4/SPIS_SPI.c **** 
 270:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 273:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_M_HSIOM_POS, SPIS_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/SPIS_SPI.c **** 
 276:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 279:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_M_HSIOM_POS, SPIS_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/SPIS_SPI.c **** 
 282:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_M_HSIOM_POS, SPIS_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/SPIS_SPI.c **** 
 288:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_M_HSIOM_POS, SPIS_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/SPIS_SPI.c **** 
 294:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_M_HSIOM_POS, SPIS_SS3_M_HSIOM_SEL_SPI);
 298:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/SPIS_SPI.c **** 
 300:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/SPIS_SPI.c **** 
 302:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SetTxInterruptMode(SPIS_IntrTxMask);
 149              		.loc 1 303 0
 150 0004 034B     		ldr	r3, .L5
 151 0006 044A     		ldr	r2, .L5+4
 152 0008 1288     		ldrh	r2, [r2]
 153 000a 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 9


 304:Generated_Source\PSoC4/SPIS_SPI.c **** }
 154              		.loc 1 304 0
 155 000c C046     		nop
 156 000e BD46     		mov	sp, r7
 157              		@ sp needed
 158 0010 80BD     		pop	{r7, pc}
 159              	.L6:
 160 0012 C046     		.align	2
 161              	.L5:
 162 0014 880F0740 		.word	1074204552
 163 0018 00000000 		.word	SPIS_IntrTxMask
 164              		.cfi_endproc
 165              	.LFE1:
 166              		.size	SPIS_SpiPostEnable, .-SPIS_SpiPostEnable
 167              		.section	.text.SPIS_SpiStop,"ax",%progbits
 168              		.align	2
 169              		.global	SPIS_SpiStop
 170              		.code	16
 171              		.thumb_func
 172              		.type	SPIS_SpiStop, %function
 173              	SPIS_SpiStop:
 174              	.LFB2:
 305:Generated_Source\PSoC4/SPIS_SPI.c **** 
 306:Generated_Source\PSoC4/SPIS_SPI.c **** 
 307:Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiStop
 309:Generated_Source\PSoC4/SPIS_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/SPIS_SPI.c **** *
 311:Generated_Source\PSoC4/SPIS_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/SPIS_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/SPIS_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/SPIS_SPI.c **** *
 315:Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiStop(void)
 317:Generated_Source\PSoC4/SPIS_SPI.c **** {
 175              		.loc 1 317 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179 0000 80B5     		push	{r7, lr}
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 7, -8
 182              		.cfi_offset 14, -4
 183 0002 00AF     		add	r7, sp, #0
 184              		.cfi_def_cfa_register 7
 318:Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/SPIS_SPI.c **** 
 320:Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/SPIS_SPI.c ****     {
 322:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 323:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_sclk_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/SPIS_SPI.c **** 
 326:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_spi_sclk_PIN) */
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 10


 330:Generated_Source\PSoC4/SPIS_SPI.c **** 
 331:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 332:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss0_Write(SPIS_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/SPIS_SPI.c **** 
 335:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_spi_ss0_PIN) */
 339:Generated_Source\PSoC4/SPIS_SPI.c **** 
 340:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 341:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss1_Write(SPIS_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/SPIS_SPI.c **** 
 344:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 348:Generated_Source\PSoC4/SPIS_SPI.c **** 
 349:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
 350:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss2_Write(SPIS_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/SPIS_SPI.c **** 
 353:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 357:Generated_Source\PSoC4/SPIS_SPI.c **** 
 358:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 359:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss3_Write(SPIS_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/SPIS_SPI.c **** 
 362:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 366:Generated_Source\PSoC4/SPIS_SPI.c ****     
 367:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_IntrTxMask = LO16(SPIS_GetTxInterruptMode() & SPIS_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/SPIS_SPI.c ****     }
 370:Generated_Source\PSoC4/SPIS_SPI.c ****     else
 371:Generated_Source\PSoC4/SPIS_SPI.c ****     {
 372:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_IntrTxMask = LO16(SPIS_GetTxInterruptMode() & SPIS_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/SPIS_SPI.c ****     }
 375:Generated_Source\PSoC4/SPIS_SPI.c **** 
 376:Generated_Source\PSoC4/SPIS_SPI.c **** #else
 377:Generated_Source\PSoC4/SPIS_SPI.c **** 
 378:Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_sclk_m_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 381:Generated_Source\PSoC4/SPIS_SPI.c **** 
 382:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 384:Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/SPIS_SPI.c **** 
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 11


 387:Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss0_m_Write(SPIS_GET_SPI_SS0_INACTIVE);
 390:Generated_Source\PSoC4/SPIS_SPI.c **** 
 391:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 393:Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/SPIS_SPI.c **** 
 396:Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss1_m_Write(SPIS_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/SPIS_SPI.c **** 
 400:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_SS1_M_HSIOM_SEL_GPIO);
 403:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/SPIS_SPI.c **** 
 405:Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss2_m_Write(SPIS_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/SPIS_SPI.c **** 
 409:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/SPIS_SPI.c **** 
 414:Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss3_m_Write(SPIS_GET_SPI_SS3_INACTIVE);
 417:Generated_Source\PSoC4/SPIS_SPI.c **** 
 418:Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/SPIS_SPI.c **** 
 423:Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_IntrTxMask = LO16(SPIS_GetTxInterruptMode() & SPIS_INTR_SPIM_TX_RESTORE);
 426:Generated_Source\PSoC4/SPIS_SPI.c ****     #else
 427:Generated_Source\PSoC4/SPIS_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_IntrTxMask = LO16(SPIS_GetTxInterruptMode() & SPIS_INTR_SPIS_TX_RESTORE);
 185              		.loc 1 428 0
 186 0004 054B     		ldr	r3, .L8
 187 0006 1B68     		ldr	r3, [r3]
 188 0008 9BB2     		uxth	r3, r3
 189 000a 6022     		movs	r2, #96
 190 000c 1340     		ands	r3, r2
 191 000e 9AB2     		uxth	r2, r3
 192 0010 034B     		ldr	r3, .L8+4
 193 0012 1A80     		strh	r2, [r3]
 429:Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/SPIS_SPI.c **** 
 431:Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/SPIS_SPI.c **** }
 194              		.loc 1 432 0
 195 0014 C046     		nop
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 12


 196 0016 BD46     		mov	sp, r7
 197              		@ sp needed
 198 0018 80BD     		pop	{r7, pc}
 199              	.L9:
 200 001a C046     		.align	2
 201              	.L8:
 202 001c 880F0740 		.word	1074204552
 203 0020 00000000 		.word	SPIS_IntrTxMask
 204              		.cfi_endproc
 205              	.LFE2:
 206              		.size	SPIS_SpiStop, .-SPIS_SpiStop
 207              		.text
 208              	.Letext0:
 209              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 210              		.file 3 "Generated_Source\\PSoC4\\SPIS_PVT.h"
 211              		.section	.debug_info,"",%progbits
 212              	.Ldebug_info0:
 213 0000 FF000000 		.4byte	0xff
 214 0004 0400     		.2byte	0x4
 215 0006 00000000 		.4byte	.Ldebug_abbrev0
 216 000a 04       		.byte	0x4
 217 000b 01       		.uleb128 0x1
 218 000c 22000000 		.4byte	.LASF21
 219 0010 0C       		.byte	0xc
 220 0011 C6010000 		.4byte	.LASF22
 221 0015 15010000 		.4byte	.LASF23
 222 0019 00000000 		.4byte	.Ldebug_ranges0+0
 223 001d 00000000 		.4byte	0
 224 0021 00000000 		.4byte	.Ldebug_line0
 225 0025 02       		.uleb128 0x2
 226 0026 01       		.byte	0x1
 227 0027 06       		.byte	0x6
 228 0028 AE010000 		.4byte	.LASF0
 229 002c 02       		.uleb128 0x2
 230 002d 01       		.byte	0x1
 231 002e 08       		.byte	0x8
 232 002f 65010000 		.4byte	.LASF1
 233 0033 02       		.uleb128 0x2
 234 0034 02       		.byte	0x2
 235 0035 05       		.byte	0x5
 236 0036 E8010000 		.4byte	.LASF2
 237 003a 02       		.uleb128 0x2
 238 003b 02       		.byte	0x2
 239 003c 07       		.byte	0x7
 240 003d FC000000 		.4byte	.LASF3
 241 0041 02       		.uleb128 0x2
 242 0042 04       		.byte	0x4
 243 0043 05       		.byte	0x5
 244 0044 8B010000 		.4byte	.LASF4
 245 0048 02       		.uleb128 0x2
 246 0049 04       		.byte	0x4
 247 004a 07       		.byte	0x7
 248 004b C3000000 		.4byte	.LASF5
 249 004f 02       		.uleb128 0x2
 250 0050 08       		.byte	0x8
 251 0051 05       		.byte	0x5
 252 0052 00000000 		.4byte	.LASF6
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 13


 253 0056 02       		.uleb128 0x2
 254 0057 08       		.byte	0x8
 255 0058 07       		.byte	0x7
 256 0059 D5000000 		.4byte	.LASF7
 257 005d 03       		.uleb128 0x3
 258 005e 04       		.byte	0x4
 259 005f 05       		.byte	0x5
 260 0060 696E7400 		.ascii	"int\000"
 261 0064 02       		.uleb128 0x2
 262 0065 04       		.byte	0x4
 263 0066 07       		.byte	0x7
 264 0067 15000000 		.4byte	.LASF8
 265 006b 04       		.uleb128 0x4
 266 006c BD000000 		.4byte	.LASF9
 267 0070 02       		.byte	0x2
 268 0071 E401     		.2byte	0x1e4
 269 0073 2C000000 		.4byte	0x2c
 270 0077 04       		.uleb128 0x4
 271 0078 F2010000 		.4byte	.LASF10
 272 007c 02       		.byte	0x2
 273 007d E501     		.2byte	0x1e5
 274 007f 3A000000 		.4byte	0x3a
 275 0083 04       		.uleb128 0x4
 276 0084 0E000000 		.4byte	.LASF11
 277 0088 02       		.byte	0x2
 278 0089 E601     		.2byte	0x1e6
 279 008b 48000000 		.4byte	0x48
 280 008f 02       		.uleb128 0x2
 281 0090 04       		.byte	0x4
 282 0091 04       		.byte	0x4
 283 0092 0F010000 		.4byte	.LASF12
 284 0096 02       		.uleb128 0x2
 285 0097 08       		.byte	0x8
 286 0098 04       		.byte	0x4
 287 0099 94010000 		.4byte	.LASF13
 288 009d 02       		.uleb128 0x2
 289 009e 01       		.byte	0x1
 290 009f 08       		.byte	0x8
 291 00a0 73010000 		.4byte	.LASF14
 292 00a4 04       		.uleb128 0x4
 293 00a5 9B010000 		.4byte	.LASF15
 294 00a9 02       		.byte	0x2
 295 00aa 9002     		.2byte	0x290
 296 00ac B0000000 		.4byte	0xb0
 297 00b0 05       		.uleb128 0x5
 298 00b1 83000000 		.4byte	0x83
 299 00b5 02       		.uleb128 0x2
 300 00b6 08       		.byte	0x8
 301 00b7 04       		.byte	0x4
 302 00b8 BA010000 		.4byte	.LASF16
 303 00bc 02       		.uleb128 0x2
 304 00bd 04       		.byte	0x4
 305 00be 07       		.byte	0x7
 306 00bf F9010000 		.4byte	.LASF17
 307 00c3 06       		.uleb128 0x6
 308 00c4 B0000000 		.4byte	.LASF18
 309 00c8 01       		.byte	0x1
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 14


 310 00c9 AC       		.byte	0xac
 311 00ca 00000000 		.4byte	.LFB0
 312 00ce B4000000 		.4byte	.LFE0-.LFB0
 313 00d2 01       		.uleb128 0x1
 314 00d3 9C       		.byte	0x9c
 315 00d4 07       		.uleb128 0x7
 316 00d5 78010000 		.4byte	.LASF19
 317 00d9 01       		.byte	0x1
 318 00da E7       		.byte	0xe7
 319 00db 00000000 		.4byte	.LFB1
 320 00df 1C000000 		.4byte	.LFE1-.LFB1
 321 00e3 01       		.uleb128 0x1
 322 00e4 9C       		.byte	0x9c
 323 00e5 08       		.uleb128 0x8
 324 00e6 A1010000 		.4byte	.LASF20
 325 00ea 01       		.byte	0x1
 326 00eb 3C01     		.2byte	0x13c
 327 00ed 00000000 		.4byte	.LFB2
 328 00f1 24000000 		.4byte	.LFE2-.LFB2
 329 00f5 01       		.uleb128 0x1
 330 00f6 9C       		.byte	0x9c
 331 00f7 09       		.uleb128 0x9
 332 00f8 EC000000 		.4byte	.LASF24
 333 00fc 03       		.byte	0x3
 334 00fd 5B       		.byte	0x5b
 335 00fe 77000000 		.4byte	0x77
 336 0102 00       		.byte	0
 337              		.section	.debug_abbrev,"",%progbits
 338              	.Ldebug_abbrev0:
 339 0000 01       		.uleb128 0x1
 340 0001 11       		.uleb128 0x11
 341 0002 01       		.byte	0x1
 342 0003 25       		.uleb128 0x25
 343 0004 0E       		.uleb128 0xe
 344 0005 13       		.uleb128 0x13
 345 0006 0B       		.uleb128 0xb
 346 0007 03       		.uleb128 0x3
 347 0008 0E       		.uleb128 0xe
 348 0009 1B       		.uleb128 0x1b
 349 000a 0E       		.uleb128 0xe
 350 000b 55       		.uleb128 0x55
 351 000c 17       		.uleb128 0x17
 352 000d 11       		.uleb128 0x11
 353 000e 01       		.uleb128 0x1
 354 000f 10       		.uleb128 0x10
 355 0010 17       		.uleb128 0x17
 356 0011 00       		.byte	0
 357 0012 00       		.byte	0
 358 0013 02       		.uleb128 0x2
 359 0014 24       		.uleb128 0x24
 360 0015 00       		.byte	0
 361 0016 0B       		.uleb128 0xb
 362 0017 0B       		.uleb128 0xb
 363 0018 3E       		.uleb128 0x3e
 364 0019 0B       		.uleb128 0xb
 365 001a 03       		.uleb128 0x3
 366 001b 0E       		.uleb128 0xe
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 15


 367 001c 00       		.byte	0
 368 001d 00       		.byte	0
 369 001e 03       		.uleb128 0x3
 370 001f 24       		.uleb128 0x24
 371 0020 00       		.byte	0
 372 0021 0B       		.uleb128 0xb
 373 0022 0B       		.uleb128 0xb
 374 0023 3E       		.uleb128 0x3e
 375 0024 0B       		.uleb128 0xb
 376 0025 03       		.uleb128 0x3
 377 0026 08       		.uleb128 0x8
 378 0027 00       		.byte	0
 379 0028 00       		.byte	0
 380 0029 04       		.uleb128 0x4
 381 002a 16       		.uleb128 0x16
 382 002b 00       		.byte	0
 383 002c 03       		.uleb128 0x3
 384 002d 0E       		.uleb128 0xe
 385 002e 3A       		.uleb128 0x3a
 386 002f 0B       		.uleb128 0xb
 387 0030 3B       		.uleb128 0x3b
 388 0031 05       		.uleb128 0x5
 389 0032 49       		.uleb128 0x49
 390 0033 13       		.uleb128 0x13
 391 0034 00       		.byte	0
 392 0035 00       		.byte	0
 393 0036 05       		.uleb128 0x5
 394 0037 35       		.uleb128 0x35
 395 0038 00       		.byte	0
 396 0039 49       		.uleb128 0x49
 397 003a 13       		.uleb128 0x13
 398 003b 00       		.byte	0
 399 003c 00       		.byte	0
 400 003d 06       		.uleb128 0x6
 401 003e 2E       		.uleb128 0x2e
 402 003f 00       		.byte	0
 403 0040 3F       		.uleb128 0x3f
 404 0041 19       		.uleb128 0x19
 405 0042 03       		.uleb128 0x3
 406 0043 0E       		.uleb128 0xe
 407 0044 3A       		.uleb128 0x3a
 408 0045 0B       		.uleb128 0xb
 409 0046 3B       		.uleb128 0x3b
 410 0047 0B       		.uleb128 0xb
 411 0048 27       		.uleb128 0x27
 412 0049 19       		.uleb128 0x19
 413 004a 11       		.uleb128 0x11
 414 004b 01       		.uleb128 0x1
 415 004c 12       		.uleb128 0x12
 416 004d 06       		.uleb128 0x6
 417 004e 40       		.uleb128 0x40
 418 004f 18       		.uleb128 0x18
 419 0050 9642     		.uleb128 0x2116
 420 0052 19       		.uleb128 0x19
 421 0053 00       		.byte	0
 422 0054 00       		.byte	0
 423 0055 07       		.uleb128 0x7
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 16


 424 0056 2E       		.uleb128 0x2e
 425 0057 00       		.byte	0
 426 0058 3F       		.uleb128 0x3f
 427 0059 19       		.uleb128 0x19
 428 005a 03       		.uleb128 0x3
 429 005b 0E       		.uleb128 0xe
 430 005c 3A       		.uleb128 0x3a
 431 005d 0B       		.uleb128 0xb
 432 005e 3B       		.uleb128 0x3b
 433 005f 0B       		.uleb128 0xb
 434 0060 27       		.uleb128 0x27
 435 0061 19       		.uleb128 0x19
 436 0062 11       		.uleb128 0x11
 437 0063 01       		.uleb128 0x1
 438 0064 12       		.uleb128 0x12
 439 0065 06       		.uleb128 0x6
 440 0066 40       		.uleb128 0x40
 441 0067 18       		.uleb128 0x18
 442 0068 9742     		.uleb128 0x2117
 443 006a 19       		.uleb128 0x19
 444 006b 00       		.byte	0
 445 006c 00       		.byte	0
 446 006d 08       		.uleb128 0x8
 447 006e 2E       		.uleb128 0x2e
 448 006f 00       		.byte	0
 449 0070 3F       		.uleb128 0x3f
 450 0071 19       		.uleb128 0x19
 451 0072 03       		.uleb128 0x3
 452 0073 0E       		.uleb128 0xe
 453 0074 3A       		.uleb128 0x3a
 454 0075 0B       		.uleb128 0xb
 455 0076 3B       		.uleb128 0x3b
 456 0077 05       		.uleb128 0x5
 457 0078 27       		.uleb128 0x27
 458 0079 19       		.uleb128 0x19
 459 007a 11       		.uleb128 0x11
 460 007b 01       		.uleb128 0x1
 461 007c 12       		.uleb128 0x12
 462 007d 06       		.uleb128 0x6
 463 007e 40       		.uleb128 0x40
 464 007f 18       		.uleb128 0x18
 465 0080 9742     		.uleb128 0x2117
 466 0082 19       		.uleb128 0x19
 467 0083 00       		.byte	0
 468 0084 00       		.byte	0
 469 0085 09       		.uleb128 0x9
 470 0086 34       		.uleb128 0x34
 471 0087 00       		.byte	0
 472 0088 03       		.uleb128 0x3
 473 0089 0E       		.uleb128 0xe
 474 008a 3A       		.uleb128 0x3a
 475 008b 0B       		.uleb128 0xb
 476 008c 3B       		.uleb128 0x3b
 477 008d 0B       		.uleb128 0xb
 478 008e 49       		.uleb128 0x49
 479 008f 13       		.uleb128 0x13
 480 0090 3F       		.uleb128 0x3f
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 17


 481 0091 19       		.uleb128 0x19
 482 0092 3C       		.uleb128 0x3c
 483 0093 19       		.uleb128 0x19
 484 0094 00       		.byte	0
 485 0095 00       		.byte	0
 486 0096 00       		.byte	0
 487              		.section	.debug_aranges,"",%progbits
 488 0000 2C000000 		.4byte	0x2c
 489 0004 0200     		.2byte	0x2
 490 0006 00000000 		.4byte	.Ldebug_info0
 491 000a 04       		.byte	0x4
 492 000b 00       		.byte	0
 493 000c 0000     		.2byte	0
 494 000e 0000     		.2byte	0
 495 0010 00000000 		.4byte	.LFB0
 496 0014 B4000000 		.4byte	.LFE0-.LFB0
 497 0018 00000000 		.4byte	.LFB1
 498 001c 1C000000 		.4byte	.LFE1-.LFB1
 499 0020 00000000 		.4byte	.LFB2
 500 0024 24000000 		.4byte	.LFE2-.LFB2
 501 0028 00000000 		.4byte	0
 502 002c 00000000 		.4byte	0
 503              		.section	.debug_ranges,"",%progbits
 504              	.Ldebug_ranges0:
 505 0000 00000000 		.4byte	.LFB0
 506 0004 B4000000 		.4byte	.LFE0
 507 0008 00000000 		.4byte	.LFB1
 508 000c 1C000000 		.4byte	.LFE1
 509 0010 00000000 		.4byte	.LFB2
 510 0014 24000000 		.4byte	.LFE2
 511 0018 00000000 		.4byte	0
 512 001c 00000000 		.4byte	0
 513              		.section	.debug_line,"",%progbits
 514              	.Ldebug_line0:
 515 0000 A6000000 		.section	.debug_str,"MS",%progbits,1
 515      02005300 
 515      00000201 
 515      FB0E0D00 
 515      01010101 
 516              	.LASF6:
 517 0000 6C6F6E67 		.ascii	"long long int\000"
 517      206C6F6E 
 517      6720696E 
 517      7400
 518              	.LASF11:
 519 000e 75696E74 		.ascii	"uint32\000"
 519      333200
 520              	.LASF8:
 521 0015 756E7369 		.ascii	"unsigned int\000"
 521      676E6564 
 521      20696E74 
 521      00
 522              	.LASF21:
 523 0022 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 523      43313120 
 523      352E342E 
 523      31203230 
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 18


 523      31363036 
 524 0055 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 524      20726576 
 524      6973696F 
 524      6E203233 
 524      37373135 
 525 0088 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 525      66756E63 
 525      74696F6E 
 525      2D736563 
 525      74696F6E 
 526              	.LASF18:
 527 00b0 53504953 		.ascii	"SPIS_SpiInit\000"
 527      5F537069 
 527      496E6974 
 527      00
 528              	.LASF9:
 529 00bd 75696E74 		.ascii	"uint8\000"
 529      3800
 530              	.LASF5:
 531 00c3 6C6F6E67 		.ascii	"long unsigned int\000"
 531      20756E73 
 531      69676E65 
 531      6420696E 
 531      7400
 532              	.LASF7:
 533 00d5 6C6F6E67 		.ascii	"long long unsigned int\000"
 533      206C6F6E 
 533      6720756E 
 533      7369676E 
 533      65642069 
 534              	.LASF24:
 535 00ec 53504953 		.ascii	"SPIS_IntrTxMask\000"
 535      5F496E74 
 535      7254784D 
 535      61736B00 
 536              	.LASF3:
 537 00fc 73686F72 		.ascii	"short unsigned int\000"
 537      7420756E 
 537      7369676E 
 537      65642069 
 537      6E7400
 538              	.LASF12:
 539 010f 666C6F61 		.ascii	"float\000"
 539      7400
 540              	.LASF23:
 541 0115 433A5C55 		.ascii	"C:\\Users\\Lars\\Documents\\PSoC Creator\\Workspace"
 541      73657273 
 541      5C4C6172 
 541      735C446F 
 541      63756D65 
 542 0143 30315C50 		.ascii	"01\\PSOC4_ForwardVoltageTSEP.cydsn\000"
 542      534F4334 
 542      5F466F72 
 542      77617264 
 542      566F6C74 
 543              	.LASF1:
ARM GAS  C:\Users\Lars\AppData\Local\Temp\ccitL2J4.s 			page 19


 544 0165 756E7369 		.ascii	"unsigned char\000"
 544      676E6564 
 544      20636861 
 544      7200
 545              	.LASF14:
 546 0173 63686172 		.ascii	"char\000"
 546      00
 547              	.LASF19:
 548 0178 53504953 		.ascii	"SPIS_SpiPostEnable\000"
 548      5F537069 
 548      506F7374 
 548      456E6162 
 548      6C6500
 549              	.LASF4:
 550 018b 6C6F6E67 		.ascii	"long int\000"
 550      20696E74 
 550      00
 551              	.LASF13:
 552 0194 646F7562 		.ascii	"double\000"
 552      6C6500
 553              	.LASF15:
 554 019b 72656733 		.ascii	"reg32\000"
 554      3200
 555              	.LASF20:
 556 01a1 53504953 		.ascii	"SPIS_SpiStop\000"
 556      5F537069 
 556      53746F70 
 556      00
 557              	.LASF0:
 558 01ae 7369676E 		.ascii	"signed char\000"
 558      65642063 
 558      68617200 
 559              	.LASF16:
 560 01ba 6C6F6E67 		.ascii	"long double\000"
 560      20646F75 
 560      626C6500 
 561              	.LASF22:
 562 01c6 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPIS_SPI.c\000"
 562      72617465 
 562      645F536F 
 562      75726365 
 562      5C50536F 
 563              	.LASF2:
 564 01e8 73686F72 		.ascii	"short int\000"
 564      7420696E 
 564      7400
 565              	.LASF10:
 566 01f2 75696E74 		.ascii	"uint16\000"
 566      313600
 567              	.LASF17:
 568 01f9 73697A65 		.ascii	"sizetype\000"
 568      74797065 
 568      00
 569              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
