performing high-level synthesis for kernel: vmul
Log file: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/vmul/vmul/vitis_hls.log