0.6
2017.4
Dec 15 2017
20:57:24
/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.sim/sim_1/behav/xsim/glbl.v,1522217109,verilog,,,,glbl,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/gen.v,1522217109,verilog,,/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sources_1/new/or_gate.v,,gen,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/test.v,1522217109,verilog,,/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/test_bench.v,,test,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/test_bench.v,1522217109,verilog,,,,test_bench,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sources_1/new/or_gate.v,1522217109,verilog,,/home/lsriw/sr/RomanMichal/SR/lab3/zad6_2/zad6_2.srcs/sim_1/new/test.v,,or_gate,,,,,,,,
