/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module dma_ahbslv_flat(HCLK, HRSTn, hreadyin, hsel_reg, hsel_br, htrans_0, htrans_1, hsize_0, hsize_1, hsize_2, hprot_0, hprot_1, hprot_2, hprot_3, hwrite, haddr_0, haddr_1, haddr_2, haddr_3, haddr_4, haddr_5
, haddr_6, haddr_7, haddr_8, haddr_9, haddr_10, haddr_11, haddr_12, haddr_13, haddr_14, haddr_15, haddr_16, haddr_17, haddr_18, haddr_19, haddr_20, haddr_21, haddr_22, haddr_23, haddr_24, haddr_25, haddr_26
, haddr_27, haddr_28, haddr_29, haddr_30, haddr_31, hwdata_0, hwdata_1, hwdata_2, hwdata_3, hwdata_4, hwdata_5, hwdata_6, hwdata_7, hwdata_8, hwdata_9, hwdata_10, hwdata_11, hwdata_12, hwdata_13, hwdata_14, hwdata_15
, hwdata_16, hwdata_17, hwdata_18, hwdata_19, hwdata_20, hwdata_21, hwdata_22, hwdata_23, hwdata_24, hwdata_25, hwdata_26, hwdata_27, hwdata_28, hwdata_29, hwdata_30, hwdata_31, hresp_reg_0, hresp_reg_1, hreadyout_reg, hrdata_reg_0, hrdata_reg_1
, hrdata_reg_2, hrdata_reg_3, hrdata_reg_4, hrdata_reg_5, hrdata_reg_6, hrdata_reg_7, hrdata_reg_8, hrdata_reg_9, hrdata_reg_10, hrdata_reg_11, hrdata_reg_12, hrdata_reg_13, hrdata_reg_14, hrdata_reg_15, hrdata_reg_16, hrdata_reg_17, hrdata_reg_18, hrdata_reg_19, hrdata_reg_20, hrdata_reg_21, hrdata_reg_22
, hrdata_reg_23, hrdata_reg_24, hrdata_reg_25, hrdata_reg_26, hrdata_reg_27, hrdata_reg_28, hrdata_reg_29, hrdata_reg_30, hrdata_reg_31, hresp_br_0, hresp_br_1, hreadyout_br, hrdata_br_0, hrdata_br_1, hrdata_br_2, hrdata_br_3, hrdata_br_4, hrdata_br_5, hrdata_br_6, hrdata_br_7, hrdata_br_8
, hrdata_br_9, hrdata_br_10, hrdata_br_11, hrdata_br_12, hrdata_br_13, hrdata_br_14, hrdata_br_15, hrdata_br_16, hrdata_br_17, hrdata_br_18, hrdata_br_19, hrdata_br_20, hrdata_br_21, hrdata_br_22, hrdata_br_23, hrdata_br_24, hrdata_br_25, hrdata_br_26, hrdata_br_27, hrdata_br_28, hrdata_br_29
, hrdata_br_30, hrdata_br_31, rf_dti_0, rf_dti_1, rf_dti_2, rf_dti_3, rf_dti_4, rf_dti_5, rf_dti_6, rf_dti_7, rf_dti_8, rf_dti_9, rf_dti_10, rf_dti_11, rf_dti_12, rf_dti_13, rf_dti_14, rf_dti_15, rf_dti_16, rf_dti_17, rf_dti_18
, rf_dti_19, rf_dti_20, rf_dti_21, rf_dti_22, rf_dti_23, rf_dti_24, rf_dti_25, rf_dti_26, rf_dti_27, rf_dti_28, rf_dti_29, rf_dti_30, rf_dti_31, de_arb_br, m0endian, m1endian, m1_dt_st, h1trans_0, h1trans_1, h1rdata_0, h1rdata_1
, h1rdata_2, h1rdata_3, h1rdata_4, h1rdata_5, h1rdata_6, h1rdata_7, h1rdata_8, h1rdata_9, h1rdata_10, h1rdata_11, h1rdata_12, h1rdata_13, h1rdata_14, h1rdata_15, h1rdata_16, h1rdata_17, h1rdata_18, h1rdata_19, h1rdata_20, h1rdata_21, h1rdata_22
, h1rdata_23, h1rdata_24, h1rdata_25, h1rdata_26, h1rdata_27, h1rdata_28, h1rdata_29, h1rdata_30, h1rdata_31, h1readyin, h1resp_0, h1resp_1, slv_ado_0, slv_ado_1, slv_ado_2, slv_ado_3, slv_ado_4, slv_ado_5, slv_ado_6, slv_ado_7, slv_ado_8
, slv_ado_9, slv_ado_10, slv_ado_11, slv_ado_12, slv_ado_13, slv_ado_14, slv_ado_15, slv_ado_16, slv_ado_17, slv_ado_18, slv_ado_19, slv_ado_20, slv_ado_21, slv_ado_22, slv_ado_23, slv_ado_24, slv_ado_25, slv_ado_26, slv_ado_27, slv_ado_28, slv_ado_29
, slv_ado_30, slv_ado_31, slv_ad_d1o_0, slv_ad_d1o_1, slv_ad_d1o_2, slv_ad_d1o_3, slv_ad_d1o_4, slv_ad_d1o_5, slv_ad_d1o_6, slv_ad_d1o_7, slv_ad_d1o_8, slv_ad_d1o_9, slv_ad_d1o_10, slv_ad_d1o_11, slv_ad_d1o_12, slv_ad_d1o_13, slv_ad_d1o_14, slv_ad_d1o_15, slv_ad_d1o_16, slv_ad_d1o_17, slv_ad_d1o_18
, slv_ad_d1o_19, slv_ad_d1o_20, slv_ad_d1o_21, slv_ad_d1o_22, slv_ad_d1o_23, slv_ad_d1o_24, slv_ad_d1o_25, slv_ad_d1o_26, slv_ad_d1o_27, slv_ad_d1o_28, slv_ad_d1o_29, slv_ad_d1o_30, slv_ad_d1o_31, slv_dto_0, slv_dto_1, slv_dto_2, slv_dto_3, slv_dto_4, slv_dto_5, slv_dto_6, slv_dto_7
, slv_dto_8, slv_dto_9, slv_dto_10, slv_dto_11, slv_dto_12, slv_dto_13, slv_dto_14, slv_dto_15, slv_dto_16, slv_dto_17, slv_dto_18, slv_dto_19, slv_dto_20, slv_dto_21, slv_dto_22, slv_dto_23, slv_dto_24, slv_dto_25, slv_dto_26, slv_dto_27, slv_dto_28
, slv_dto_29, slv_dto_30, slv_dto_31, slv_szo_0, slv_szo_1, slv_szo_2, slv_sz_d1o_0, slv_sz_d1o_1, slv_sz_d1o_2, slv_pt_d1o_0, slv_pt_d1o_1, slv_pt_d1o_2, slv_pt_d1o_3, slv_wr_d1o, slv_rf_req, slv_br_req, slv_br_dto_0, slv_br_dto_1, slv_br_dto_2, slv_br_dto_3, slv_br_dto_4
, slv_br_dto_5, slv_br_dto_6, slv_br_dto_7, slv_br_dto_8, slv_br_dto_9, slv_br_dto_10, slv_br_dto_11, slv_br_dto_12, slv_br_dto_13, slv_br_dto_14, slv_br_dto_15, slv_br_dto_16, slv_br_dto_17, slv_br_dto_18, slv_br_dto_19, slv_br_dto_20, slv_br_dto_21, slv_br_dto_22, slv_br_dto_23, slv_br_dto_24, slv_br_dto_25
, slv_br_dto_26, slv_br_dto_27, slv_br_dto_28, slv_br_dto_29, slv_br_dto_30, slv_br_dto_31, slv_brst_cmd, slv_brst_mscd);
  input HCLK;
  wire HCLK;
  input HRSTn;
  wire HRSTn;
  input hreadyin;
  wire hreadyin;
  input hsel_reg;
  wire hsel_reg;
  input hsel_br;
  wire hsel_br;
  input htrans_0;
  wire htrans_0;
  input htrans_1;
  wire htrans_1;
  input hsize_0;
  wire hsize_0;
  input hsize_1;
  wire hsize_1;
  input hsize_2;
  wire hsize_2;
  input hprot_0;
  wire hprot_0;
  input hprot_1;
  wire hprot_1;
  input hprot_2;
  wire hprot_2;
  input hprot_3;
  wire hprot_3;
  input hwrite;
  wire hwrite;
  input haddr_0;
  wire haddr_0;
  input haddr_1;
  wire haddr_1;
  input haddr_2;
  wire haddr_2;
  input haddr_3;
  wire haddr_3;
  input haddr_4;
  wire haddr_4;
  input haddr_5;
  wire haddr_5;
  input haddr_6;
  wire haddr_6;
  input haddr_7;
  wire haddr_7;
  input haddr_8;
  wire haddr_8;
  input haddr_9;
  wire haddr_9;
  input haddr_10;
  wire haddr_10;
  input haddr_11;
  wire haddr_11;
  input haddr_12;
  wire haddr_12;
  input haddr_13;
  wire haddr_13;
  input haddr_14;
  wire haddr_14;
  input haddr_15;
  wire haddr_15;
  input haddr_16;
  wire haddr_16;
  input haddr_17;
  wire haddr_17;
  input haddr_18;
  wire haddr_18;
  input haddr_19;
  wire haddr_19;
  input haddr_20;
  wire haddr_20;
  input haddr_21;
  wire haddr_21;
  input haddr_22;
  wire haddr_22;
  input haddr_23;
  wire haddr_23;
  input haddr_24;
  wire haddr_24;
  input haddr_25;
  wire haddr_25;
  input haddr_26;
  wire haddr_26;
  input haddr_27;
  wire haddr_27;
  input haddr_28;
  wire haddr_28;
  input haddr_29;
  wire haddr_29;
  input haddr_30;
  wire haddr_30;
  input haddr_31;
  wire haddr_31;
  input hwdata_0;
  wire hwdata_0;
  input hwdata_1;
  wire hwdata_1;
  input hwdata_2;
  wire hwdata_2;
  input hwdata_3;
  wire hwdata_3;
  input hwdata_4;
  wire hwdata_4;
  input hwdata_5;
  wire hwdata_5;
  input hwdata_6;
  wire hwdata_6;
  input hwdata_7;
  wire hwdata_7;
  input hwdata_8;
  wire hwdata_8;
  input hwdata_9;
  wire hwdata_9;
  input hwdata_10;
  wire hwdata_10;
  input hwdata_11;
  wire hwdata_11;
  input hwdata_12;
  wire hwdata_12;
  input hwdata_13;
  wire hwdata_13;
  input hwdata_14;
  wire hwdata_14;
  input hwdata_15;
  wire hwdata_15;
  input hwdata_16;
  wire hwdata_16;
  input hwdata_17;
  wire hwdata_17;
  input hwdata_18;
  wire hwdata_18;
  input hwdata_19;
  wire hwdata_19;
  input hwdata_20;
  wire hwdata_20;
  input hwdata_21;
  wire hwdata_21;
  input hwdata_22;
  wire hwdata_22;
  input hwdata_23;
  wire hwdata_23;
  input hwdata_24;
  wire hwdata_24;
  input hwdata_25;
  wire hwdata_25;
  input hwdata_26;
  wire hwdata_26;
  input hwdata_27;
  wire hwdata_27;
  input hwdata_28;
  wire hwdata_28;
  input hwdata_29;
  wire hwdata_29;
  input hwdata_30;
  wire hwdata_30;
  input hwdata_31;
  wire hwdata_31;
  output hresp_reg_0;
  wire hresp_reg_0;
  output hresp_reg_1;
  wire hresp_reg_1;
  output hreadyout_reg;
  reg hreadyout_reg;
  output hrdata_reg_0;
  wire hrdata_reg_0;
  output hrdata_reg_1;
  wire hrdata_reg_1;
  output hrdata_reg_2;
  wire hrdata_reg_2;
  output hrdata_reg_3;
  wire hrdata_reg_3;
  output hrdata_reg_4;
  wire hrdata_reg_4;
  output hrdata_reg_5;
  wire hrdata_reg_5;
  output hrdata_reg_6;
  wire hrdata_reg_6;
  output hrdata_reg_7;
  wire hrdata_reg_7;
  output hrdata_reg_8;
  wire hrdata_reg_8;
  output hrdata_reg_9;
  wire hrdata_reg_9;
  output hrdata_reg_10;
  wire hrdata_reg_10;
  output hrdata_reg_11;
  wire hrdata_reg_11;
  output hrdata_reg_12;
  wire hrdata_reg_12;
  output hrdata_reg_13;
  wire hrdata_reg_13;
  output hrdata_reg_14;
  wire hrdata_reg_14;
  output hrdata_reg_15;
  wire hrdata_reg_15;
  output hrdata_reg_16;
  wire hrdata_reg_16;
  output hrdata_reg_17;
  wire hrdata_reg_17;
  output hrdata_reg_18;
  wire hrdata_reg_18;
  output hrdata_reg_19;
  wire hrdata_reg_19;
  output hrdata_reg_20;
  wire hrdata_reg_20;
  output hrdata_reg_21;
  wire hrdata_reg_21;
  output hrdata_reg_22;
  wire hrdata_reg_22;
  output hrdata_reg_23;
  wire hrdata_reg_23;
  output hrdata_reg_24;
  wire hrdata_reg_24;
  output hrdata_reg_25;
  wire hrdata_reg_25;
  output hrdata_reg_26;
  wire hrdata_reg_26;
  output hrdata_reg_27;
  wire hrdata_reg_27;
  output hrdata_reg_28;
  wire hrdata_reg_28;
  output hrdata_reg_29;
  wire hrdata_reg_29;
  output hrdata_reg_30;
  wire hrdata_reg_30;
  output hrdata_reg_31;
  wire hrdata_reg_31;
  output hresp_br_0;
  wire hresp_br_0;
  output hresp_br_1;
  wire hresp_br_1;
  output hreadyout_br;
  reg hreadyout_br;
  output hrdata_br_0;
  wire hrdata_br_0;
  output hrdata_br_1;
  wire hrdata_br_1;
  output hrdata_br_2;
  wire hrdata_br_2;
  output hrdata_br_3;
  wire hrdata_br_3;
  output hrdata_br_4;
  wire hrdata_br_4;
  output hrdata_br_5;
  wire hrdata_br_5;
  output hrdata_br_6;
  wire hrdata_br_6;
  output hrdata_br_7;
  wire hrdata_br_7;
  output hrdata_br_8;
  wire hrdata_br_8;
  output hrdata_br_9;
  wire hrdata_br_9;
  output hrdata_br_10;
  wire hrdata_br_10;
  output hrdata_br_11;
  wire hrdata_br_11;
  output hrdata_br_12;
  wire hrdata_br_12;
  output hrdata_br_13;
  wire hrdata_br_13;
  output hrdata_br_14;
  wire hrdata_br_14;
  output hrdata_br_15;
  wire hrdata_br_15;
  output hrdata_br_16;
  wire hrdata_br_16;
  output hrdata_br_17;
  wire hrdata_br_17;
  output hrdata_br_18;
  wire hrdata_br_18;
  output hrdata_br_19;
  wire hrdata_br_19;
  output hrdata_br_20;
  wire hrdata_br_20;
  output hrdata_br_21;
  wire hrdata_br_21;
  output hrdata_br_22;
  wire hrdata_br_22;
  output hrdata_br_23;
  wire hrdata_br_23;
  output hrdata_br_24;
  wire hrdata_br_24;
  output hrdata_br_25;
  wire hrdata_br_25;
  output hrdata_br_26;
  wire hrdata_br_26;
  output hrdata_br_27;
  wire hrdata_br_27;
  output hrdata_br_28;
  wire hrdata_br_28;
  output hrdata_br_29;
  wire hrdata_br_29;
  output hrdata_br_30;
  wire hrdata_br_30;
  output hrdata_br_31;
  wire hrdata_br_31;
  input rf_dti_0;
  wire rf_dti_0;
  input rf_dti_1;
  wire rf_dti_1;
  input rf_dti_2;
  wire rf_dti_2;
  input rf_dti_3;
  wire rf_dti_3;
  input rf_dti_4;
  wire rf_dti_4;
  input rf_dti_5;
  wire rf_dti_5;
  input rf_dti_6;
  wire rf_dti_6;
  input rf_dti_7;
  wire rf_dti_7;
  input rf_dti_8;
  wire rf_dti_8;
  input rf_dti_9;
  wire rf_dti_9;
  input rf_dti_10;
  wire rf_dti_10;
  input rf_dti_11;
  wire rf_dti_11;
  input rf_dti_12;
  wire rf_dti_12;
  input rf_dti_13;
  wire rf_dti_13;
  input rf_dti_14;
  wire rf_dti_14;
  input rf_dti_15;
  wire rf_dti_15;
  input rf_dti_16;
  wire rf_dti_16;
  input rf_dti_17;
  wire rf_dti_17;
  input rf_dti_18;
  wire rf_dti_18;
  input rf_dti_19;
  wire rf_dti_19;
  input rf_dti_20;
  wire rf_dti_20;
  input rf_dti_21;
  wire rf_dti_21;
  input rf_dti_22;
  wire rf_dti_22;
  input rf_dti_23;
  wire rf_dti_23;
  input rf_dti_24;
  wire rf_dti_24;
  input rf_dti_25;
  wire rf_dti_25;
  input rf_dti_26;
  wire rf_dti_26;
  input rf_dti_27;
  wire rf_dti_27;
  input rf_dti_28;
  wire rf_dti_28;
  input rf_dti_29;
  wire rf_dti_29;
  input rf_dti_30;
  wire rf_dti_30;
  input rf_dti_31;
  wire rf_dti_31;
  input de_arb_br;
  wire de_arb_br;
  input m0endian;
  wire m0endian;
  input m1endian;
  wire m1endian;
  input m1_dt_st;
  wire m1_dt_st;
  input h1trans_0;
  wire h1trans_0;
  input h1trans_1;
  wire h1trans_1;
  input h1rdata_0;
  wire h1rdata_0;
  input h1rdata_1;
  wire h1rdata_1;
  input h1rdata_2;
  wire h1rdata_2;
  input h1rdata_3;
  wire h1rdata_3;
  input h1rdata_4;
  wire h1rdata_4;
  input h1rdata_5;
  wire h1rdata_5;
  input h1rdata_6;
  wire h1rdata_6;
  input h1rdata_7;
  wire h1rdata_7;
  input h1rdata_8;
  wire h1rdata_8;
  input h1rdata_9;
  wire h1rdata_9;
  input h1rdata_10;
  wire h1rdata_10;
  input h1rdata_11;
  wire h1rdata_11;
  input h1rdata_12;
  wire h1rdata_12;
  input h1rdata_13;
  wire h1rdata_13;
  input h1rdata_14;
  wire h1rdata_14;
  input h1rdata_15;
  wire h1rdata_15;
  input h1rdata_16;
  wire h1rdata_16;
  input h1rdata_17;
  wire h1rdata_17;
  input h1rdata_18;
  wire h1rdata_18;
  input h1rdata_19;
  wire h1rdata_19;
  input h1rdata_20;
  wire h1rdata_20;
  input h1rdata_21;
  wire h1rdata_21;
  input h1rdata_22;
  wire h1rdata_22;
  input h1rdata_23;
  wire h1rdata_23;
  input h1rdata_24;
  wire h1rdata_24;
  input h1rdata_25;
  wire h1rdata_25;
  input h1rdata_26;
  wire h1rdata_26;
  input h1rdata_27;
  wire h1rdata_27;
  input h1rdata_28;
  wire h1rdata_28;
  input h1rdata_29;
  wire h1rdata_29;
  input h1rdata_30;
  wire h1rdata_30;
  input h1rdata_31;
  wire h1rdata_31;
  input h1readyin;
  wire h1readyin;
  input h1resp_0;
  wire h1resp_0;
  input h1resp_1;
  wire h1resp_1;
  output slv_ado_0;
  wire slv_ado_0;
  output slv_ado_1;
  wire slv_ado_1;
  output slv_ado_2;
  wire slv_ado_2;
  output slv_ado_3;
  wire slv_ado_3;
  output slv_ado_4;
  wire slv_ado_4;
  output slv_ado_5;
  wire slv_ado_5;
  output slv_ado_6;
  wire slv_ado_6;
  output slv_ado_7;
  wire slv_ado_7;
  output slv_ado_8;
  wire slv_ado_8;
  output slv_ado_9;
  wire slv_ado_9;
  output slv_ado_10;
  wire slv_ado_10;
  output slv_ado_11;
  wire slv_ado_11;
  output slv_ado_12;
  wire slv_ado_12;
  output slv_ado_13;
  wire slv_ado_13;
  output slv_ado_14;
  wire slv_ado_14;
  output slv_ado_15;
  wire slv_ado_15;
  output slv_ado_16;
  wire slv_ado_16;
  output slv_ado_17;
  wire slv_ado_17;
  output slv_ado_18;
  wire slv_ado_18;
  output slv_ado_19;
  wire slv_ado_19;
  output slv_ado_20;
  wire slv_ado_20;
  output slv_ado_21;
  wire slv_ado_21;
  output slv_ado_22;
  wire slv_ado_22;
  output slv_ado_23;
  wire slv_ado_23;
  output slv_ado_24;
  wire slv_ado_24;
  output slv_ado_25;
  wire slv_ado_25;
  output slv_ado_26;
  wire slv_ado_26;
  output slv_ado_27;
  wire slv_ado_27;
  output slv_ado_28;
  wire slv_ado_28;
  output slv_ado_29;
  wire slv_ado_29;
  output slv_ado_30;
  wire slv_ado_30;
  output slv_ado_31;
  wire slv_ado_31;
  output slv_ad_d1o_0;
  wire slv_ad_d1o_0;
  output slv_ad_d1o_1;
  wire slv_ad_d1o_1;
  output slv_ad_d1o_2;
  wire slv_ad_d1o_2;
  output slv_ad_d1o_3;
  wire slv_ad_d1o_3;
  output slv_ad_d1o_4;
  wire slv_ad_d1o_4;
  output slv_ad_d1o_5;
  wire slv_ad_d1o_5;
  output slv_ad_d1o_6;
  wire slv_ad_d1o_6;
  output slv_ad_d1o_7;
  wire slv_ad_d1o_7;
  output slv_ad_d1o_8;
  wire slv_ad_d1o_8;
  output slv_ad_d1o_9;
  wire slv_ad_d1o_9;
  output slv_ad_d1o_10;
  wire slv_ad_d1o_10;
  output slv_ad_d1o_11;
  wire slv_ad_d1o_11;
  output slv_ad_d1o_12;
  wire slv_ad_d1o_12;
  output slv_ad_d1o_13;
  wire slv_ad_d1o_13;
  output slv_ad_d1o_14;
  wire slv_ad_d1o_14;
  output slv_ad_d1o_15;
  wire slv_ad_d1o_15;
  output slv_ad_d1o_16;
  wire slv_ad_d1o_16;
  output slv_ad_d1o_17;
  wire slv_ad_d1o_17;
  output slv_ad_d1o_18;
  wire slv_ad_d1o_18;
  output slv_ad_d1o_19;
  wire slv_ad_d1o_19;
  output slv_ad_d1o_20;
  wire slv_ad_d1o_20;
  output slv_ad_d1o_21;
  wire slv_ad_d1o_21;
  output slv_ad_d1o_22;
  wire slv_ad_d1o_22;
  output slv_ad_d1o_23;
  wire slv_ad_d1o_23;
  output slv_ad_d1o_24;
  wire slv_ad_d1o_24;
  output slv_ad_d1o_25;
  wire slv_ad_d1o_25;
  output slv_ad_d1o_26;
  wire slv_ad_d1o_26;
  output slv_ad_d1o_27;
  wire slv_ad_d1o_27;
  output slv_ad_d1o_28;
  wire slv_ad_d1o_28;
  output slv_ad_d1o_29;
  wire slv_ad_d1o_29;
  output slv_ad_d1o_30;
  wire slv_ad_d1o_30;
  output slv_ad_d1o_31;
  wire slv_ad_d1o_31;
  output slv_dto_0;
  wire slv_dto_0;
  output slv_dto_1;
  wire slv_dto_1;
  output slv_dto_2;
  wire slv_dto_2;
  output slv_dto_3;
  wire slv_dto_3;
  output slv_dto_4;
  wire slv_dto_4;
  output slv_dto_5;
  wire slv_dto_5;
  output slv_dto_6;
  wire slv_dto_6;
  output slv_dto_7;
  wire slv_dto_7;
  output slv_dto_8;
  wire slv_dto_8;
  output slv_dto_9;
  wire slv_dto_9;
  output slv_dto_10;
  wire slv_dto_10;
  output slv_dto_11;
  wire slv_dto_11;
  output slv_dto_12;
  wire slv_dto_12;
  output slv_dto_13;
  wire slv_dto_13;
  output slv_dto_14;
  wire slv_dto_14;
  output slv_dto_15;
  wire slv_dto_15;
  output slv_dto_16;
  wire slv_dto_16;
  output slv_dto_17;
  wire slv_dto_17;
  output slv_dto_18;
  wire slv_dto_18;
  output slv_dto_19;
  wire slv_dto_19;
  output slv_dto_20;
  wire slv_dto_20;
  output slv_dto_21;
  wire slv_dto_21;
  output slv_dto_22;
  wire slv_dto_22;
  output slv_dto_23;
  wire slv_dto_23;
  output slv_dto_24;
  wire slv_dto_24;
  output slv_dto_25;
  wire slv_dto_25;
  output slv_dto_26;
  wire slv_dto_26;
  output slv_dto_27;
  wire slv_dto_27;
  output slv_dto_28;
  wire slv_dto_28;
  output slv_dto_29;
  wire slv_dto_29;
  output slv_dto_30;
  wire slv_dto_30;
  output slv_dto_31;
  wire slv_dto_31;
  output slv_szo_0;
  wire slv_szo_0;
  output slv_szo_1;
  wire slv_szo_1;
  output slv_szo_2;
  wire slv_szo_2;
  output slv_sz_d1o_0;
  wire slv_sz_d1o_0;
  output slv_sz_d1o_1;
  wire slv_sz_d1o_1;
  output slv_sz_d1o_2;
  wire slv_sz_d1o_2;
  output slv_pt_d1o_0;
  wire slv_pt_d1o_0;
  output slv_pt_d1o_1;
  wire slv_pt_d1o_1;
  output slv_pt_d1o_2;
  wire slv_pt_d1o_2;
  output slv_pt_d1o_3;
  wire slv_pt_d1o_3;
  output slv_wr_d1o;
  reg slv_wr_d1o;
  output slv_rf_req;
  wire slv_rf_req;
  output slv_br_req;
  reg slv_br_req;
  output slv_br_dto_0;
  wire slv_br_dto_0;
  output slv_br_dto_1;
  wire slv_br_dto_1;
  output slv_br_dto_2;
  wire slv_br_dto_2;
  output slv_br_dto_3;
  wire slv_br_dto_3;
  output slv_br_dto_4;
  wire slv_br_dto_4;
  output slv_br_dto_5;
  wire slv_br_dto_5;
  output slv_br_dto_6;
  wire slv_br_dto_6;
  output slv_br_dto_7;
  wire slv_br_dto_7;
  output slv_br_dto_8;
  wire slv_br_dto_8;
  output slv_br_dto_9;
  wire slv_br_dto_9;
  output slv_br_dto_10;
  wire slv_br_dto_10;
  output slv_br_dto_11;
  wire slv_br_dto_11;
  output slv_br_dto_12;
  wire slv_br_dto_12;
  output slv_br_dto_13;
  wire slv_br_dto_13;
  output slv_br_dto_14;
  wire slv_br_dto_14;
  output slv_br_dto_15;
  wire slv_br_dto_15;
  output slv_br_dto_16;
  wire slv_br_dto_16;
  output slv_br_dto_17;
  wire slv_br_dto_17;
  output slv_br_dto_18;
  wire slv_br_dto_18;
  output slv_br_dto_19;
  wire slv_br_dto_19;
  output slv_br_dto_20;
  wire slv_br_dto_20;
  output slv_br_dto_21;
  wire slv_br_dto_21;
  output slv_br_dto_22;
  wire slv_br_dto_22;
  output slv_br_dto_23;
  wire slv_br_dto_23;
  output slv_br_dto_24;
  wire slv_br_dto_24;
  output slv_br_dto_25;
  wire slv_br_dto_25;
  output slv_br_dto_26;
  wire slv_br_dto_26;
  output slv_br_dto_27;
  wire slv_br_dto_27;
  output slv_br_dto_28;
  wire slv_br_dto_28;
  output slv_br_dto_29;
  wire slv_br_dto_29;
  output slv_br_dto_30;
  wire slv_br_dto_30;
  output slv_br_dto_31;
  wire slv_br_dto_31;
  output slv_brst_cmd;
  wire slv_brst_cmd;
  output slv_brst_mscd;
  wire slv_brst_mscd;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire ad_d1_we;
  wire br_ns_0;
  wire br_ns_1;
  wire br_ns_2;
  wire br_rdy0_p;
  wire br_req_bgn;
  wire br_req_end;
  wire br_st_0;
  wire br_st_1;
  wire br_st_2;
  wire bst_rty;
  wire cv_endn;
  wire cv_endn_l_bt;
  wire cv_endn_l_hw;
  wire h1rdtib0_0;
  wire h1rdtib0_1;
  wire h1rdtib0_2;
  wire h1rdtib0_3;
  wire h1rdtib0_4;
  wire h1rdtib0_5;
  wire h1rdtib0_6;
  wire h1rdtib0_7;
  wire h1rdtib1_0;
  wire h1rdtib1_1;
  wire h1rdtib1_2;
  wire h1rdtib1_3;
  wire h1rdtib1_4;
  wire h1rdtib1_5;
  wire h1rdtib1_6;
  wire h1rdtib1_7;
  wire h1rdtib2_0;
  wire h1rdtib2_1;
  wire h1rdtib2_2;
  wire h1rdtib2_3;
  wire h1rdtib2_4;
  wire h1rdtib2_5;
  wire h1rdtib2_6;
  wire h1rdtib2_7;
  wire h1rdtib3_0;
  wire h1rdtib3_1;
  wire h1rdtib3_2;
  wire h1rdtib3_3;
  wire h1rdtib3_4;
  wire h1rdtib3_5;
  wire h1rdtib3_6;
  wire h1rdtib3_7;
  wire h1rp_err;
  wire hrdt_we;
  wire hrdtgb0_0;
  wire hrdtgb0_1;
  wire hrdtgb0_2;
  wire hrdtgb0_3;
  wire hrdtgb0_4;
  wire hrdtgb0_5;
  wire hrdtgb0_6;
  wire hrdtgb0_7;
  wire hrdtgb1_0;
  wire hrdtgb1_1;
  wire hrdtgb1_2;
  wire hrdtgb1_3;
  wire hrdtgb1_4;
  wire hrdtgb1_5;
  wire hrdtgb1_6;
  wire hrdtgb1_7;
  wire hrdtgb2_0;
  wire hrdtgb2_1;
  wire hrdtgb2_2;
  wire hrdtgb2_3;
  wire hrdtgb2_4;
  wire hrdtgb2_5;
  wire hrdtgb2_6;
  wire hrdtgb2_7;
  wire hrdtgb3_0;
  wire hrdtgb3_1;
  wire hrdtgb3_2;
  wire hrdtgb3_3;
  wire hrdtgb3_4;
  wire hrdtgb3_5;
  wire hrdtgb3_6;
  wire hrdtgb3_7;
  wire hrdy_to_1;
  wire hrp_br_err;
  wire hrp_br_rty;
  wire hsize_bt;
  wire hsize_hw;
  wire hsize_l_bt;
  wire hsize_l_hw;
  wire htr_ns;
  wire htr_sq;
  wire m1_br_cmd;
  wire m1_br_end;
  wire m1_tr_ns;
  wire reg_rdy_wait;
  wire s_brdtb0_0;
  wire s_brdtb0_1;
  wire s_brdtb0_2;
  wire s_brdtb0_3;
  wire s_brdtb0_4;
  wire s_brdtb0_5;
  wire s_brdtb0_6;
  wire s_brdtb0_7;
  wire s_brdtb1_0;
  wire s_brdtb1_1;
  wire s_brdtb1_2;
  wire s_brdtb1_3;
  wire s_brdtb1_4;
  wire s_brdtb1_5;
  wire s_brdtb1_6;
  wire s_brdtb1_7;
  wire s_brdtb2_0;
  wire s_brdtb2_1;
  wire s_brdtb2_2;
  wire s_brdtb2_3;
  wire s_brdtb2_4;
  wire s_brdtb2_5;
  wire s_brdtb2_6;
  wire s_brdtb2_7;
  wire s_brdtb3_0;
  wire s_brdtb3_1;
  wire s_brdtb3_2;
  wire s_brdtb3_3;
  wire s_brdtb3_4;
  wire s_brdtb3_5;
  wire s_brdtb3_6;
  wire s_brdtb3_7;
  wire s_rgdtb0_0;
  wire s_rgdtb0_1;
  wire s_rgdtb0_2;
  wire s_rgdtb0_3;
  wire s_rgdtb0_4;
  wire s_rgdtb0_5;
  wire s_rgdtb0_6;
  wire s_rgdtb0_7;
  wire s_rgdtb1_0;
  wire s_rgdtb1_1;
  wire s_rgdtb1_2;
  wire s_rgdtb1_3;
  wire s_rgdtb1_4;
  wire s_rgdtb1_5;
  wire s_rgdtb1_6;
  wire s_rgdtb1_7;
  wire s_rgdtb2_0;
  wire s_rgdtb2_1;
  wire s_rgdtb2_2;
  wire s_rgdtb2_3;
  wire s_rgdtb2_4;
  wire s_rgdtb2_5;
  wire s_rgdtb2_6;
  wire s_rgdtb2_7;
  wire s_rgdtb3_0;
  wire s_rgdtb3_1;
  wire s_rgdtb3_2;
  wire s_rgdtb3_3;
  wire s_rgdtb3_4;
  wire s_rgdtb3_5;
  wire s_rgdtb3_6;
  wire s_rgdtb3_7;
  wire tr_bt;
  wire tr_hw;
  wire tr_l_bt;
  wire tr_l_hw;
  assign _118_ = hsel_reg & hreadyin;
  assign slv_rf_req = _118_ & htrans_1;
  assign _119_ = _131_ & htrans_1;
  assign ad_d1_we = _119_ & hreadyin;
  assign tr_l_hw = m0endian & hsize_l_hw;
  assign tr_l_bt = m0endian & hsize_l_bt;
  assign _120_ = slv_rf_req & hwrite;
  assign reg_rdy_wait = _120_ & _129_;
  assign hrdt_we = hsel_reg & htrans_1;
  assign tr_hw = m0endian & hsize_hw;
  assign tr_bt = m0endian & hsize_bt;
  assign _121_ = hsel_br & htr_ns;
  assign br_req_bgn = _121_ & hreadyin;
  assign _122_ = de_arb_br & m1_tr_ns;
  assign _123_ = _122_ & h1readyin;
  assign m1_br_cmd = _123_ & slv_br_req;
  assign _124_ = m1_dt_st & h1readyin;
  assign _125_ = hsel_br & htr_sq;
  assign bst_rty = _125_ & hreadyout_br;
  assign _126_ = _133_ & _130_;
  assign _127_ = m1_dt_st & h1readyin;
  assign _128_ = br_st_2 & _127_;
  assign cv_endn_l_hw = cv_endn & hsize_l_hw;
  assign cv_endn_l_bt = cv_endn & hsize_l_bt;
  assign htr_ns = { htrans_1, htrans_0 } == 2'h2;
  assign htr_sq = { htrans_1, htrans_0 } == 2'h3;
  assign hsize_l_hw = { slv_sz_d1o_2, slv_sz_d1o_1, slv_sz_d1o_0 } == 3'h1;
  assign hsize_l_bt = ! { slv_sz_d1o_2, slv_sz_d1o_1, slv_sz_d1o_0 };
  assign _129_ = { haddr_8, haddr_7, haddr_6, haddr_5, haddr_4, haddr_3, haddr_2 } == { slv_ad_d1o_8, slv_ad_d1o_7, slv_ad_d1o_6, slv_ad_d1o_5, slv_ad_d1o_4, slv_ad_d1o_3, slv_ad_d1o_2 };
  assign hsize_hw = { hsize_2, hsize_1, hsize_0 } == 3'h1;
  assign hsize_bt = ! { hsize_2, hsize_1, hsize_0 };
  assign h1rp_err = { h1resp_1, h1resp_0 } == 2'h1;
  assign m1_tr_ns = { h1trans_1, h1trans_0 } == 2'h2;
  assign hrp_br_err = { hresp_br_1, hresp_br_0 } == 2'h1;
  assign hrp_br_rty = { hresp_br_1, hresp_br_0 } == 2'h2;
  assign _130_ = ! hreadyout_br;
  assign _131_ = hsel_br | hsel_reg;
  assign br_req_end = br_st_2 | m1_br_end;
  assign m1_br_end = _124_ | h1rp_err;
  assign _132_ = br_req_bgn | br_st_1;
  assign br_rdy0_p = _132_ | bst_rty;
  assign _133_ = hrp_br_err | hrp_br_rty;
  assign hrdy_to_1 = _126_ | _128_;
  reg [31:0] _327_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _327_ <= 32'd0;
    else _327_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { hrdata_br_31, hrdata_br_30, hrdata_br_29, hrdata_br_28, hrdata_br_27, hrdata_br_26, hrdata_br_25, hrdata_br_24, hrdata_br_23, hrdata_br_22, hrdata_br_21, hrdata_br_20, hrdata_br_19, hrdata_br_18, hrdata_br_17, hrdata_br_16, hrdata_br_15, hrdata_br_14, hrdata_br_13, hrdata_br_12, hrdata_br_11, hrdata_br_10, hrdata_br_9, hrdata_br_8, hrdata_br_7, hrdata_br_6, hrdata_br_5, hrdata_br_4, hrdata_br_3, hrdata_br_2, hrdata_br_1, hrdata_br_0 } = _327_;
  reg [1:0] _328_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _328_ <= 2'h0;
    else _328_ <= { _067_, _066_ };
  assign { hresp_br_1, hresp_br_0 } = _328_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) hreadyout_br <= 1'h1;
    else hreadyout_br <= _064_;
  reg [2:0] _330_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _330_ <= 3'h1;
    else _330_ <= { br_ns_2, br_ns_1, br_ns_0 };
  assign { br_st_2, br_st_1, br_st_0 } = _330_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) slv_br_req <= 1'h0;
    else slv_br_req <= _100_;
  reg [31:0] _332_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _332_ <= 32'd0;
    else _332_ <= { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ };
  assign { hrdata_reg_31, hrdata_reg_30, hrdata_reg_29, hrdata_reg_28, hrdata_reg_27, hrdata_reg_26, hrdata_reg_25, hrdata_reg_24, hrdata_reg_23, hrdata_reg_22, hrdata_reg_21, hrdata_reg_20, hrdata_reg_19, hrdata_reg_18, hrdata_reg_17, hrdata_reg_16, hrdata_reg_15, hrdata_reg_14, hrdata_reg_13, hrdata_reg_12, hrdata_reg_11, hrdata_reg_10, hrdata_reg_9, hrdata_reg_8, hrdata_reg_7, hrdata_reg_6, hrdata_reg_5, hrdata_reg_4, hrdata_reg_3, hrdata_reg_2, hrdata_reg_1, hrdata_reg_0 } = _332_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) hreadyout_reg <= 1'h1;
    else hreadyout_reg <= _065_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) slv_wr_d1o <= 1'h0;
    else slv_wr_d1o <= _108_;
  reg [31:0] _335_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _335_ <= 32'd0;
    else _335_ <= { _093_, _092_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _099_, _098_, _097_, _096_, _095_, _094_, _091_, _080_, _069_, _068_ };
  assign { slv_ad_d1o_31, slv_ad_d1o_30, slv_ad_d1o_29, slv_ad_d1o_28, slv_ad_d1o_27, slv_ad_d1o_26, slv_ad_d1o_25, slv_ad_d1o_24, slv_ad_d1o_23, slv_ad_d1o_22, slv_ad_d1o_21, slv_ad_d1o_20, slv_ad_d1o_19, slv_ad_d1o_18, slv_ad_d1o_17, slv_ad_d1o_16, slv_ad_d1o_15, slv_ad_d1o_14, slv_ad_d1o_13, slv_ad_d1o_12, slv_ad_d1o_11, slv_ad_d1o_10, slv_ad_d1o_9, slv_ad_d1o_8, slv_ad_d1o_7, slv_ad_d1o_6, slv_ad_d1o_5, slv_ad_d1o_4, slv_ad_d1o_3, slv_ad_d1o_2, slv_ad_d1o_1, slv_ad_d1o_0 } = _335_;
  reg [2:0] _336_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _336_ <= 3'h0;
    else _336_ <= { _107_, _106_, _105_ };
  assign { slv_sz_d1o_2, slv_sz_d1o_1, slv_sz_d1o_0 } = _336_;
  reg [3:0] _337_;
  always @(posedge HCLK, negedge HRSTn)
    if (!HRSTn) _337_ <= 4'h0;
    else _337_ <= { _104_, _103_, _102_, _101_ };
  assign { slv_pt_d1o_3, slv_pt_d1o_2, slv_pt_d1o_1, slv_pt_d1o_0 } = _337_;
  assign { _135_, _134_ } = br_st_2 ? { h1resp_1, h1resp_0 } : { _155_, _154_ };
  assign { _067_, _066_ } = bst_rty ? 2'h2 : { _135_, _134_ };
  assign _136_ = hrdy_to_1 ? 1'h1 : hreadyout_br;
  assign _137_ = br_st_2 ? h1readyin : _136_;
  assign _064_ = br_rdy0_p ? 1'h0 : _137_;
  assign { _140_, _139_, _138_ } = m1_br_end ? 3'h1 : 3'h4;
  assign { _117_, _116_, _115_ } = _141_ ? { _140_, _139_, _138_ } : 3'hx;
  assign _141_ = { br_st_2, br_st_1, br_st_0 } == 3'h4;
  assign { _144_, _143_, _142_ } = m1_br_cmd ? 3'h4 : 3'h2;
  assign { _114_, _113_, _112_ } = _145_ ? { _144_, _143_, _142_ } : 3'hx;
  assign _145_ = { br_st_2, br_st_1, br_st_0 } == 3'h2;
  assign { _148_, _147_, _146_ } = br_req_bgn ? 3'h2 : 3'h1;
  assign { _111_, _110_, _109_ } = _149_ ? { _148_, _147_, _146_ } : 3'hx;
  assign _149_ = { br_st_2, br_st_1, br_st_0 } == 3'h1;
  function [2:0] _352_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _352_ = b[2:0];
      3'b?1?:
        _352_ = b[5:3];
      3'b1??:
        _352_ = b[8:6];
      default:
        _352_ = a;
    endcase
  endfunction
  assign { br_ns_2, br_ns_1, br_ns_0 } = _352_(3'h1, { _111_, _110_, _109_, _114_, _113_, _112_, _117_, _116_, _115_ }, { _152_, _151_, _150_ });
  assign _150_ = { br_st_2, br_st_1, br_st_0 } == 3'h4;
  assign _151_ = { br_st_2, br_st_1, br_st_0 } == 3'h2;
  assign _152_ = { br_st_2, br_st_1, br_st_0 } == 3'h1;
  assign _153_ = br_req_end ? 1'h0 : slv_br_req;
  assign _100_ = br_req_bgn ? 1'h1 : _153_;
  assign { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } = hrdt_we ? { hrdtgb3_7, hrdtgb3_6, hrdtgb3_5, hrdtgb3_4, hrdtgb3_3, hrdtgb3_2, hrdtgb3_1, hrdtgb3_0, hrdtgb2_7, hrdtgb2_6, hrdtgb2_5, hrdtgb2_4, hrdtgb2_3, hrdtgb2_2, hrdtgb2_1, hrdtgb2_0, hrdtgb1_7, hrdtgb1_6, hrdtgb1_5, hrdtgb1_4, hrdtgb1_3, hrdtgb1_2, hrdtgb1_1, hrdtgb1_0, hrdtgb0_7, hrdtgb0_6, hrdtgb0_5, hrdtgb0_4, hrdtgb0_3, hrdtgb0_2, hrdtgb0_1, hrdtgb0_0 } : { hrdata_reg_31, hrdata_reg_30, hrdata_reg_29, hrdata_reg_28, hrdata_reg_27, hrdata_reg_26, hrdata_reg_25, hrdata_reg_24, hrdata_reg_23, hrdata_reg_22, hrdata_reg_21, hrdata_reg_20, hrdata_reg_19, hrdata_reg_18, hrdata_reg_17, hrdata_reg_16, hrdata_reg_15, hrdata_reg_14, hrdata_reg_13, hrdata_reg_12, hrdata_reg_11, hrdata_reg_10, hrdata_reg_9, hrdata_reg_8, hrdata_reg_7, hrdata_reg_6, hrdata_reg_5, hrdata_reg_4, hrdata_reg_3, hrdata_reg_2, hrdata_reg_1, hrdata_reg_0 };
  assign _065_ = reg_rdy_wait ? 1'h0 : 1'h1;
  assign _108_ = ad_d1_we ? hwrite : slv_wr_d1o;
  assign { _104_, _103_, _102_, _101_ } = ad_d1_we ? { hprot_3, hprot_2, hprot_1, hprot_0 } : { slv_pt_d1o_3, slv_pt_d1o_2, slv_pt_d1o_1, slv_pt_d1o_0 };
  assign { _107_, _106_, _105_ } = ad_d1_we ? { hsize_2, hsize_1, hsize_0 } : { slv_sz_d1o_2, slv_sz_d1o_1, slv_sz_d1o_0 };
  assign { _093_, _092_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _099_, _098_, _097_, _096_, _095_, _094_, _091_, _080_, _069_, _068_ } = ad_d1_we ? { haddr_31, haddr_30, haddr_29, haddr_28, haddr_27, haddr_26, haddr_25, haddr_24, haddr_23, haddr_22, haddr_21, haddr_20, haddr_19, haddr_18, haddr_17, haddr_16, haddr_15, haddr_14, haddr_13, haddr_12, haddr_11, haddr_10, haddr_9, haddr_8, haddr_7, haddr_6, haddr_5, haddr_4, haddr_3, haddr_2, haddr_1, haddr_0 } : { slv_ad_d1o_31, slv_ad_d1o_30, slv_ad_d1o_29, slv_ad_d1o_28, slv_ad_d1o_27, slv_ad_d1o_26, slv_ad_d1o_25, slv_ad_d1o_24, slv_ad_d1o_23, slv_ad_d1o_22, slv_ad_d1o_21, slv_ad_d1o_20, slv_ad_d1o_19, slv_ad_d1o_18, slv_ad_d1o_17, slv_ad_d1o_16, slv_ad_d1o_15, slv_ad_d1o_14, slv_ad_d1o_13, slv_ad_d1o_12, slv_ad_d1o_11, slv_ad_d1o_10, slv_ad_d1o_9, slv_ad_d1o_8, slv_ad_d1o_7, slv_ad_d1o_6, slv_ad_d1o_5, slv_ad_d1o_4, slv_ad_d1o_3, slv_ad_d1o_2, slv_ad_d1o_1, slv_ad_d1o_0 };
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = br_st_2 ? { h1rdtib3_7, h1rdtib3_6, h1rdtib3_5, h1rdtib3_4, h1rdtib3_3, h1rdtib3_2, h1rdtib3_1, h1rdtib3_0, h1rdtib2_7, h1rdtib2_6, h1rdtib2_5, h1rdtib2_4, h1rdtib2_3, h1rdtib2_2, h1rdtib2_1, h1rdtib2_0, h1rdtib1_7, h1rdtib1_6, h1rdtib1_5, h1rdtib1_4, h1rdtib1_3, h1rdtib1_2, h1rdtib1_1, h1rdtib1_0, h1rdtib0_7, h1rdtib0_6, h1rdtib0_5, h1rdtib0_4, h1rdtib0_3, h1rdtib0_2, h1rdtib0_1, h1rdtib0_0 } : { hrdata_br_31, hrdata_br_30, hrdata_br_29, hrdata_br_28, hrdata_br_27, hrdata_br_26, hrdata_br_25, hrdata_br_24, hrdata_br_23, hrdata_br_22, hrdata_br_21, hrdata_br_20, hrdata_br_19, hrdata_br_18, hrdata_br_17, hrdata_br_16, hrdata_br_15, hrdata_br_14, hrdata_br_13, hrdata_br_12, hrdata_br_11, hrdata_br_10, hrdata_br_9, hrdata_br_8, hrdata_br_7, hrdata_br_6, hrdata_br_5, hrdata_br_4, hrdata_br_3, hrdata_br_2, hrdata_br_1, hrdata_br_0 };
  assign { _155_, _154_ } = hreadyout_br ? 2'h0 : { hresp_br_1, hresp_br_0 };
  assign { s_rgdtb0_7, s_rgdtb0_6, s_rgdtb0_5, s_rgdtb0_4, s_rgdtb0_3, s_rgdtb0_2, s_rgdtb0_1, s_rgdtb0_0 } = tr_l_hw ? { hwdata_23, hwdata_22, hwdata_21, hwdata_20, hwdata_19, hwdata_18, hwdata_17, hwdata_16 } : { _163_, _162_, _161_, _160_, _159_, _158_, _157_, _156_ };
  assign { _163_, _162_, _161_, _160_, _159_, _158_, _157_, _156_ } = tr_l_bt ? { hwdata_31, hwdata_30, hwdata_29, hwdata_28, hwdata_27, hwdata_26, hwdata_25, hwdata_24 } : { hwdata_7, hwdata_6, hwdata_5, hwdata_4, hwdata_3, hwdata_2, hwdata_1, hwdata_0 };
  assign { s_rgdtb1_7, s_rgdtb1_6, s_rgdtb1_5, s_rgdtb1_4, s_rgdtb1_3, s_rgdtb1_2, s_rgdtb1_1, s_rgdtb1_0 } = tr_l_hw ? { hwdata_31, hwdata_30, hwdata_29, hwdata_28, hwdata_27, hwdata_26, hwdata_25, hwdata_24 } : { _171_, _170_, _169_, _168_, _167_, _166_, _165_, _164_ };
  assign { _171_, _170_, _169_, _168_, _167_, _166_, _165_, _164_ } = tr_l_bt ? { hwdata_23, hwdata_22, hwdata_21, hwdata_20, hwdata_19, hwdata_18, hwdata_17, hwdata_16 } : { hwdata_15, hwdata_14, hwdata_13, hwdata_12, hwdata_11, hwdata_10, hwdata_9, hwdata_8 };
  assign { s_rgdtb2_7, s_rgdtb2_6, s_rgdtb2_5, s_rgdtb2_4, s_rgdtb2_3, s_rgdtb2_2, s_rgdtb2_1, s_rgdtb2_0 } = tr_l_hw ? { hwdata_7, hwdata_6, hwdata_5, hwdata_4, hwdata_3, hwdata_2, hwdata_1, hwdata_0 } : { _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_ };
  assign { _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_ } = tr_l_bt ? { hwdata_15, hwdata_14, hwdata_13, hwdata_12, hwdata_11, hwdata_10, hwdata_9, hwdata_8 } : { hwdata_23, hwdata_22, hwdata_21, hwdata_20, hwdata_19, hwdata_18, hwdata_17, hwdata_16 };
  assign { s_rgdtb3_7, s_rgdtb3_6, s_rgdtb3_5, s_rgdtb3_4, s_rgdtb3_3, s_rgdtb3_2, s_rgdtb3_1, s_rgdtb3_0 } = tr_l_hw ? { hwdata_15, hwdata_14, hwdata_13, hwdata_12, hwdata_11, hwdata_10, hwdata_9, hwdata_8 } : { _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_ };
  assign { _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_ } = tr_l_bt ? { hwdata_7, hwdata_6, hwdata_5, hwdata_4, hwdata_3, hwdata_2, hwdata_1, hwdata_0 } : { hwdata_31, hwdata_30, hwdata_29, hwdata_28, hwdata_27, hwdata_26, hwdata_25, hwdata_24 };
  assign { hrdtgb0_7, hrdtgb0_6, hrdtgb0_5, hrdtgb0_4, hrdtgb0_3, hrdtgb0_2, hrdtgb0_1, hrdtgb0_0 } = tr_hw ? { rf_dti_23, rf_dti_22, rf_dti_21, rf_dti_20, rf_dti_19, rf_dti_18, rf_dti_17, rf_dti_16 } : { _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_ };
  assign { _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_ } = tr_bt ? { rf_dti_31, rf_dti_30, rf_dti_29, rf_dti_28, rf_dti_27, rf_dti_26, rf_dti_25, rf_dti_24 } : { rf_dti_7, rf_dti_6, rf_dti_5, rf_dti_4, rf_dti_3, rf_dti_2, rf_dti_1, rf_dti_0 };
  assign { hrdtgb1_7, hrdtgb1_6, hrdtgb1_5, hrdtgb1_4, hrdtgb1_3, hrdtgb1_2, hrdtgb1_1, hrdtgb1_0 } = tr_hw ? { rf_dti_31, rf_dti_30, rf_dti_29, rf_dti_28, rf_dti_27, rf_dti_26, rf_dti_25, rf_dti_24 } : { _203_, _202_, _201_, _200_, _199_, _198_, _197_, _196_ };
  assign { _203_, _202_, _201_, _200_, _199_, _198_, _197_, _196_ } = tr_bt ? { rf_dti_23, rf_dti_22, rf_dti_21, rf_dti_20, rf_dti_19, rf_dti_18, rf_dti_17, rf_dti_16 } : { rf_dti_15, rf_dti_14, rf_dti_13, rf_dti_12, rf_dti_11, rf_dti_10, rf_dti_9, rf_dti_8 };
  assign { hrdtgb2_7, hrdtgb2_6, hrdtgb2_5, hrdtgb2_4, hrdtgb2_3, hrdtgb2_2, hrdtgb2_1, hrdtgb2_0 } = tr_hw ? { rf_dti_7, rf_dti_6, rf_dti_5, rf_dti_4, rf_dti_3, rf_dti_2, rf_dti_1, rf_dti_0 } : { _211_, _210_, _209_, _208_, _207_, _206_, _205_, _204_ };
  assign { _211_, _210_, _209_, _208_, _207_, _206_, _205_, _204_ } = tr_bt ? { rf_dti_15, rf_dti_14, rf_dti_13, rf_dti_12, rf_dti_11, rf_dti_10, rf_dti_9, rf_dti_8 } : { rf_dti_23, rf_dti_22, rf_dti_21, rf_dti_20, rf_dti_19, rf_dti_18, rf_dti_17, rf_dti_16 };
  assign { hrdtgb3_7, hrdtgb3_6, hrdtgb3_5, hrdtgb3_4, hrdtgb3_3, hrdtgb3_2, hrdtgb3_1, hrdtgb3_0 } = tr_hw ? { rf_dti_15, rf_dti_14, rf_dti_13, rf_dti_12, rf_dti_11, rf_dti_10, rf_dti_9, rf_dti_8 } : { _219_, _218_, _217_, _216_, _215_, _214_, _213_, _212_ };
  assign { _219_, _218_, _217_, _216_, _215_, _214_, _213_, _212_ } = tr_bt ? { rf_dti_7, rf_dti_6, rf_dti_5, rf_dti_4, rf_dti_3, rf_dti_2, rf_dti_1, rf_dti_0 } : { rf_dti_31, rf_dti_30, rf_dti_29, rf_dti_28, rf_dti_27, rf_dti_26, rf_dti_25, rf_dti_24 };
  assign { s_brdtb0_7, s_brdtb0_6, s_brdtb0_5, s_brdtb0_4, s_brdtb0_3, s_brdtb0_2, s_brdtb0_1, s_brdtb0_0 } = cv_endn_l_hw ? { hwdata_23, hwdata_22, hwdata_21, hwdata_20, hwdata_19, hwdata_18, hwdata_17, hwdata_16 } : { _227_, _226_, _225_, _224_, _223_, _222_, _221_, _220_ };
  assign { _227_, _226_, _225_, _224_, _223_, _222_, _221_, _220_ } = cv_endn_l_bt ? { hwdata_31, hwdata_30, hwdata_29, hwdata_28, hwdata_27, hwdata_26, hwdata_25, hwdata_24 } : { hwdata_7, hwdata_6, hwdata_5, hwdata_4, hwdata_3, hwdata_2, hwdata_1, hwdata_0 };
  assign { s_brdtb1_7, s_brdtb1_6, s_brdtb1_5, s_brdtb1_4, s_brdtb1_3, s_brdtb1_2, s_brdtb1_1, s_brdtb1_0 } = cv_endn_l_hw ? { hwdata_31, hwdata_30, hwdata_29, hwdata_28, hwdata_27, hwdata_26, hwdata_25, hwdata_24 } : { _235_, _234_, _233_, _232_, _231_, _230_, _229_, _228_ };
  assign { _235_, _234_, _233_, _232_, _231_, _230_, _229_, _228_ } = cv_endn_l_bt ? { hwdata_23, hwdata_22, hwdata_21, hwdata_20, hwdata_19, hwdata_18, hwdata_17, hwdata_16 } : { hwdata_15, hwdata_14, hwdata_13, hwdata_12, hwdata_11, hwdata_10, hwdata_9, hwdata_8 };
  assign { s_brdtb2_7, s_brdtb2_6, s_brdtb2_5, s_brdtb2_4, s_brdtb2_3, s_brdtb2_2, s_brdtb2_1, s_brdtb2_0 } = cv_endn_l_hw ? { hwdata_7, hwdata_6, hwdata_5, hwdata_4, hwdata_3, hwdata_2, hwdata_1, hwdata_0 } : { _243_, _242_, _241_, _240_, _239_, _238_, _237_, _236_ };
  assign { _243_, _242_, _241_, _240_, _239_, _238_, _237_, _236_ } = cv_endn_l_bt ? { hwdata_15, hwdata_14, hwdata_13, hwdata_12, hwdata_11, hwdata_10, hwdata_9, hwdata_8 } : { hwdata_23, hwdata_22, hwdata_21, hwdata_20, hwdata_19, hwdata_18, hwdata_17, hwdata_16 };
  assign { s_brdtb3_7, s_brdtb3_6, s_brdtb3_5, s_brdtb3_4, s_brdtb3_3, s_brdtb3_2, s_brdtb3_1, s_brdtb3_0 } = cv_endn_l_hw ? { hwdata_15, hwdata_14, hwdata_13, hwdata_12, hwdata_11, hwdata_10, hwdata_9, hwdata_8 } : { _251_, _250_, _249_, _248_, _247_, _246_, _245_, _244_ };
  assign { _251_, _250_, _249_, _248_, _247_, _246_, _245_, _244_ } = cv_endn_l_bt ? { hwdata_7, hwdata_6, hwdata_5, hwdata_4, hwdata_3, hwdata_2, hwdata_1, hwdata_0 } : { hwdata_31, hwdata_30, hwdata_29, hwdata_28, hwdata_27, hwdata_26, hwdata_25, hwdata_24 };
  assign { h1rdtib0_7, h1rdtib0_6, h1rdtib0_5, h1rdtib0_4, h1rdtib0_3, h1rdtib0_2, h1rdtib0_1, h1rdtib0_0 } = cv_endn_l_hw ? { h1rdata_23, h1rdata_22, h1rdata_21, h1rdata_20, h1rdata_19, h1rdata_18, h1rdata_17, h1rdata_16 } : { _259_, _258_, _257_, _256_, _255_, _254_, _253_, _252_ };
  assign { _259_, _258_, _257_, _256_, _255_, _254_, _253_, _252_ } = cv_endn_l_bt ? { h1rdata_31, h1rdata_30, h1rdata_29, h1rdata_28, h1rdata_27, h1rdata_26, h1rdata_25, h1rdata_24 } : { h1rdata_7, h1rdata_6, h1rdata_5, h1rdata_4, h1rdata_3, h1rdata_2, h1rdata_1, h1rdata_0 };
  assign { h1rdtib1_7, h1rdtib1_6, h1rdtib1_5, h1rdtib1_4, h1rdtib1_3, h1rdtib1_2, h1rdtib1_1, h1rdtib1_0 } = cv_endn_l_hw ? { h1rdata_31, h1rdata_30, h1rdata_29, h1rdata_28, h1rdata_27, h1rdata_26, h1rdata_25, h1rdata_24 } : { _267_, _266_, _265_, _264_, _263_, _262_, _261_, _260_ };
  assign { _267_, _266_, _265_, _264_, _263_, _262_, _261_, _260_ } = cv_endn_l_bt ? { h1rdata_23, h1rdata_22, h1rdata_21, h1rdata_20, h1rdata_19, h1rdata_18, h1rdata_17, h1rdata_16 } : { h1rdata_15, h1rdata_14, h1rdata_13, h1rdata_12, h1rdata_11, h1rdata_10, h1rdata_9, h1rdata_8 };
  assign { h1rdtib2_7, h1rdtib2_6, h1rdtib2_5, h1rdtib2_4, h1rdtib2_3, h1rdtib2_2, h1rdtib2_1, h1rdtib2_0 } = cv_endn_l_hw ? { h1rdata_7, h1rdata_6, h1rdata_5, h1rdata_4, h1rdata_3, h1rdata_2, h1rdata_1, h1rdata_0 } : { _275_, _274_, _273_, _272_, _271_, _270_, _269_, _268_ };
  assign { _275_, _274_, _273_, _272_, _271_, _270_, _269_, _268_ } = cv_endn_l_bt ? { h1rdata_15, h1rdata_14, h1rdata_13, h1rdata_12, h1rdata_11, h1rdata_10, h1rdata_9, h1rdata_8 } : { h1rdata_23, h1rdata_22, h1rdata_21, h1rdata_20, h1rdata_19, h1rdata_18, h1rdata_17, h1rdata_16 };
  assign { h1rdtib3_7, h1rdtib3_6, h1rdtib3_5, h1rdtib3_4, h1rdtib3_3, h1rdtib3_2, h1rdtib3_1, h1rdtib3_0 } = cv_endn_l_hw ? { h1rdata_15, h1rdata_14, h1rdata_13, h1rdata_12, h1rdata_11, h1rdata_10, h1rdata_9, h1rdata_8 } : { _283_, _282_, _281_, _280_, _279_, _278_, _277_, _276_ };
  assign { _283_, _282_, _281_, _280_, _279_, _278_, _277_, _276_ } = cv_endn_l_bt ? { h1rdata_7, h1rdata_6, h1rdata_5, h1rdata_4, h1rdata_3, h1rdata_2, h1rdata_1, h1rdata_0 } : { h1rdata_31, h1rdata_30, h1rdata_29, h1rdata_28, h1rdata_27, h1rdata_26, h1rdata_25, h1rdata_24 };
  assign cv_endn = m0endian ^ m1endian;
  assign slv_brst_mscd = br_st_2;
  assign slv_brst_cmd = br_st_1;
  assign slv_br_dto_0 = s_brdtb0_0;
  assign slv_br_dto_1 = s_brdtb0_1;
  assign slv_br_dto_2 = s_brdtb0_2;
  assign slv_br_dto_3 = s_brdtb0_3;
  assign slv_br_dto_4 = s_brdtb0_4;
  assign slv_br_dto_5 = s_brdtb0_5;
  assign slv_br_dto_6 = s_brdtb0_6;
  assign slv_br_dto_7 = s_brdtb0_7;
  assign slv_br_dto_8 = s_brdtb1_0;
  assign slv_br_dto_9 = s_brdtb1_1;
  assign slv_br_dto_10 = s_brdtb1_2;
  assign slv_br_dto_11 = s_brdtb1_3;
  assign slv_br_dto_12 = s_brdtb1_4;
  assign slv_br_dto_13 = s_brdtb1_5;
  assign slv_br_dto_14 = s_brdtb1_6;
  assign slv_br_dto_15 = s_brdtb1_7;
  assign slv_br_dto_16 = s_brdtb2_0;
  assign slv_br_dto_17 = s_brdtb2_1;
  assign slv_br_dto_18 = s_brdtb2_2;
  assign slv_br_dto_19 = s_brdtb2_3;
  assign slv_br_dto_20 = s_brdtb2_4;
  assign slv_br_dto_21 = s_brdtb2_5;
  assign slv_br_dto_22 = s_brdtb2_6;
  assign slv_br_dto_23 = s_brdtb2_7;
  assign slv_br_dto_24 = s_brdtb3_0;
  assign slv_br_dto_25 = s_brdtb3_1;
  assign slv_br_dto_26 = s_brdtb3_2;
  assign slv_br_dto_27 = s_brdtb3_3;
  assign slv_br_dto_28 = s_brdtb3_4;
  assign slv_br_dto_29 = s_brdtb3_5;
  assign slv_br_dto_30 = s_brdtb3_6;
  assign slv_br_dto_31 = s_brdtb3_7;
  assign slv_szo_0 = hsize_0;
  assign slv_szo_1 = hsize_1;
  assign slv_szo_2 = hsize_2;
  assign slv_dto_0 = s_rgdtb0_0;
  assign slv_dto_1 = s_rgdtb0_1;
  assign slv_dto_2 = s_rgdtb0_2;
  assign slv_dto_3 = s_rgdtb0_3;
  assign slv_dto_4 = s_rgdtb0_4;
  assign slv_dto_5 = s_rgdtb0_5;
  assign slv_dto_6 = s_rgdtb0_6;
  assign slv_dto_7 = s_rgdtb0_7;
  assign slv_dto_8 = s_rgdtb1_0;
  assign slv_dto_9 = s_rgdtb1_1;
  assign slv_dto_10 = s_rgdtb1_2;
  assign slv_dto_11 = s_rgdtb1_3;
  assign slv_dto_12 = s_rgdtb1_4;
  assign slv_dto_13 = s_rgdtb1_5;
  assign slv_dto_14 = s_rgdtb1_6;
  assign slv_dto_15 = s_rgdtb1_7;
  assign slv_dto_16 = s_rgdtb2_0;
  assign slv_dto_17 = s_rgdtb2_1;
  assign slv_dto_18 = s_rgdtb2_2;
  assign slv_dto_19 = s_rgdtb2_3;
  assign slv_dto_20 = s_rgdtb2_4;
  assign slv_dto_21 = s_rgdtb2_5;
  assign slv_dto_22 = s_rgdtb2_6;
  assign slv_dto_23 = s_rgdtb2_7;
  assign slv_dto_24 = s_rgdtb3_0;
  assign slv_dto_25 = s_rgdtb3_1;
  assign slv_dto_26 = s_rgdtb3_2;
  assign slv_dto_27 = s_rgdtb3_3;
  assign slv_dto_28 = s_rgdtb3_4;
  assign slv_dto_29 = s_rgdtb3_5;
  assign slv_dto_30 = s_rgdtb3_6;
  assign slv_dto_31 = s_rgdtb3_7;
  assign slv_ado_0 = haddr_0;
  assign slv_ado_1 = haddr_1;
  assign slv_ado_2 = haddr_2;
  assign slv_ado_3 = haddr_3;
  assign slv_ado_4 = haddr_4;
  assign slv_ado_5 = haddr_5;
  assign slv_ado_6 = haddr_6;
  assign slv_ado_7 = haddr_7;
  assign slv_ado_8 = haddr_8;
  assign slv_ado_9 = haddr_9;
  assign slv_ado_10 = haddr_10;
  assign slv_ado_11 = haddr_11;
  assign slv_ado_12 = haddr_12;
  assign slv_ado_13 = haddr_13;
  assign slv_ado_14 = haddr_14;
  assign slv_ado_15 = haddr_15;
  assign slv_ado_16 = haddr_16;
  assign slv_ado_17 = haddr_17;
  assign slv_ado_18 = haddr_18;
  assign slv_ado_19 = haddr_19;
  assign slv_ado_20 = haddr_20;
  assign slv_ado_21 = haddr_21;
  assign slv_ado_22 = haddr_22;
  assign slv_ado_23 = haddr_23;
  assign slv_ado_24 = haddr_24;
  assign slv_ado_25 = haddr_25;
  assign slv_ado_26 = haddr_26;
  assign slv_ado_27 = haddr_27;
  assign slv_ado_28 = haddr_28;
  assign slv_ado_29 = haddr_29;
  assign slv_ado_30 = haddr_30;
  assign slv_ado_31 = haddr_31;
  assign hresp_reg_0 = 1'h0;
  assign hresp_reg_1 = 1'h0;
endmodule
