<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>MOVS (unpredicated)</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">MOVS (unpredicated)</h2><p id="desc">Move predicate (unpredicated), setting the condition flags.
          <p></p><p>
      <p class="aml">Read all elements from the source predicate and place in the destination predicate. This instruction is unpredicated. Sets the <span class="arm-defined-word">First</span> (N), <span class="arm-defined-word">None</span> (Z), <span class="arm-defined-word">!Last</span> (C) condition flags based on the predicate result, and the V flag to zero.</p>
    </p></p><p id="desc">
        This is an alias of
        <a href="orr_p_p_pp.html">ORR, ORRS (predicates)</a>.
        This means:
        <ul><li>
            The encodings in this description are named to match the encodings of 
            <a href="orr_p_p_pp.html">ORR, ORRS (predicates)</a>.
          </li><li>
            The description of 
            <a href="orr_p_p_pp.html">ORR, ORRS (predicates)</a>
            gives the operational pseudocode for this instruction.
          </li></ul></p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td colspan="4" class="lr">Pm</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Pg</td><td class="lr">0</td><td colspan="4" class="lr">Pn</td><td class="lr">0</td><td colspan="4" class="lr">Pd</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td class="droppedname">S</td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td><td colspan="4"></td><td></td><td colspan="4"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Setting the condition flags</h4><p class="asm-code"><a name="MOVS_orrs_p_p_pp_z" id="MOVS_orrs_p_p_pp_z"></a>MOVS    <a href="#pd" title="Destination scalable predicate register (field &quot;Pd&quot;)">&lt;Pd&gt;</a>.B, <a href="#pn" title="First source scalable predicate register (field &quot;Pn&quot;)">&lt;Pn&gt;</a>.B</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="orr_p_p_pp.html#orrs_p_p_pp_z">ORRS</a> <a href="#pd" title="Destination scalable predicate register (field &quot;Pd&quot;)">&lt;Pd&gt;</a>.B, <a href="#pn" title="First source scalable predicate register (field &quot;Pn&quot;)">&lt;Pn&gt;</a>/Z, <a href="#pn" title="First source scalable predicate register (field &quot;Pn&quot;)">&lt;Pn&gt;</a>.B, <a href="#pn" title="First source scalable predicate register (field &quot;Pn&quot;)">&lt;Pn&gt;</a>.B</p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">S == '1' &amp;&amp; Pn == Pm &amp;&amp; Pm == Pg</span>.
        </p>
        </div>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Pd&gt;</td><td><a name="pd" id="pd"></a>
        
          <p class="aml">Is the name of the destination scalable predicate register, encoded in the "Pd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Pn&gt;</td><td><a name="pn" id="pn"></a>
        
          <p class="aml">Is the name of the first source scalable predicate register, encoded in the "Pn" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of 
        <a href="orr_p_p_pp.html">ORR, ORRS (predicates)</a> 
        gives the operational pseudocode for this instruction.</p></div><h3>Operational information</h3><p class="aml">If PSTATE.DIT is 1:</p><ul><li>The execution time of this instruction is independent of:
            <ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li><li>The response of this instruction to asynchronous exceptions does not vary based on:
            <ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li></ul><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3
      ; Build timestamp: 2019-12-13T11:35
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
