# do Lab3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/juliette/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/juliette/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_lpm_rom.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_lpm_rom
# -- Compiling architecture SYN of g55_lpm_rom
# vcom -93 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_pop_enable.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity g55_pop_enable
# -- Compiling architecture behav of g55_pop_enable
# vcom -93 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_stack_slot.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package LPM_COMPONENTS
# -- Compiling entity g55_stack_slot
# -- Compiling architecture behav of g55_stack_slot
# vcom -93 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_stack52.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package LPM_COMPONENTS
# -- Compiling entity g55_stack52
# -- Compiling architecture behav of g55_stack52
# vcom -93 -work work {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/g55_lab3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g55_lab3
# -- Compiling architecture behav of g55_lab3
# 
vsim work.g55_lab3
# vsim work.g55_lab3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.g55_lab3(behav)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.g55_stack52(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# ** Fatal: (vsim-3809) Types do not match between component and entity for generic "lpm_avalue".
#    Time: 0 ps  Iteration: 0  Instance: /g55_lab3/U0/C0 File: /home/juliette/altera/13.0sp1/modelsim_ase/linux/../altera/vhdl/src/220model/220model.vhd Line: 3163
# FATAL ERROR while loading design
# Error loading design
vsim rtl_work.g55_lab3
# vsim rtl_work.g55_lab3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.g55_lab3(behav)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading rtl_work.g55_stack52(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# ** Fatal: (vsim-3809) Types do not match between component and entity for generic "lpm_avalue".
#    Time: 0 ps  Iteration: 0  Instance: /g55_lab3/U0/C0 File: /home/juliette/altera/13.0sp1/modelsim_ase/linux/../altera/vhdl/src/220model/220model.vhd Line: 3163
# FATAL ERROR while loading design
# Error loading design
