{
  "design": {
    "design_info": {
      "boundary_crc": "0x3EA28FD37C9C8AB1",
      "device": "xc7z045ffg900-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "vio_0": "",
      "dds_compiler_0": "",
      "dds_compiler_1": "",
      "rst_clk_wiz_0_250M": "",
      "system_ila_0": "",
      "controller_dds_0": "",
      "fir_dec_0": "",
      "fir_dec_1": "",
      "iq_mult_0": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "dout_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "93.990"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "5"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x01AB3F00"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT1_INIT_VAL": {
            "value": "0x000003e8"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT2_INIT_VAL": {
            "value": "0x00000FA0"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT3_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT4_INIT_VAL": {
            "value": "0x1"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_0_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "250"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Cosine"
          },
          "Output_Width": {
            "value": "8"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "16"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "design_1_dds_compiler_1_0",
        "parameters": {
          "DDS_Clock_Rate": {
            "value": "250"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Sine_and_Cosine"
          },
          "Output_Width": {
            "value": "8"
          },
          "PINC1": {
            "value": "0001111010111000"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Width": {
            "value": "16"
          }
        }
      },
      "rst_clk_wiz_0_250M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_0_250M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "11"
          }
        }
      },
      "controller_dds_0": {
        "vlnv": "xilinx.com:module_ref:controller_dds:1.0",
        "xci_name": "design_1_controller_dds_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller_dds",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_phase": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "ip_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_phase_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_phase_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_phase",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "freq_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dfreq": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "t_pulse": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "turn_on": {
            "direction": "I"
          },
          "sin2lfm_flag": {
            "direction": "I"
          },
          "sync": {
            "direction": "O"
          }
        }
      },
      "fir_dec_0": {
        "vlnv": "xilinx.com:module_ref:fir_dec:1.0",
        "xci_name": "design_1_fir_dec_0_0",
        "parameters": {
          "DECIMATE": {
            "value": "10"
          },
          "D_W": {
            "value": "16"
          },
          "MEM_FILE": {
            "value": "d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/imports/hdl/coef_lp.mem"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_dec",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "in_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in_vld": {
            "direction": "I"
          },
          "out_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_vld": {
            "direction": "O"
          }
        }
      },
      "fir_dec_1": {
        "vlnv": "xilinx.com:module_ref:fir_dec:1.0",
        "xci_name": "design_1_fir_dec_0_1",
        "parameters": {
          "DECIMATE": {
            "value": "10"
          },
          "D_W": {
            "value": "16"
          },
          "MEM_FILE": {
            "value": "d:/work/radar_course/lesson_4/vivado/iq_decimate/iq_decimate.srcs/sources_1/imports/hdl/coef_lp.mem"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_dec",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "in_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in_vld": {
            "direction": "I"
          },
          "out_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_vld": {
            "direction": "O"
          }
        }
      },
      "iq_mult_0": {
        "vlnv": "xilinx.com:module_ref:iq_mult:1.0",
        "xci_name": "design_1_iq_mult_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "iq_mult",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "in_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "in_vld": {
            "direction": "I"
          },
          "nco_signal": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "nco_vld": {
            "direction": "I"
          },
          "i_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "i_vld": {
            "direction": "O"
          },
          "q_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "q_vld": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      }
    },
    "interface_nets": {
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "controller_dds_0_m_axis_phase": {
        "interface_ports": [
          "controller_dds_0/m_axis_phase",
          "dds_compiler_0/S_AXIS_PHASE"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "vio_0/clk",
          "dds_compiler_1/aclk",
          "rst_clk_wiz_0_250M/slowest_sync_clk",
          "dds_compiler_0/aclk",
          "system_ila_0/clk",
          "controller_dds_0/clk",
          "fir_dec_0/clk",
          "fir_dec_1/clk",
          "iq_mult_0/clk"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "controller_dds_0/freq_0"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "controller_dds_0/dfreq"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "controller_dds_0/t_pulse"
        ]
      },
      "vio_0_probe_out3": {
        "ports": [
          "vio_0/probe_out3",
          "controller_dds_0/turn_on"
        ]
      },
      "vio_0_probe_out4": {
        "ports": [
          "vio_0/probe_out4",
          "controller_dds_0/sin2lfm_flag"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "system_ila_0/probe9",
          "iq_mult_0/nco_signal"
        ]
      },
      "dds_compiler_1_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_1/m_axis_data_tvalid",
          "iq_mult_0/nco_vld"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "system_ila_0/probe8",
          "iq_mult_0/in_data"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "iq_mult_0/in_vld"
        ]
      },
      "iq_mult_0_i_data": {
        "ports": [
          "iq_mult_0/i_data",
          "system_ila_0/probe6",
          "fir_dec_0/in_data"
        ]
      },
      "iq_mult_0_i_vld": {
        "ports": [
          "iq_mult_0/i_vld",
          "system_ila_0/probe7",
          "fir_dec_0/in_vld"
        ]
      },
      "iq_mult_0_q_data": {
        "ports": [
          "iq_mult_0/q_data",
          "system_ila_0/probe4",
          "fir_dec_1/in_data"
        ]
      },
      "iq_mult_0_q_vld": {
        "ports": [
          "iq_mult_0/q_vld",
          "system_ila_0/probe5",
          "fir_dec_1/in_vld"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_250M/dcm_locked"
        ]
      },
      "rst_clk_wiz_0_250M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_250M/peripheral_aresetn",
          "dds_compiler_0/aresetn",
          "dds_compiler_1/aresetn",
          "controller_dds_0/rstn",
          "fir_dec_0/rstn",
          "fir_dec_1/rstn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_0_250M/ext_reset_in"
        ]
      },
      "fir_dec_1_out_data": {
        "ports": [
          "fir_dec_1/out_data",
          "system_ila_0/probe0"
        ]
      },
      "fir_dec_1_out_vld": {
        "ports": [
          "fir_dec_1/out_vld",
          "system_ila_0/probe1"
        ]
      },
      "fir_dec_0_out_data": {
        "ports": [
          "fir_dec_0/out_data",
          "system_ila_0/probe2"
        ]
      },
      "fir_dec_0_out_vld": {
        "ports": [
          "fir_dec_0/out_vld",
          "system_ila_0/probe3"
        ]
      },
      "controller_dds_0_sync": {
        "ports": [
          "controller_dds_0/sync",
          "system_ila_0/probe10"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "dout_0"
        ]
      }
    }
  }
}