# DFT_Verilog_Project2_shiftregister

## 📁 Project Structure
DFT_Verilog_Project2_shiftregister
├── RTL
│   └── Shift_register.v
├── Testbench
│   └── tb.v
├── waveform_shift_register.png
└── README.md
## 📄 Description

- `Shift_register.v`: Verilog module implementing a 4-bit shift register with `clk`, `rst_n`, `scan_en`, and `scan_in` ports.  
- `tb.v`: Testbench for generating input vectors and generating `.vcd` output.  
- `waveform_shift_register.png`: Simulation waveform captured from GTKWave for functional verification.

## ✅ Simulation Output

![waveform_shift_register](./waveform_shift_register.png)


Author
Vishal Singh
