# 1-4_DEMUX-Verilog

Verilog Code and Testbench for implementation of 1:4 Demultiplexer using Gate, Dataflow, Behavioral Level Modelling.

| S1 | S0 | Y0 | Y1 | Y2 | Y3 |
| -- | -- | -- | -- | -- | -- |
| 0  | 0  | 1  | 0  | 0  | 0  |
| 0  | 1  | 0  | 1  | 0  | 0  |
| 1  | 0  | 0  | 0  | 1  | 0  |
| 1  | 1  | 0  | 0  | 0  | 1  |
