Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Sat Mar 21 18:24:49 2020
| Host             : fra running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file pynqz2_wrapper_power_routed.rpt -pb pynqz2_wrapper_power_summary_routed.pb -rpx pynqz2_wrapper_power_routed.rpx
| Design           : pynqz2_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.437        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.297        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 68.4         |
| Junction Temperature (C) | 41.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |    22570 |       --- |             --- |
|   LUT as Logic           |     0.005 |     8048 |     53200 |           15.13 |
|   LUT as Distributed RAM |    <0.001 |      650 |     17400 |            3.74 |
|   Register               |    <0.001 |    10812 |    106400 |           10.16 |
|   CARRY4                 |    <0.001 |      181 |     13300 |            1.36 |
|   LUT as Shift Register  |    <0.001 |      279 |     17400 |            1.60 |
|   F7/F8 Muxes            |    <0.001 |       83 |     53200 |            0.16 |
|   Others                 |     0.000 |      977 |       --- |             --- |
| Signals                  |     0.007 |    15175 |       --- |             --- |
| Block RAM                |     0.003 |       13 |       140 |            9.29 |
| DSPs                     |    <0.001 |        6 |       220 |            2.73 |
| I/O                      |     0.001 |        6 |       125 |            4.80 |
| PS7                      |     1.259 |        1 |       --- |             --- |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     1.437 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.037 |      0.014 |
| Vccaux    |       1.800 |     0.014 |       0.000 |      0.014 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.677 |       0.650 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------+-----------------+
| Clock      | Domain                      | Constraint (ns) |
+------------+-----------------------------+-----------------+
| clk_fpga_0 | pynqz2_i/ps7/inst/FCLK_CLK0 |            20.0 |
+------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| pynqz2_wrapper             |     1.297 |
|   pynqz2_i                 |     1.296 |
|     axi_dma_csr_mem        |     0.001 |
|       U0                   |     0.001 |
|     axi_dma_infifo         |     0.005 |
|       U0                   |     0.005 |
|     axi_dma_weight_mem     |     0.002 |
|       U0                   |     0.002 |
|     dtpu                   |     0.008 |
|       axis_accelerator_ada |     0.006 |
|       dtpu_core            |     0.002 |
|     ps7                    |     1.260 |
|       inst                 |     1.260 |
|     ps7_axi_periph         |     0.002 |
|       s00_couplers         |     0.002 |
|     smartconnect_0         |     0.018 |
|       inst                 |     0.018 |
+----------------------------+-----------+


