$date
	Sun Oct 23 04:18:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1029254
b11100 &
b11100 %
1$
b11100 !
1"
#1029255
0"
#1029258
b1110 &
b1110 %
#1029262
b111 &
b111 %
#1029266
b10110 &
b10110 %
#1029270
b1011 &
b1011 %
#1029274
b100010 &
b100010 %
#1029278
b10001 &
b10001 %
#1029282
b110100 &
b110100 %
#1029286
b11010 &
b11010 %
#1029290
b1101 &
b1101 %
#1029294
b101000 &
b101000 %
#1029298
b10100 &
b10100 %
#1029302
b1010 &
b1010 %
#1029306
b101 &
b101 %
#1029310
b10000 &
b10000 %
#1029314
b1000 &
b1000 %
#1029318
b100 &
b100 %
#1029322
b10 &
b10 %
#1029326
b1 &
1#
b1 %
#1029330
b0 &
b0 %
0#
0$
#2056219
b10000 !
1"
#2056222
b10000 &
b10000 %
1$
#2056223
0"
#2056226
b1000 &
b1000 %
#2056230
b100 &
b100 %
#2056234
b10 &
b10 %
#2056238
b1 &
1#
b1 %
#2056242
b0 &
b0 %
0#
0$
#2995351
b11 !
1"
#2995354
b11 &
b11 %
1$
#2995355
0"
#2995358
b1010 &
b1010 %
#2995362
b101 &
b101 %
#2995366
b10000 &
b10000 %
#2995370
b1000 &
b1000 %
#2995374
b100 &
b100 %
#2995378
b10 &
b10 %
#2995382
b1 &
1#
b1 %
#2995386
b0 &
b0 %
0#
0$
#4500012
