# DESIGN &amp; IMPLEMENTATION OF A PROGRAMMABLE 12 BIT 2.8 GHZ DIRECT DIGITAL SYNTHESIZER IN 65 NM TECHNOLOGY

## MSc Thesis - Theofilos Spyrou - Aristotle University of Thessaloniki - 2019

### 1. System Architecture
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/DDS%20Block%20Diagram.png" width="90%">
</p>

### 2. Modules Hierarchy
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/hierarchy.png" width="40%">
</p>

#### 2.1 Serial Peripheral Interface
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/SPI%20module.png" width="30%">
</p>

#### 2.2 Phase Accumulator
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/PA%20module.png" width="30%">
</p>

#### 2.3 Operational Profile Configurator
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/OPC%20module.png" width="30%">
</p>

#### 2.3.1 Programming
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/DDS%20Programming.png" width="80%">
</p>

#### 2.4 Phase to Amplitude Converter
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/PAC%20module.png" width="30%">
</p>

#### 2.5 Numerical Controlled Oscillator
<p align="center">
  <img src="https://github.com/o-theo-s/Direct-Digital-Synthesizer/blob/master/Assets/NCO%20module.png" width="30%">
</p>
