#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffbb5a64d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffbb5bbfe0 .scope module, "mul16_tb" "mul16_tb" 3 1;
 .timescale 0 0;
v0x7fffbb5f7ab0_0 .var "a", 15 0;
v0x7fffbb5f7b90_0 .var "a1", 15 0;
v0x7fffbb5f7c50_0 .var "a2", 15 0;
v0x7fffbb5f7d40_0 .var "b", 15 0;
v0x7fffbb5f7e30_0 .var "b1", 15 0;
v0x7fffbb5f7ef0_0 .var "b2", 15 0;
v0x7fffbb5f7fd0_0 .var "clk", 0 0;
v0x7fffbb5f8070_0 .net "r", 31 0, v0x7fffbb5f7840_0;  1 drivers
E_0x7fffbb5d0cd0 .event negedge, v0x7fffbb5c9000_0;
S_0x7fffbb5bfb60 .scope module, "m" "mul16" 3 45, 4 2 0, S_0x7fffbb5bbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 32 "r";
v0x7fffbb5f6d90_0 .net *"_ivl_0", 16 0, L_0x7fffbb5f8130;  1 drivers
L_0x7feac1810018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbb5f6e90_0 .net *"_ivl_3", 0 0, L_0x7feac1810018;  1 drivers
v0x7fffbb5f6f70_0 .net *"_ivl_4", 16 0, L_0x7fffbb5f8250;  1 drivers
L_0x7feac1810060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbb5f7030_0 .net *"_ivl_7", 0 0, L_0x7feac1810060;  1 drivers
v0x7fffbb5f7110_0 .net "a", 15 0, v0x7fffbb5f7ab0_0;  1 drivers
v0x7fffbb5f7240_0 .net "aHbL_add", 16 0, L_0x7fffbb5f83b0;  1 drivers
v0x7fffbb5f7320_0 .net "aHigh_bHigh", 15 0, v0x7fffbb5f6b20_0;  1 drivers
v0x7fffbb5f73e0_0 .net "aHigh_bLow", 15 0, v0x7fffbb5f5c50_0;  1 drivers
v0x7fffbb5f74b0_0 .net "aLow_bHigh", 15 0, v0x7fffbb5f63d0_0;  1 drivers
v0x7fffbb5f7580_0 .net "aLow_bLow", 15 0, v0x7fffbb5c4f90_0;  1 drivers
v0x7fffbb5f7650_0 .net "b", 15 0, v0x7fffbb5f7d40_0;  1 drivers
v0x7fffbb5f7710_0 .net "clk", 0 0, v0x7fffbb5f7fd0_0;  1 drivers
v0x7fffbb5f7840_0 .var "r", 31 0;
v0x7fffbb5f7920_0 .var "temp_r", 31 0;
E_0x7fffbb5d09b0 .event anyedge, v0x7fffbb5c4f90_0, v0x7fffbb5f7240_0, v0x7fffbb5f6b20_0;
L_0x7fffbb5f8130 .concat [ 16 1 0 0], v0x7fffbb5f5c50_0, L_0x7feac1810018;
L_0x7fffbb5f8250 .concat [ 16 1 0 0], v0x7fffbb5f63d0_0, L_0x7feac1810060;
L_0x7fffbb5f83b0 .arith/sum 17, L_0x7fffbb5f8130, L_0x7fffbb5f8250;
L_0x7fffbb5f84f0 .part v0x7fffbb5f7ab0_0, 0, 8;
L_0x7fffbb5f8610 .part v0x7fffbb5f7d40_0, 0, 8;
L_0x7fffbb5f8700 .part v0x7fffbb5f7ab0_0, 8, 8;
L_0x7fffbb5f87e0 .part v0x7fffbb5f7d40_0, 0, 8;
L_0x7fffbb5f8880 .part v0x7fffbb5f7ab0_0, 0, 8;
L_0x7fffbb5f8a00 .part v0x7fffbb5f7d40_0, 8, 8;
L_0x7fffbb5f8b60 .part v0x7fffbb5f7ab0_0, 8, 8;
L_0x7fffbb5f8c90 .part v0x7fffbb5f7d40_0, 8, 8;
S_0x7fffbb5d4220 .scope module, "mul1" "mul8" 4 31, 5 2 0, S_0x7fffbb5bfb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 16 "r";
v0x7fffbb5c6130_0 .net "a", 7 0, L_0x7fffbb5f84f0;  1 drivers
v0x7fffbb5c7910_0 .net "b", 7 0, L_0x7fffbb5f8610;  1 drivers
v0x7fffbb5c9000_0 .net "clk", 0 0, v0x7fffbb5f7fd0_0;  alias, 1 drivers
v0x7fffbb5c4f90_0 .var "r", 15 0;
v0x7fffbb5c3bc0_0 .var "r_temp", 15 0;
E_0x7fffbb5b86f0 .event posedge, v0x7fffbb5c9000_0;
E_0x7fffbb5c8a60 .event anyedge, v0x7fffbb5c6130_0, v0x7fffbb5c7910_0;
S_0x7fffbb5f58f0 .scope module, "mul2" "mul8" 4 32, 5 2 0, S_0x7fffbb5bfb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 16 "r";
v0x7fffbb5c2ba0_0 .net "a", 7 0, L_0x7fffbb5f8700;  1 drivers
v0x7fffbb5c1b80_0 .net "b", 7 0, L_0x7fffbb5f87e0;  1 drivers
v0x7fffbb5f5bb0_0 .net "clk", 0 0, v0x7fffbb5f7fd0_0;  alias, 1 drivers
v0x7fffbb5f5c50_0 .var "r", 15 0;
v0x7fffbb5f5cf0_0 .var "r_temp", 15 0;
E_0x7fffbb5c8820 .event anyedge, v0x7fffbb5c2ba0_0, v0x7fffbb5c1b80_0;
S_0x7fffbb5f5ea0 .scope module, "mul3" "mul8" 4 33, 5 2 0, S_0x7fffbb5bfb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 16 "r";
v0x7fffbb5f60d0_0 .net "a", 7 0, L_0x7fffbb5f8880;  1 drivers
v0x7fffbb5f61d0_0 .net "b", 7 0, L_0x7fffbb5f8a00;  1 drivers
v0x7fffbb5f62b0_0 .net "clk", 0 0, v0x7fffbb5f7fd0_0;  alias, 1 drivers
v0x7fffbb5f63d0_0 .var "r", 15 0;
v0x7fffbb5f6490_0 .var "r_temp", 15 0;
E_0x7fffbb5c8aa0 .event anyedge, v0x7fffbb5f60d0_0, v0x7fffbb5f61d0_0;
S_0x7fffbb5f6640 .scope module, "mul4" "mul8" 4 34, 5 2 0, S_0x7fffbb5bfb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 16 "r";
v0x7fffbb5f68a0_0 .net "a", 7 0, L_0x7fffbb5f8b60;  1 drivers
v0x7fffbb5f69a0_0 .net "b", 7 0, L_0x7fffbb5f8c90;  1 drivers
v0x7fffbb5f6a80_0 .net "clk", 0 0, v0x7fffbb5f7fd0_0;  alias, 1 drivers
v0x7fffbb5f6b20_0 .var "r", 15 0;
v0x7fffbb5f6be0_0 .var "r_temp", 15 0;
E_0x7fffbb5f6820 .event anyedge, v0x7fffbb5f68a0_0, v0x7fffbb5f69a0_0;
    .scope S_0x7fffbb5d4220;
T_0 ;
    %wait E_0x7fffbb5c8a60;
    %load/vec4 v0x7fffbb5c6130_0;
    %pad/u 16;
    %load/vec4 v0x7fffbb5c7910_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x7fffbb5c3bc0_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffbb5d4220;
T_1 ;
    %wait E_0x7fffbb5b86f0;
    %load/vec4 v0x7fffbb5c3bc0_0;
    %assign/vec4 v0x7fffbb5c4f90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbb5f58f0;
T_2 ;
    %wait E_0x7fffbb5c8820;
    %load/vec4 v0x7fffbb5c2ba0_0;
    %pad/u 16;
    %load/vec4 v0x7fffbb5c1b80_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x7fffbb5f5cf0_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffbb5f58f0;
T_3 ;
    %wait E_0x7fffbb5b86f0;
    %load/vec4 v0x7fffbb5f5cf0_0;
    %assign/vec4 v0x7fffbb5f5c50_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbb5f5ea0;
T_4 ;
    %wait E_0x7fffbb5c8aa0;
    %load/vec4 v0x7fffbb5f60d0_0;
    %pad/u 16;
    %load/vec4 v0x7fffbb5f61d0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x7fffbb5f6490_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffbb5f5ea0;
T_5 ;
    %wait E_0x7fffbb5b86f0;
    %load/vec4 v0x7fffbb5f6490_0;
    %assign/vec4 v0x7fffbb5f63d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbb5f6640;
T_6 ;
    %wait E_0x7fffbb5f6820;
    %load/vec4 v0x7fffbb5f68a0_0;
    %pad/u 16;
    %load/vec4 v0x7fffbb5f69a0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x7fffbb5f6be0_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffbb5f6640;
T_7 ;
    %wait E_0x7fffbb5b86f0;
    %load/vec4 v0x7fffbb5f6be0_0;
    %assign/vec4 v0x7fffbb5f6b20_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbb5bfb60;
T_8 ;
    %wait E_0x7fffbb5d09b0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffbb5f7580_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7fffbb5f7240_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %add;
    %load/vec4 v0x7fffbb5f7320_0;
    %concati/vec4 0, 0, 16;
    %add;
    %store/vec4 v0x7fffbb5f7920_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffbb5bfb60;
T_9 ;
    %wait E_0x7fffbb5b86f0;
    %load/vec4 v0x7fffbb5f7920_0;
    %assign/vec4 v0x7fffbb5f7840_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffbb5bbfe0;
T_10 ;
    %vpi_call/w 3 8 "$dumpfile", "mul16.vcd" {0 0 0};
    %vpi_call/w 3 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbb5bbfe0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbb5f7fd0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fffbb5f7fd0_0;
    %inv;
    %store/vec4 v0x7fffbb5f7fd0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x7fffbb5bbfe0;
T_11 ;
    %pushi/vec4 60000, 0, 16;
    %store/vec4 v0x7fffbb5f7ab0_0, 0, 16;
    %pushi/vec4 50000, 0, 16;
    %store/vec4 v0x7fffbb5f7d40_0, 0, 16;
    %wait E_0x7fffbb5b86f0;
    %wait E_0x7fffbb5b86f0;
    %pushi/vec4 10, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffbb5d0cd0;
    %vpi_func 3 26 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000010000000000 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x7fffbb5f7ab0_0, 0, 16;
    %vpi_func 3 27 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000010000000000 {0 0 0};
    %pad/u 16;
    %store/vec4 v0x7fffbb5f7d40_0, 0, 16;
    %wait E_0x7fffbb5b86f0;
    %delay 1, 0;
    %load/vec4 v0x7fffbb5f8070_0;
    %load/vec4 v0x7fffbb5f7c50_0;
    %pad/u 32;
    %load/vec4 v0x7fffbb5f7ef0_0;
    %pad/u 32;
    %mul;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 31 "$fatal", 32'sb00000000000000000000000000000010, "a2 = %d, b2 = %d, r = %d", v0x7fffbb5f7c50_0, v0x7fffbb5f7ef0_0, v0x7fffbb5f8070_0 {0 0 0};
T_11.3 ;
    %vpi_call/w 3 32 "$display", "a2 = %d, b2 = %d, r = %d", v0x7fffbb5f7c50_0, v0x7fffbb5f7ef0_0, v0x7fffbb5f8070_0 {0 0 0};
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x7fffbb5bbfe0;
T_12 ;
    %wait E_0x7fffbb5b86f0;
    %load/vec4 v0x7fffbb5f7ab0_0;
    %assign/vec4 v0x7fffbb5f7b90_0, 0;
    %load/vec4 v0x7fffbb5f7b90_0;
    %assign/vec4 v0x7fffbb5f7c50_0, 0;
    %load/vec4 v0x7fffbb5f7d40_0;
    %assign/vec4 v0x7fffbb5f7e30_0, 0;
    %load/vec4 v0x7fffbb5f7e30_0;
    %assign/vec4 v0x7fffbb5f7ef0_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "mul16_tb.v";
    "mul16.v";
    "mul8.v";
