# ğŸ“˜ My VLSI Learning Journey

Welcome to my GitHub project on learning VLSI!

## ğŸ“‚ Contents
| File Name | Description |
|----------|-------------|
| `index.md` | Table of contents for the project |
| `topic1.md` | Basics of VLSI |
| `topic2.md` | Verilog Language Overview |
| `topic3.md` | FPGA Design Flow |

## ğŸ“· Sample Image
![VLSI Diagram](https://upload.wikimedia.org/wikipedia/commons/3/3a/CMOS_Inverter.png)

> â€œLearning never exhausts the mind.â€ â€” Leonardo da Vinci
