// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tx_dev_mem_management_tx_dev_mem_management,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.370000,HLS_SYN_LAT=0,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4,HLS_SYN_LUT=104,HLS_VERSION=2020_2}" *)

module tx_dev_mem_management (
        ap_clk,
        ap_rst_n,
        checkResponce_address_w_s_V_TDATA,
        checkResponce_address_w_s_V_TVALID,
        checkResponce_address_w_s_V_TREADY,
        checkResponce_data_w_s_V_TDATA,
        checkResponce_data_w_s_V_TVALID,
        checkResponce_data_w_s_V_TREADY,
        checkTimeout_address_w_s_V_TDATA,
        checkTimeout_address_w_s_V_TVALID,
        checkTimeout_address_w_s_V_TREADY,
        checkTimeout_data_w_s_V_TDATA,
        checkTimeout_data_w_s_V_TVALID,
        checkTimeout_data_w_s_V_TREADY,
        wrtie_address_w_s_V_TDATA,
        wrtie_address_w_s_V_TVALID,
        wrtie_address_w_s_V_TREADY,
        write_data_w_s_V_TDATA,
        write_data_w_s_V_TVALID,
        write_data_w_s_V_TREADY,
        checkCurrent_address_w_s_V_TDATA,
        checkCurrent_address_w_s_V_TVALID,
        checkCurrent_address_w_s_V_TREADY,
        checkCurrent_data_w_s_V_TDATA,
        checkCurrent_data_w_s_V_TVALID,
        checkCurrent_data_w_s_V_TREADY,
        bitMap_address1,
        bitMap_ce1,
        bitMap_we1,
        bitMap_d1
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [23:0] checkResponce_address_w_s_V_TDATA;
input   checkResponce_address_w_s_V_TVALID;
output   checkResponce_address_w_s_V_TREADY;
input  [7:0] checkResponce_data_w_s_V_TDATA;
input   checkResponce_data_w_s_V_TVALID;
output   checkResponce_data_w_s_V_TREADY;
input  [23:0] checkTimeout_address_w_s_V_TDATA;
input   checkTimeout_address_w_s_V_TVALID;
output   checkTimeout_address_w_s_V_TREADY;
input  [7:0] checkTimeout_data_w_s_V_TDATA;
input   checkTimeout_data_w_s_V_TVALID;
output   checkTimeout_data_w_s_V_TREADY;
input  [23:0] wrtie_address_w_s_V_TDATA;
input   wrtie_address_w_s_V_TVALID;
output   wrtie_address_w_s_V_TREADY;
input  [7:0] write_data_w_s_V_TDATA;
input   write_data_w_s_V_TVALID;
output   write_data_w_s_V_TREADY;
input  [23:0] checkCurrent_address_w_s_V_TDATA;
input   checkCurrent_address_w_s_V_TVALID;
output   checkCurrent_address_w_s_V_TREADY;
input  [7:0] checkCurrent_data_w_s_V_TDATA;
input   checkCurrent_data_w_s_V_TVALID;
output   checkCurrent_data_w_s_V_TREADY;
output  [19:0] bitMap_address1;
output   bitMap_ce1;
output   bitMap_we1;
output  [7:0] bitMap_d1;

reg[19:0] bitMap_address1;
reg bitMap_ce1;
reg bitMap_we1;
reg[7:0] bitMap_d1;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
reg    checkResponce_data_w_s_V_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    checkTimeout_data_w_s_V_TDATA_blk_n;
reg    write_data_w_s_V_TDATA_blk_n;
reg    checkCurrent_data_w_s_V_TDATA_blk_n;
wire   [63:0] zext_ln7_7_fu_187_p1;
wire   [63:0] zext_ln7_6_fu_205_p1;
wire   [63:0] zext_ln7_5_fu_223_p1;
wire   [63:0] zext_ln7_4_fu_241_p1;
wire   [0:0] checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0;
reg    ap_predicate_op40_read_state1;
reg    ap_predicate_op48_read_state1;
reg    ap_predicate_op56_read_state1;
reg    ap_block_state1;
wire   [0:0] checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0;
wire   [0:0] checkResponce_address_w_s_V_read_nbread_fu_70_p2_0;
wire   [0:0] wrtie_address_w_s_V_read_nbread_fu_76_p2_0;
wire   [7:0] zext_ln7_3_fu_192_p1;
wire   [7:0] zext_ln7_2_fu_210_p1;
wire   [7:0] zext_ln7_1_fu_228_p1;
wire   [7:0] zext_ln7_fu_246_p1;
wire   [19:0] trunc_ln7_3_fu_183_p1;
wire   [1:0] tmp_3_fu_179_p1;
wire   [19:0] trunc_ln7_2_fu_201_p1;
wire   [1:0] tmp_2_fu_197_p1;
wire   [19:0] trunc_ln7_1_fu_219_p1;
wire   [1:0] tmp_1_fu_215_p1;
wire   [19:0] trunc_ln7_fu_237_p1;
wire   [1:0] tmp_fu_233_p1;
reg   [0:0] ap_NS_fsm;
wire    regslice_both_checkResponce_address_w_s_V_U_apdone_blk;
wire   [23:0] checkResponce_address_w_s_V_TDATA_int_regslice;
wire    checkResponce_address_w_s_V_TVALID_int_regslice;
reg    checkResponce_address_w_s_V_TREADY_int_regslice;
wire    regslice_both_checkResponce_address_w_s_V_U_ack_in;
wire    regslice_both_checkResponce_data_w_s_V_U_apdone_blk;
wire   [7:0] checkResponce_data_w_s_V_TDATA_int_regslice;
wire    checkResponce_data_w_s_V_TVALID_int_regslice;
reg    checkResponce_data_w_s_V_TREADY_int_regslice;
wire    regslice_both_checkResponce_data_w_s_V_U_ack_in;
wire    regslice_both_checkTimeout_address_w_s_V_U_apdone_blk;
wire   [23:0] checkTimeout_address_w_s_V_TDATA_int_regslice;
wire    checkTimeout_address_w_s_V_TVALID_int_regslice;
reg    checkTimeout_address_w_s_V_TREADY_int_regslice;
wire    regslice_both_checkTimeout_address_w_s_V_U_ack_in;
wire    regslice_both_checkTimeout_data_w_s_V_U_apdone_blk;
wire   [7:0] checkTimeout_data_w_s_V_TDATA_int_regslice;
wire    checkTimeout_data_w_s_V_TVALID_int_regslice;
reg    checkTimeout_data_w_s_V_TREADY_int_regslice;
wire    regslice_both_checkTimeout_data_w_s_V_U_ack_in;
wire    regslice_both_wrtie_address_w_s_V_U_apdone_blk;
wire   [23:0] wrtie_address_w_s_V_TDATA_int_regslice;
wire    wrtie_address_w_s_V_TVALID_int_regslice;
reg    wrtie_address_w_s_V_TREADY_int_regslice;
wire    regslice_both_wrtie_address_w_s_V_U_ack_in;
wire    regslice_both_write_data_w_s_V_U_apdone_blk;
wire   [7:0] write_data_w_s_V_TDATA_int_regslice;
wire    write_data_w_s_V_TVALID_int_regslice;
reg    write_data_w_s_V_TREADY_int_regslice;
wire    regslice_both_write_data_w_s_V_U_ack_in;
wire    regslice_both_checkCurrent_address_w_s_V_U_apdone_blk;
wire   [23:0] checkCurrent_address_w_s_V_TDATA_int_regslice;
wire    checkCurrent_address_w_s_V_TVALID_int_regslice;
reg    checkCurrent_address_w_s_V_TREADY_int_regslice;
wire    regslice_both_checkCurrent_address_w_s_V_U_ack_in;
wire    regslice_both_checkCurrent_data_w_s_V_U_apdone_blk;
wire   [7:0] checkCurrent_data_w_s_V_TDATA_int_regslice;
wire    checkCurrent_data_w_s_V_TVALID_int_regslice;
reg    checkCurrent_data_w_s_V_TREADY_int_regslice;
wire    regslice_both_checkCurrent_data_w_s_V_U_ack_in;
reg    ap_condition_70;
reg    ap_condition_60;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b0;
#0 ap_rst_reg_1 = 1'b0;
#0 ap_rst_n_inv = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

tx_dev_mem_management_regslice_both #(
    .DataWidth( 24 ))
regslice_both_checkResponce_address_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(checkResponce_address_w_s_V_TDATA),
    .vld_in(checkResponce_address_w_s_V_TVALID),
    .ack_in(regslice_both_checkResponce_address_w_s_V_U_ack_in),
    .data_out(checkResponce_address_w_s_V_TDATA_int_regslice),
    .vld_out(checkResponce_address_w_s_V_TVALID_int_regslice),
    .ack_out(checkResponce_address_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_checkResponce_address_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 8 ))
regslice_both_checkResponce_data_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(checkResponce_data_w_s_V_TDATA),
    .vld_in(checkResponce_data_w_s_V_TVALID),
    .ack_in(regslice_both_checkResponce_data_w_s_V_U_ack_in),
    .data_out(checkResponce_data_w_s_V_TDATA_int_regslice),
    .vld_out(checkResponce_data_w_s_V_TVALID_int_regslice),
    .ack_out(checkResponce_data_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_checkResponce_data_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 24 ))
regslice_both_checkTimeout_address_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(checkTimeout_address_w_s_V_TDATA),
    .vld_in(checkTimeout_address_w_s_V_TVALID),
    .ack_in(regslice_both_checkTimeout_address_w_s_V_U_ack_in),
    .data_out(checkTimeout_address_w_s_V_TDATA_int_regslice),
    .vld_out(checkTimeout_address_w_s_V_TVALID_int_regslice),
    .ack_out(checkTimeout_address_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_checkTimeout_address_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 8 ))
regslice_both_checkTimeout_data_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(checkTimeout_data_w_s_V_TDATA),
    .vld_in(checkTimeout_data_w_s_V_TVALID),
    .ack_in(regslice_both_checkTimeout_data_w_s_V_U_ack_in),
    .data_out(checkTimeout_data_w_s_V_TDATA_int_regslice),
    .vld_out(checkTimeout_data_w_s_V_TVALID_int_regslice),
    .ack_out(checkTimeout_data_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_checkTimeout_data_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 24 ))
regslice_both_wrtie_address_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(wrtie_address_w_s_V_TDATA),
    .vld_in(wrtie_address_w_s_V_TVALID),
    .ack_in(regslice_both_wrtie_address_w_s_V_U_ack_in),
    .data_out(wrtie_address_w_s_V_TDATA_int_regslice),
    .vld_out(wrtie_address_w_s_V_TVALID_int_regslice),
    .ack_out(wrtie_address_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_wrtie_address_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 8 ))
regslice_both_write_data_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(write_data_w_s_V_TDATA),
    .vld_in(write_data_w_s_V_TVALID),
    .ack_in(regslice_both_write_data_w_s_V_U_ack_in),
    .data_out(write_data_w_s_V_TDATA_int_regslice),
    .vld_out(write_data_w_s_V_TVALID_int_regslice),
    .ack_out(write_data_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_write_data_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 24 ))
regslice_both_checkCurrent_address_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(checkCurrent_address_w_s_V_TDATA),
    .vld_in(checkCurrent_address_w_s_V_TVALID),
    .ack_in(regslice_both_checkCurrent_address_w_s_V_U_ack_in),
    .data_out(checkCurrent_address_w_s_V_TDATA_int_regslice),
    .vld_out(checkCurrent_address_w_s_V_TVALID_int_regslice),
    .ack_out(checkCurrent_address_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_checkCurrent_address_w_s_V_U_apdone_blk)
);

tx_dev_mem_management_regslice_both #(
    .DataWidth( 8 ))
regslice_both_checkCurrent_data_w_s_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(checkCurrent_data_w_s_V_TDATA),
    .vld_in(checkCurrent_data_w_s_V_TVALID),
    .ack_in(regslice_both_checkCurrent_data_w_s_V_U_ack_in),
    .data_out(checkCurrent_data_w_s_V_TDATA_int_regslice),
    .vld_out(checkCurrent_data_w_s_V_TVALID_int_regslice),
    .ack_out(checkCurrent_data_w_s_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_checkCurrent_data_w_s_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_rst_n_inv <= 1'b0;
    end else begin
        ap_rst_n_inv <= ap_rst_reg_1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_rst_reg_1 <= 1'b0;
    end else begin
        ap_rst_reg_1 <= ap_rst_reg_2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_rst_reg_2 <= 1'b0;
    end else begin
        ap_rst_reg_2 <= ~ap_rst_n;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1)) begin
            bitMap_address1 = zext_ln7_4_fu_241_p1;
        end else if (((checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd1) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0))) begin
            bitMap_address1 = zext_ln7_5_fu_223_p1;
        end else if ((1'b1 == ap_condition_60)) begin
            bitMap_address1 = zext_ln7_6_fu_205_p1;
        end else if ((1'b1 == ap_condition_70)) begin
            bitMap_address1 = zext_ln7_7_fu_187_p1;
        end else begin
            bitMap_address1 = 'bx;
        end
    end else begin
        bitMap_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd1) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | (~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (wrtie_address_w_s_V_read_nbread_fu_76_p2_0 == 1'd1) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | (~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd1) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        bitMap_ce1 = 1'b1;
    end else begin
        bitMap_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1)) begin
            bitMap_d1 = zext_ln7_fu_246_p1;
        end else if (((checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd1) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0))) begin
            bitMap_d1 = zext_ln7_1_fu_228_p1;
        end else if ((1'b1 == ap_condition_60)) begin
            bitMap_d1 = zext_ln7_2_fu_210_p1;
        end else if ((1'b1 == ap_condition_70)) begin
            bitMap_d1 = zext_ln7_3_fu_192_p1;
        end else begin
            bitMap_d1 = 'bx;
        end
    end else begin
        bitMap_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd1) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | (~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (wrtie_address_w_s_V_read_nbread_fu_76_p2_0 == 1'd1) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | (~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd1) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1)))) begin
        bitMap_we1 = 1'b1;
    end else begin
        bitMap_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkCurrent_address_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        checkCurrent_address_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd1) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        checkCurrent_data_w_s_V_TDATA_blk_n = checkCurrent_data_w_s_V_TVALID_int_regslice;
    end else begin
        checkCurrent_data_w_s_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (ap_predicate_op56_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkCurrent_data_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        checkCurrent_data_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (checkResponce_address_w_s_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkResponce_address_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        checkResponce_address_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd1) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        checkResponce_data_w_s_V_TDATA_blk_n = checkResponce_data_w_s_V_TVALID_int_regslice;
    end else begin
        checkResponce_data_w_s_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (ap_predicate_op48_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkResponce_data_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        checkResponce_data_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkTimeout_address_w_s_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkTimeout_address_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        checkTimeout_address_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkTimeout_data_w_s_V_TDATA_blk_n = checkTimeout_data_w_s_V_TVALID_int_regslice;
    end else begin
        checkTimeout_data_w_s_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        checkTimeout_data_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        checkTimeout_data_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((wrtie_address_w_s_V_read_nbread_fu_76_p2_0 == 1'd1) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        write_data_w_s_V_TDATA_blk_n = write_data_w_s_V_TVALID_int_regslice;
    end else begin
        write_data_w_s_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (ap_predicate_op40_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_data_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        write_data_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0))) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0) & (wrtie_address_w_s_V_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wrtie_address_w_s_V_TREADY_int_regslice = 1'b1;
    end else begin
        wrtie_address_w_s_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = (((ap_predicate_op56_read_state1 == 1'b1) & (checkCurrent_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (checkResponce_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (write_data_w_s_V_TVALID_int_regslice == 1'b0)) | ((checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd1) & (checkTimeout_data_w_s_V_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_60 = ((checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd1) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0));
end

always @ (*) begin
    ap_condition_70 = ((wrtie_address_w_s_V_read_nbread_fu_76_p2_0 == 1'd1) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0));
end

always @ (*) begin
    ap_predicate_op40_read_state1 = ((wrtie_address_w_s_V_read_nbread_fu_76_p2_0 == 1'd1) & (checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd0) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0));
end

always @ (*) begin
    ap_predicate_op48_read_state1 = ((checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 == 1'd1) & (checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd0) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_read_state1 = ((checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 == 1'd1) & (checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 == 1'd0));
end

assign checkCurrent_address_w_s_V_TREADY = regslice_both_checkCurrent_address_w_s_V_U_ack_in;

assign checkCurrent_address_w_s_V_read_nbread_fu_64_p2_0 = checkCurrent_address_w_s_V_TVALID_int_regslice;

assign checkCurrent_data_w_s_V_TREADY = regslice_both_checkCurrent_data_w_s_V_U_ack_in;

assign checkResponce_address_w_s_V_TREADY = regslice_both_checkResponce_address_w_s_V_U_ack_in;

assign checkResponce_address_w_s_V_read_nbread_fu_70_p2_0 = checkResponce_address_w_s_V_TVALID_int_regslice;

assign checkResponce_data_w_s_V_TREADY = regslice_both_checkResponce_data_w_s_V_U_ack_in;

assign checkTimeout_address_w_s_V_TREADY = regslice_both_checkTimeout_address_w_s_V_U_ack_in;

assign checkTimeout_address_w_s_V_read_nbread_fu_58_p2_0 = checkTimeout_address_w_s_V_TVALID_int_regslice;

assign checkTimeout_data_w_s_V_TREADY = regslice_both_checkTimeout_data_w_s_V_U_ack_in;

assign tmp_1_fu_215_p1 = checkCurrent_data_w_s_V_TDATA_int_regslice[1:0];

assign tmp_2_fu_197_p1 = checkResponce_data_w_s_V_TDATA_int_regslice[1:0];

assign tmp_3_fu_179_p1 = write_data_w_s_V_TDATA_int_regslice[1:0];

assign tmp_fu_233_p1 = checkTimeout_data_w_s_V_TDATA_int_regslice[1:0];

assign trunc_ln7_1_fu_219_p1 = checkCurrent_address_w_s_V_TDATA_int_regslice[19:0];

assign trunc_ln7_2_fu_201_p1 = checkResponce_address_w_s_V_TDATA_int_regslice[19:0];

assign trunc_ln7_3_fu_183_p1 = wrtie_address_w_s_V_TDATA_int_regslice[19:0];

assign trunc_ln7_fu_237_p1 = checkTimeout_address_w_s_V_TDATA_int_regslice[19:0];

assign write_data_w_s_V_TREADY = regslice_both_write_data_w_s_V_U_ack_in;

assign wrtie_address_w_s_V_TREADY = regslice_both_wrtie_address_w_s_V_U_ack_in;

assign wrtie_address_w_s_V_read_nbread_fu_76_p2_0 = wrtie_address_w_s_V_TVALID_int_regslice;

assign zext_ln7_1_fu_228_p1 = tmp_1_fu_215_p1;

assign zext_ln7_2_fu_210_p1 = tmp_2_fu_197_p1;

assign zext_ln7_3_fu_192_p1 = tmp_3_fu_179_p1;

assign zext_ln7_4_fu_241_p1 = trunc_ln7_fu_237_p1;

assign zext_ln7_5_fu_223_p1 = trunc_ln7_1_fu_219_p1;

assign zext_ln7_6_fu_205_p1 = trunc_ln7_2_fu_201_p1;

assign zext_ln7_7_fu_187_p1 = trunc_ln7_3_fu_183_p1;

assign zext_ln7_fu_246_p1 = tmp_fu_233_p1;

endmodule //tx_dev_mem_management
