# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../wrapper_build/system/ipshared/ec67/hdl" --include "../../../../../wrapper_build/system/ipshared/abef/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../../../src/counter.sv" \
"../../../../../../src/top.sv" \
"../../../../../../src/tb2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
