Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 27 20:43:55 2020
| Host         : DESKTOP-A4FN99I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audio/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line47/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[22]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: timerUnit/counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.953        0.000                      0                  254        0.145        0.000                      0                  254        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.953        0.000                      0                  254        0.145        0.000                      0                  254        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.366ns (23.012%)  route 4.570ns (76.988%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.134    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  ledoutput/current_max_reg[9]/Q
                         net (fo=16, routed)          1.031     6.683    ledoutput/current_max_reg_n_0_[9]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.124     6.807 r  ledoutput/seg[6]_i_5/O
                         net (fo=1, routed)           0.563     7.370    ledoutput/seg[6]_i_5_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.494 f  ledoutput/seg[6]_i_3/O
                         net (fo=9, routed)           1.296     8.790    ledoutput/led[12]_i_1_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.148     8.938 r  ledoutput/seg[0]_i_2/O
                         net (fo=1, routed)           0.840     9.778    ledoutput/seg[0]_i_2_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.328    10.106 r  ledoutput/seg[0]_i_1/O
                         net (fo=2, routed)           0.462    10.568    ledoutput/seg[0]_i_1_n_0
    SLICE_X63Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.692 r  ledoutput/seg[3]_i_1/O
                         net (fo=1, routed)           0.378    11.070    ledoutput/seg[3]_i_1_n_0
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDSE (Setup_fdse_C_D)       -0.061    15.023    ledoutput/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.242ns (22.371%)  route 4.310ns (77.629%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.134    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  ledoutput/current_max_reg[9]/Q
                         net (fo=16, routed)          1.031     6.683    ledoutput/current_max_reg_n_0_[9]
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.124     6.807 r  ledoutput/seg[6]_i_5/O
                         net (fo=1, routed)           0.563     7.370    ledoutput/seg[6]_i_5_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.494 f  ledoutput/seg[6]_i_3/O
                         net (fo=9, routed)           1.296     8.790    ledoutput/led[12]_i_1_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I0_O)        0.148     8.938 r  ledoutput/seg[0]_i_2/O
                         net (fo=1, routed)           0.840     9.778    ledoutput/seg[0]_i_2_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.328    10.106 r  ledoutput/seg[0]_i_1/O
                         net (fo=2, routed)           0.580    10.686    ledoutput/seg[0]_i_1_n_0
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDSE (Setup_fdse_C_D)       -0.067    15.017    ledoutput/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/volume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.368ns (25.974%)  route 3.899ns (74.026%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.134    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  ledoutput/current_max_reg[9]/Q
                         net (fo=16, routed)          1.473     7.125    ledoutput/current_max_reg_n_0_[9]
    SLICE_X62Y65         LUT3 (Prop_lut3_I1_O)        0.124     7.249 f  ledoutput/seg[1]_i_4/O
                         net (fo=1, routed)           0.279     7.528    ledoutput/seg[1]_i_4_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.652 r  ledoutput/seg[1]_i_3/O
                         net (fo=3, routed)           0.583     8.235    ledoutput/seg[1]_i_3_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.359 r  ledoutput/seg[6]_i_4/O
                         net (fo=4, routed)           0.966     9.325    ledoutput/seg[6]_i_4_n_0
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.477 r  ledoutput/seg[4]_i_5/O
                         net (fo=2, routed)           0.598    10.075    ledoutput/seg[4]_i_5_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I2_O)        0.326    10.401 r  ledoutput/volume[0]_i_1/O
                         net (fo=1, routed)           0.000    10.401    ledoutput/volume[0]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  ledoutput/volume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  ledoutput/volume_reg[0]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y62         FDRE (Setup_fdre_C_D)        0.031    15.114    ledoutput/volume_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.496ns (28.476%)  route 3.758ns (71.524%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.134    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.652 f  ledoutput/current_max_reg[8]/Q
                         net (fo=15, routed)          1.169     6.820    ledoutput/current_max_reg_n_0_[8]
    SLICE_X63Y66         LUT5 (Prop_lut5_I0_O)        0.152     6.972 r  ledoutput/led[4]_i_2/O
                         net (fo=1, routed)           0.806     7.778    ledoutput/led[4]_i_2_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.354     8.132 f  ledoutput/led[4]_i_1/O
                         net (fo=6, routed)           1.115     9.248    ledoutput/led[4]_i_1_n_0
    SLICE_X63Y61         LUT4 (Prop_lut4_I3_O)        0.348     9.596 r  ledoutput/seg[4]_i_4/O
                         net (fo=2, routed)           0.668    10.263    ledoutput/seg[4]_i_4_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.387 r  ledoutput/seg[4]_i_2/O
                         net (fo=1, routed)           0.000    10.387    ledoutput/seg[4]_i_2_n_0
    SLICE_X62Y61         FDSE                                         r  ledoutput/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  ledoutput/seg_reg[4]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y61         FDSE (Setup_fdse_C_D)        0.029    15.113    ledoutput/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/volume_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.398ns (28.875%)  route 3.444ns (71.125%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.613     5.134    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  ledoutput/current_max_reg[8]/Q
                         net (fo=15, routed)          1.169     6.820    ledoutput/current_max_reg_n_0_[8]
    SLICE_X63Y66         LUT5 (Prop_lut5_I0_O)        0.152     6.972 f  ledoutput/led[4]_i_2/O
                         net (fo=1, routed)           0.806     7.778    ledoutput/led[4]_i_2_n_0
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.354     8.132 r  ledoutput/led[4]_i_1/O
                         net (fo=6, routed)           0.988     9.121    ledoutput/led[4]_i_1_n_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.374     9.495 r  ledoutput/volume[2]_i_1/O
                         net (fo=1, routed)           0.481     9.975    ledoutput/volume[2]_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  ledoutput/volume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  ledoutput/volume_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)       -0.269    14.799    ledoutput/volume_reg[2]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.120ns (24.647%)  route 3.424ns (75.353%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.614     5.135    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  ledoutput/current_max_reg[5]/Q
                         net (fo=14, routed)          1.182     6.835    ledoutput/current_max_reg_n_0_[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  ledoutput/volume[3]_i_2/O
                         net (fo=2, routed)           0.685     7.644    ledoutput/volume[3]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.152     7.796 r  ledoutput/led[15]_i_1/O
                         net (fo=8, routed)           1.054     8.850    ledoutput/led[15]_i_1_n_0
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.326     9.176 r  ledoutput/seg[6]_i_1/O
                         net (fo=5, routed)           0.503     9.679    ledoutput/seg[6]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  ledoutput/seg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y62         FDSE                                         r  ledoutput/seg_reg[5]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.524    14.559    ledoutput/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.120ns (24.647%)  route 3.424ns (75.353%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.614     5.135    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  ledoutput/current_max_reg[5]/Q
                         net (fo=14, routed)          1.182     6.835    ledoutput/current_max_reg_n_0_[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  ledoutput/volume[3]_i_2/O
                         net (fo=2, routed)           0.685     7.644    ledoutput/volume[3]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.152     7.796 r  ledoutput/led[15]_i_1/O
                         net (fo=8, routed)           1.054     8.850    ledoutput/led[15]_i_1_n_0
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.326     9.176 r  ledoutput/seg[6]_i_1/O
                         net (fo=5, routed)           0.503     9.679    ledoutput/seg[6]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  ledoutput/seg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y62         FDSE                                         r  ledoutput/seg_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.524    14.559    ledoutput/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.120ns (24.491%)  route 3.453ns (75.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.614     5.135    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  ledoutput/current_max_reg[5]/Q
                         net (fo=14, routed)          1.182     6.835    ledoutput/current_max_reg_n_0_[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  ledoutput/volume[3]_i_2/O
                         net (fo=2, routed)           0.685     7.644    ledoutput/volume[3]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.152     7.796 r  ledoutput/led[15]_i_1/O
                         net (fo=8, routed)           1.054     8.850    ledoutput/led[15]_i_1_n_0
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.326     9.176 r  ledoutput/seg[6]_i_1/O
                         net (fo=5, routed)           0.532     9.708    ledoutput/seg[6]_i_1_n_0
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDSE (Setup_fdse_C_S)       -0.429    14.655    ledoutput/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.120ns (24.491%)  route 3.453ns (75.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.614     5.135    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  ledoutput/current_max_reg[5]/Q
                         net (fo=14, routed)          1.182     6.835    ledoutput/current_max_reg_n_0_[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  ledoutput/volume[3]_i_2/O
                         net (fo=2, routed)           0.685     7.644    ledoutput/volume[3]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.152     7.796 r  ledoutput/led[15]_i_1/O
                         net (fo=8, routed)           1.054     8.850    ledoutput/led[15]_i_1_n_0
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.326     9.176 r  ledoutput/seg[6]_i_1/O
                         net (fo=5, routed)           0.532     9.708    ledoutput/seg[6]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  ledoutput/seg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  ledoutput/seg_reg[1]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDRE (Setup_fdre_C_R)       -0.429    14.655    ledoutput/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 ledoutput/current_max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/seg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.120ns (24.491%)  route 3.453ns (75.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.614     5.135    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  ledoutput/current_max_reg[5]/Q
                         net (fo=14, routed)          1.182     6.835    ledoutput/current_max_reg_n_0_[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.959 r  ledoutput/volume[3]_i_2/O
                         net (fo=2, routed)           0.685     7.644    ledoutput/volume[3]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.152     7.796 r  ledoutput/led[15]_i_1/O
                         net (fo=8, routed)           1.054     8.850    ledoutput/led[15]_i_1_n_0
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.326     9.176 r  ledoutput/seg[6]_i_1/O
                         net (fo=5, routed)           0.532     9.708    ledoutput/seg[6]_i_1_n_0
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.506    14.847    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X63Y61         FDSE                                         r  ledoutput/seg_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y61         FDSE (Setup_fdse_C_S)       -0.429    14.655    ledoutput/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.506%)  route 0.100ns (41.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.584     1.467    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  ledoutput/max_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ledoutput/max_reg[9]/Q
                         net (fo=3, routed)           0.100     1.708    ledoutput/Q[9]
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.980    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[9]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.083     1.563    ledoutput/current_max_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  ledoutput/max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  ledoutput/max_reg[5]/Q
                         net (fo=3, routed)           0.074     1.670    ledoutput/Q[5]
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.981    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.010     1.491    ledoutput/current_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  ledoutput/max_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ledoutput/max_reg[3]/Q
                         net (fo=3, routed)           0.127     1.736    ledoutput/Q[3]
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.981    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  ledoutput/current_max_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.063     1.544    ledoutput/current_max_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ledoutput/max_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledoutput/current_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.584     1.467    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  ledoutput/max_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ledoutput/max_reg[10]/Q
                         net (fo=3, routed)           0.181     1.790    ledoutput/Q[10]
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.980    ledoutput/CLOCK_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  ledoutput/current_max_reg[10]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.059     1.539    ledoutput/current_max_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.560     1.443    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  timerUnit/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  timerUnit/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    timerUnit/counter_reg_n_0_[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  timerUnit/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    timerUnit/counter_reg[8]_i_1_n_4
    SLICE_X39Y59         FDRE                                         r  timerUnit/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.956    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  timerUnit/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.105     1.548    timerUnit/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.559     1.442    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  timerUnit/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  timerUnit/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.691    timerUnit/counter_reg_n_0_[15]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  timerUnit/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    timerUnit/counter_reg[12]_i_1_n_4
    SLICE_X39Y60         FDRE                                         r  timerUnit/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.827     1.955    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  timerUnit/counter_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.105     1.547    timerUnit/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.559     1.442    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  timerUnit/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  timerUnit/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.691    timerUnit/counter_reg_n_0_[19]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  timerUnit/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    timerUnit/counter_reg[16]_i_1_n_4
    SLICE_X39Y61         FDRE                                         r  timerUnit/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.827     1.955    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  timerUnit/counter_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.105     1.547    timerUnit/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.560     1.443    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  timerUnit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  timerUnit/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.692    timerUnit/counter_reg_n_0_[3]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  timerUnit/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    timerUnit/counter_reg[0]_i_1_n_4
    SLICE_X39Y57         FDRE                                         r  timerUnit/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.956    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  timerUnit/counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.105     1.548    timerUnit/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.560     1.443    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  timerUnit/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  timerUnit/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.692    timerUnit/counter_reg_n_0_[7]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  timerUnit/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    timerUnit/counter_reg[4]_i_1_n_4
    SLICE_X39Y58         FDRE                                         r  timerUnit/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.956    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  timerUnit/counter_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    timerUnit/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 timerUnit/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerUnit/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.558     1.441    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  timerUnit/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  timerUnit/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.687    timerUnit/counter_reg_n_0_[20]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  timerUnit/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    timerUnit/counter_reg[20]_i_1_n_7
    SLICE_X39Y62         FDRE                                         r  timerUnit/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.825     1.953    timerUnit/CLOCK_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  timerUnit/counter_reg[20]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    timerUnit/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y59   ledoutput/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y59   ledoutput/count2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y59   ledoutput/count2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y60   ledoutput/count2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y60   ledoutput/count2_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   ledoutput/current_max_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   ledoutput/current_max_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y67   ledoutput/current_max_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   ledoutput/current_max_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   audio/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   audio/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   audio/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   audio/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   audio/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   audio/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   audio/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   ledoutput/led_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   ledoutput/led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   ledoutput/led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   ledoutput/current_max_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   ledoutput/current_max_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   ledoutput/current_max_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   ledoutput/current_max_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   ledoutput/current_max_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   ledoutput/current_max_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   nolabel_line47/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   nolabel_line47/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   ledoutput/current_max_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   nolabel_line47/count_reg[9]/C



