#
#
# Generated Exclusion File
#
#

#
#Top module prefixes
#tb_top/dut
#

#
#  CoverCheck Exclude Summary
#-----------------------------------------------------
#  Coverage Type      Targeted         UNR    Excluded
#  Branch                  681         457         457 (67%)
#  Condition                91          50          50 (54%)
#  Expression            14361        2586        2586 (18%)
#  FSM State                 0           0           0
#  FSM Transition            0           0           0
#  Statement               165          83          83 (50%)
#  Toggle                    0           0           0
#  Coverbin                  0           0           0


# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/read_pipe} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_pipe} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -linerange 100 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -linerange 108 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -linerange 1013 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -linerange 1024 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx0_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx0_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 88 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 99 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ae.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_af.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_af.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_dp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_am.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx1_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx2_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx1_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx2_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ba.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_output_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo} -linerange 214 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bf.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_resp_buffer/fifo} -linerange 240 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo} -linerange 266 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bh.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo} -linerange 318 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_no_match_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/wdata_id_ff} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/input_data} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_trans_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_data_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_trans_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_res_data_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_resp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/req_out_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_req_in_fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/ar_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/aw_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/w_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bt.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/r_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx3_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx3_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ch.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/rb_fifo/fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ci.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_fifo} -linerange 165 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_fifo} -linerange 165 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/rd_fifo/fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_data_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_output_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo} -linerange 162 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_fifo} -linerange 240 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_q.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo} -linerange 188 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 97 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 106 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 108 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 122 -item s 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -feccondrow 188 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 777 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 777 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 777 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 777 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 777 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 777 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 781 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 781 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 781 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 781 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 781 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -feccondrow 781 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1111 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1111 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1131 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1131 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1141 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -feccondrow 1141 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -feccondrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -feccondrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -feccondrow 542 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -feccondrow 542 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/latency_counter_table_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -feccondrow 36 1 -item 4 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/latency_counter_table_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -feccondrow 36 2 -item 4 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -feccondrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -feccondrow 97 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -feccondrow 98 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -feccondrow 98 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -feccondrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -feccondrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -feccondrow 1182 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -feccondrow 1182 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_1_15_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_2bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_3_16_0} -fecexprrow 13 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_0_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_6_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_7_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_8_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_3bit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder_0_9_0} -fecexprrow 17 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_0} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c0_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_13} -fecexprrow 19 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/adder_full_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_adder_full_c1_8} -fecexprrow 17 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val} -fecexprrow 24 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 115 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 116 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 120 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 125 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ao_mux_ay.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3} -fecexprrow 128 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 829 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 829 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 894 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 894 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 923 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 923 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 949 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 949 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 949 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 949 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 951 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 951 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 954 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 954 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 980 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 980 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 980 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 980 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 980 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 980 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 984 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 984 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1008 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1008 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1036 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1036 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1065 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1065 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1093 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1095 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1095 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1100 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1100 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1126 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1126 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1126 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1126 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1126 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1126 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1130 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1130 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1154 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1154 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1154 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1154 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1186 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1186 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1250 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1250 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1259 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1259 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1294 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1294 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1294 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1294 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1303 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1303 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1338 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1338 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1338 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1338 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1347 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1347 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1382 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1382 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1382 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1382 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1391 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1391 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1417 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1417 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1442 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1442 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1467 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1467 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1492 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1492 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1517 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1517 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1542 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1542 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1567 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1567 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1592 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1592 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1620 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1620 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1649 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1649 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1678 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1678 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1707 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1707 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1732 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1732 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1757 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1757 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1782 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1782 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1807 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1807 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1838 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1838 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1865 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1865 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1866 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1866 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1910 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1910 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1937 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -fecexprrow 1937 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 158 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_pipe_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe} -fecexprrow 192 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 10 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 12 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 10 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 11 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 12 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 13 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 17 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 17 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 18 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 19 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 22 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 23 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 24 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 25 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 25 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 26 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 26 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 27 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 27 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 28 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 28 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 29 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 29 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 30 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 30 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 31 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 31 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 33 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 33 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 35 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 35 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 36 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 36 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 37 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 37 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 38 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 38 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 39 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 39 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 40 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 40 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 42 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 42 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 43 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 43 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 44 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 44 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 52 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 52 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 53 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 53 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 54 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 54 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 56 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 56 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 58 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 58 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 59 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 59 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 66 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 66 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 68 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 68 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 69 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 69 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 70 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 70 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 71 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 71 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 72 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cnt2multi_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_cnt2mulit_prev} -fecexprrow 72 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2040 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2040 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2042 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2042 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2071 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2071 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2073 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2073 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2102 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2102 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2104 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2104 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2756 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2756 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2760 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 2760 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3488 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 3488 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4229 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4229 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4463 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4463 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4465 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -fecexprrow 4465 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/busy_r_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/busy_r_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/busy_r_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/busy_r_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/u_ACCEPTn_R/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/u_ACCEPTn_R/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/u_ACCEPTn_R/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/u_ACCEPTn_R/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb/en2_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb/en2_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/bus_dtr_return_data_sent_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/merge_return_data_sent_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem3_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo/mem_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en1_n_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_state/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -fecexprrow 21 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 100 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 454 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 454 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 456 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 456 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 457 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 457 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 632 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 632 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 978 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_c_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer} -fecexprrow 978 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 754 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 754 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 754 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 754 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 754 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 754 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 757 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 757 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 757 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 757 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 757 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 757 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 763 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 763 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 763 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 763 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 763 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 763 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 764 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 764 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 764 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 764 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 764 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 764 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 765 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 765 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 765 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 765 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 765 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 765 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 771 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 771 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 771 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 771 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 771 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 771 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 798 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 798 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 798 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 798 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 811 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 811 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 811 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 811 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 812 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 812 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 812 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 812 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 813 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 813 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 813 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 813 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 814 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 814 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 814 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 814 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 836 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 836 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 836 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 836 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 887 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 887 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 887 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 887 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 888 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 888 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 888 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 888 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 889 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 889 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 889 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 889 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 890 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 890 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 890 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 890 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1368 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1368 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1369 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1369 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1370 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1370 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1371 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1371 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1372 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1372 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1373 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1373 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1374 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1374 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1375 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -fecexprrow 1375 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 215 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 215 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 216 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 216 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 233 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 233 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 235 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 235 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 250 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 251 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -fecexprrow 288 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 295 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 295 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 313 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 313 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 315 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 315 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 330 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 331 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -fecexprrow 397 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 261 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 261 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 262 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 262 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 279 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 279 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 281 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 281 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 296 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 297 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -fecexprrow 347 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 289 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 289 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 299 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 299 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 319 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 319 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 329 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 329 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 349 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 349 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 359 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 359 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 379 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 379 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 389 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 389 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 400 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 400 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 400 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 400 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 482 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 482 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 482 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 482 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 494 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 521 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 521 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 521 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -fecexprrow 521 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 289 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 289 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 299 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 299 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 319 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 319 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 329 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 329 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 349 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 349 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 359 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 359 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 379 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 379 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 389 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 389 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 400 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 400 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 400 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 400 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 482 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 482 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 482 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 482 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 494 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 521 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 521 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 521 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -fecexprrow 521 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 360 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 360 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 426 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 426 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 492 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 492 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 558 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 558 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 624 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 624 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 690 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 690 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 756 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 756 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 822 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 822 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 889 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 889 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 889 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 889 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 968 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 968 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 968 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 968 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1007 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1007 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1007 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -fecexprrow 1007 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 360 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 360 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 426 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 426 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 492 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 492 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 558 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 558 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 624 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 624 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 690 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 690 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 756 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 756 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 822 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 822 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 889 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 889 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 889 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 889 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 968 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 968 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 968 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 968 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1007 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1007 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1007 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -fecexprrow 1007 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 354 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 354 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 420 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 420 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 486 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 486 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 552 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 552 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 618 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 618 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 684 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 684 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 750 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 750 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 816 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 816 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 883 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 883 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 883 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 883 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 962 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 962 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 962 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 962 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1001 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1001 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1001 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1001 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1297 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -fecexprrow 1297 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 354 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 354 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 420 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 420 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 486 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 486 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 552 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 552 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 618 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 618 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 684 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 684 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 750 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 750 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 816 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 816 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 883 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 883 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 883 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 883 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 962 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 962 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 962 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 962 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1001 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1001 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1001 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1001 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1297 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -fecexprrow 1297 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 84 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm} -fecexprrow 84 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 39 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 39 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 72 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 72 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 76 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/alloc_flm} -fecexprrow 76 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_flm} -fecexprrow 72 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/alloc_flm} -fecexprrow 72 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/write_buffer_flm} -fecexprrow 93 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_flm_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/write_buffer_flm} -fecexprrow 93 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 181 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 181 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 181 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 181 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 385 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 385 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 449 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 449 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 449 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -fecexprrow 449 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 108 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 307 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 307 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 309 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 309 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 309 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 309 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 310 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 310 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 310 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 310 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 310 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 310 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 367 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 367 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 598 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -fecexprrow 598 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2443 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2443 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2443 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2443 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2443 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -fecexprrow 2443 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 277 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 277 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 278 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 278 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 303 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux} -fecexprrow 303 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 119 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 124 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 174 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 206 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 206 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 207 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 207 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 228 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 228 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 229 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 229 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 230 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 230 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 237 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 237 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 240 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 240 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 240 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -fecexprrow 240 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 439 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 439 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 447 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 447 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 762 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 762 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 771 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 771 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 782 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 782 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_transaction_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control} -fecexprrow 1024 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_unit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit} -fecexprrow 1419 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_unit_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit} -fecexprrow 1419 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 401 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 401 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 429 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wdata_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer} -fecexprrow 429 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 242 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 242 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 242 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 242 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 242 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 242 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -fecexprrow 244 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 206 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 206 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 206 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 206 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 206 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 206 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -fecexprrow 208 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -fecexprrow 131 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_resp_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux} -fecexprrow 131 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 13 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 14 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 15 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_wtt_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt} -fecexprrow 283 16 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 60 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 73 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 74 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 75 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 110 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -fecexprrow 117 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_resp_fifo} -fecexprrow 70 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_resp_fifo} -fecexprrow 70 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_resp_fifo} -fecexprrow 70 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bb.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_resp_fifo} -fecexprrow 70 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -fecexprrow 207 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 75 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -fecexprrow 75 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_0} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt0/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt1/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt2/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_0_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 16 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 32 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 61 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ks_cla_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_lpf_CoreFilt3/u_adder/u_cla_1_1} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_bins7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt10_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt11_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt12_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt13_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt14_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt15_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt16_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt17_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt18_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt19_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt24_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt25_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt26_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt27_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt28_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt29_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt30_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt31_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt4_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt5_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt6_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt7_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt8_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evt9_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_hi_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_evtOut_ovf_lo_CoreCount3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_main_trigger_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_0_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_1_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_2_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_ncr_filter_evt_3_piped_val/logic_or_tree} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_0/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_1/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_2/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxA_1bit_3/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_0/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_1/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_2/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 41 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 41 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 55 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 57 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 57 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 59 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 59 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 67 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 67 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 84 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_bus_cc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_one_hot_sel_mux_muxB_1bit_3/logic_or_tree} -fecexprrow 84 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_not_zero} -fecexprrow 23 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_f.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_not_zero} -fecexprrow 23 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/u_cam_match_AND_tt_fill} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 14 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 15 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/logic_tree_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_wtt_valid_AND_evict} -fecexprrow 20 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 143 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 143 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 149 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb} -fecexprrow 149 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 90 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 107 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 107 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 121 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 132 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 173 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 184 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 190 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 196 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 223 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 266 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -fecexprrow 266 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_m.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_prot_muxarb/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 124 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 124 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 130 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 130 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 141 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 147 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 172 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 249 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -fecexprrow 249 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 80 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 112 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 109 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 63 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 78 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 105 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 11 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -fecexprrow 114 12 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 64 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 79 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 81 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 101 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -fecexprrow 108 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 49 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 49 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 50 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 50 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 51 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 51 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 65 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 80 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 81 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 82 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 102 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -fecexprrow 111 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 45 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 45 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 46 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 46 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 47 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 47 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 48 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 48 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 62 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 62 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 77 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 78 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -fecexprrow 104 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 1 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 34 2 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_aq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl} -fecexprrow 47 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 44 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 44 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 49 9 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 49 10 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 121 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 121 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 126 5 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/rdy_vld_pipe_ctl_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl} -fecexprrow 126 6 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1075 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1075 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1091 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1091 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1107 7 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1107 8 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1346 3 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/trace_capture_c.v
coverage exclude -scope {/tb_top/dut/trace_capture} -fecexprrow 1346 4 -item 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/accumulator_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2} -linerange 510 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 951 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1095 -item b 3 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1127 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1128 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1129 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/apb_csr_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr} -linerange 1153 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/read_pipe} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/cam_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_pipe} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1030 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1045 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1052 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1059 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1066 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 1114 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/concerto_mux_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux} -linerange 4399 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/dmi_en_debug_bist_q2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_c_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/irq_uc_q_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_baddr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bns_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_bresp_err_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_evict_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_fill_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_raddr_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rns_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/trans_ctrl_pipe_stage/out_downstream_rresp_err_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_penable/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pready/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_psel/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pslverr/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_apb_pwrite/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr/u_dmi_apb_csr/u_apb_pipe/u_mask/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_u_pkt_valid_R/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/mem0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/mem1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/rd_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo/wr_ptr_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/busy_r_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/u_ACCEPTn_R/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma/u_combined_next_state_R/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_inst/rd_index_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_0_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_1_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_2_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_3_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_4_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_5_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_6_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/index_7_dffre} -linerange 21 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/vlate_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_priority_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/late_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_read_cam_match_pmon_not_ready_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_cam_match_not_ready_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_dtwmrgmrd_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/pmon_num_vz_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/q_reset_delay1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_0_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/data_bank_1_chip_en_read_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_bank_sel_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_0_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_inst/rd_index_1_d2_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_0_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/rd_bank_sel_ack_1_d1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/return_data_muxarb/en0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/cam_match_vector_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/pmon_num_active_rtt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/trans_active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/set_tt_valid_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/set_wtt_valid_q1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/pmon_num_active_wtt_entries_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/timeout_count_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/trans_active_4clkGate_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_addr_collision_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_ar_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_aw_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_b_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_r_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx0_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx1_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx2_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_rx3_dp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_trace_messages_captured_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_trace_messages_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx0_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx1_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx2_ndp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_tx3_dp_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/pmon_w_stall_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/DMIMCNTCR_LocalCountEnable_out_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_state/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/cnt_value_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/dealloc_valid_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/lct_entry_rdy_vld_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/park_point_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/main_trigger_val_prev_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_ovf/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3/u_tmr_value/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_bins7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt10_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt11_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt12_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt13_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt14_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt15_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt16_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt17_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt18_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt19_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt20_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt21_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt22_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt23_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt24_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt25_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt26_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt27_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt28_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt29_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt30_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt31_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt4_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt5_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt6_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt7_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt8_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evt9_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_hi_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_evtOut_ovf_lo_CoreCount3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_main_trigger_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_0_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_1_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_2_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_level_to_edge_ncr_filter_evt_3_piped_val/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/capture_frc_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/dtw_beat_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_0/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_1/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pipe_fifo_accum_2/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pm_trace_messages_captured_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/pm_trace_messages_dropped_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_0/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_1/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_accumulator_2/u_in_size_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer/u_rdy_vld_pipe_ctl/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_buffer_counter_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/trace_capture/trace_capture_daisy_arbs/u_valid_reg/reg_out_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_pma_REQn_sync/synch1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch0_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre.v
coverage exclude -scope {/tb_top/dut/u_sync_main_trig/synch1_dffre} -linerange 21 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_rr_arb/u_arb__park_point} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dffre_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_rr_arb/u_req_mask} -linerange 22 -item b 1 -allfalse  -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 773 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 777 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 781 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 801 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 802 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 844 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 845 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 850 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 851 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 856 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 857 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 861 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 862 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 867 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 868 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 874 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_csr_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/csr} -linerange 875 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 250 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 251 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 258 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 265 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 274 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 281 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 288 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb} -linerange 312 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 330 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 331 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 338 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 345 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 383 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 390 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 397 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb} -linerange 421 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 297 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 304 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 311 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 333 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 340 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 347 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb} -linerange 371 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 400 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 482 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 517 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 520 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 521 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 522 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0} -linerange 804 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 400 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 482 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 517 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 520 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 521 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 522 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1} -linerange 804 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 889 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 968 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1003 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1006 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1007 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1008 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry0} -linerange 1290 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 889 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 968 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1003 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1006 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1007 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1008 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/dtw_drb/drb_entry1} -linerange 1290 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 883 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 962 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 997 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1000 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1001 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1002 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry0} -linerange 1284 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 883 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 962 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 997 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1000 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1001 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1002 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_drb_entry_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/nc_dtw_drb/drb_entry1} -linerange 1284 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 426 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 427 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_read_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dmi_nc_read_buffer} -linerange 449 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_nc_write_buffer_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer} -linerange 312 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -linerange 1663 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_protocol_control_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control} -linerange 1664 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -linerange 120 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_read_resp_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux} -linerange 235 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -linerange 239 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -linerange 240 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_a.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo} -linerange 296 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -linerange 203 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -linerange 204 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/dmi_write_data_fifo_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo} -linerange 261 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx0_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_a.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx0_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/nc_cmd_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbu_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 87 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 98 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 132 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aa.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_rsp_fifo/fifo} -linerange 139 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ae.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_af.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_af.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx0_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx1_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ag.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx2_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ah.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ai.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_tx3_dp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx3_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ak.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/str_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_al.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_am.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/cmd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ap.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/mrd_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_as.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_au.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_aw.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/rbr_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ax.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_req_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx1_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx2_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx1_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_b.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx2_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ba.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_output_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bc.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo} -linerange 214 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bf.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rbr_resp_buffer/fifo} -linerange 240 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bg.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo} -linerange 266 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bh.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo} -linerange 318 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bi.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_no_match_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/wdata_id_ff} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_resource_control/dmi_no_cache_wrap/write_data_buffer/input_data} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bk.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_trans_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_data_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_trans_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bn.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_res_data_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bo.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/write_resp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bp.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/req_out_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bq.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_req_in_fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/ar_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_br.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/aw_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bs.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/w_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bt.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/r_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_bu.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_native_interface/b_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_rx3_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_c.v
coverage exclude -scope {/tb_top/dut/trace_capture/smi_tx3_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ch.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/rb_fifo/fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ci.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_fifo} -linerange 165 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cj.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_uce_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_ck.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/data_fifo/mem_data_fifo} -linerange 165 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cl.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/read_buffer/rd_fifo/fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/mem_data_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_cm.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_output_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_o.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo} -linerange 162 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_p.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_fifo} -linerange 240 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_q.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo} -linerange 188 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_u.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtr_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/fifo_w.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_concerto_mux/dtw_dbg_rsp_fifo/fifo} -linerange 134 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/latency_counter_table_b.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table} -linerange 36 -item b 8 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -linerange 278 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_l.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/read_prot_muxarb/muxarb} -linerange 287 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -linerange 219 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/muxarb_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_protocol_control/write_rsp_rr_muxarb/muxarb} -linerange 228 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/clk_divider/u_ncore_pmon_tmr} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_c.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/clk_divider/u_ncore_pmon_tmr} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_e.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_f.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreCount3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntA3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB0} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB1} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB2} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_g.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_StallCntB3} -linerange 102 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_h.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreLoad3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_i.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreFilt3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax0} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax1} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax2} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_j.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreMax3} -linerange 99 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin0LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin1LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin2LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3HI} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_k.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/u_pmon_stats_core/u_CoreBin3LO} -linerange 99 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry0/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry1/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry2/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/ncore_pmon_tmr_n.v
coverage exclude -scope {/tb_top/dut/dmi_unit/u_ncr_pmon/latency_counter_table/lct_entry3/u_ncore_pmon_tmr} -linerange 101 -item b 2 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 96 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 103 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 105 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 107 -item b 1 -reason "EU"
# CoverCheck srcfile = /scratch/jasonv/ncore_env_3.4_CodeCovAllinOneCmd/hw-ncr/regression/2023_01_05_1149/debug/dmi/config1/rtl/pma_slave_d.v
coverage exclude -scope {/tb_top/dut/dmi_unit/dmi_pma} -linerange 121 -item b 1 -reason "EU"
