+libext+.v+.sv
//-y $SYNOPSYS_SYN_ROOT/dw/sim_ver
+define+RV_OPENSOURCE
+incdir+$RV_ROOT/testbench
$RV_ROOT/design/el2_swerv_wrapper.sv
$RV_ROOT/design/el2_mem.sv
$RV_ROOT/design/el2_pic_ctrl.sv
$RV_ROOT/design/el2_swerv.sv
$RV_ROOT/design/el2_dma_ctrl.sv
$RV_ROOT/design/ifu/el2_ifu_aln_ctl.sv
$RV_ROOT/design/axi_interconnect/axi_interconnect.sv
$RV_ROOT/design/axi2apb_bridge/axi2apb_64_32.sv
$RV_ROOT/design/axi2apb_bridge/axi_ar_buffer.sv
$RV_ROOT/design/axi2apb_bridge/axi_aw_buffer.sv
$RV_ROOT/design/axi2apb_bridge/axi_b_buffer.sv
$RV_ROOT/design/axi2apb_bridge/axi_r_buffer.sv
$RV_ROOT/design/axi2apb_bridge/axi_single_slice.sv
$RV_ROOT/design/axi2apb_bridge/axi_w_buffer.sv
$RV_ROOT/design/axi2apb_bridge/fifo_v3.sv
$RV_ROOT/design/pwm/pwm.sv
$RV_ROOT/design/gpio/rev_gpio.sv
$RV_ROOT/design/uart/apb_uart.sv
$RV_ROOT/design/uart/gen_fifo.sv
$RV_ROOT/design/uart/timer_rx.sv
$RV_ROOT/design/uart/uart_core.sv
$RV_ROOT/design/uart/uart_tx.sv
$RV_ROOT/design/uart/uart_rx.sv
$RV_ROOT/design/pwm/apb_pwm.sv
$RV_ROOT/design/apb_interconnect/apb_interconnect.sv
$RV_ROOT/design/spi/apb_spi_master.sv
$RV_ROOT/design/spi/spi_master_apb_if.sv
$RV_ROOT/design/spi/spi_master_clkgen.sv
$RV_ROOT/design/spi/spi_master_controller.sv
$RV_ROOT/design/spi/spi_master_fifo.sv
$RV_ROOT/design/spi/spi_master_rx.sv
$RV_ROOT/design/spi/spi_master_tx.sv
$RV_ROOT/design/timer/apb_timer.sv
$RV_ROOT/design/timer/prim_intr_hw.sv
$RV_ROOT/design/timer/prim_subreg.sv
$RV_ROOT/design/timer/prim_subreg_arb.sv
$RV_ROOT/design/timer/prim_subreg_ext.sv
$RV_ROOT/design/timer/rv_timer.sv
$RV_ROOT/design/timer/rv_timer_reg_pkg.sv
$RV_ROOT/design/timer/rv_timer_reg_top.sv
$RV_ROOT/design/timer/timer_core.sv
$RV_ROOT/design/ifu/el2_ifu_compress_ctl.sv
$RV_ROOT/design/ifu/el2_ifu_ifc_ctl.sv
$RV_ROOT/design/ifu/el2_ifu_bp_ctl.sv
$RV_ROOT/design/ifu/el2_ifu_ic_mem.sv
$RV_ROOT/design/ifu/el2_ifu_mem_ctl.sv
$RV_ROOT/design/ifu/el2_ifu_iccm_mem.sv
$RV_ROOT/design/ifu/el2_ifu.sv
$RV_ROOT/design/dec/el2_dec_decode_ctl.sv
$RV_ROOT/design/dec/el2_dec_gpr_ctl.sv
$RV_ROOT/design/dec/el2_dec_ib_ctl.sv
$RV_ROOT/design/dec/el2_dec_tlu_ctl.sv
$RV_ROOT/design/dec/el2_dec_trigger.sv
$RV_ROOT/design/dec/el2_dec.sv
$RV_ROOT/design/exu/el2_exu_alu_ctl.sv
$RV_ROOT/design/exu/el2_exu_mul_ctl.sv
$RV_ROOT/design/exu/el2_exu_div_ctl.sv
$RV_ROOT/design/exu/el2_exu.sv
$RV_ROOT/design/lsu/el2_lsu.sv
$RV_ROOT/design/lsu/el2_lsu_clkdomain.sv
$RV_ROOT/design/lsu/el2_lsu_addrcheck.sv
$RV_ROOT/design/lsu/el2_lsu_lsc_ctl.sv
$RV_ROOT/design/lsu/el2_lsu_stbuf.sv
$RV_ROOT/design/lsu/el2_lsu_bus_buffer.sv
$RV_ROOT/design/lsu/el2_lsu_bus_intf.sv
$RV_ROOT/design/lsu/el2_lsu_ecc.sv
$RV_ROOT/design/lsu/el2_lsu_dccm_mem.sv
$RV_ROOT/design/lsu/el2_lsu_dccm_ctl.sv
$RV_ROOT/design/lsu/el2_lsu_trigger.sv
$RV_ROOT/design/dbg/el2_dbg.sv
$RV_ROOT/design/dmi/dmi_wrapper.v
$RV_ROOT/design/dmi/dmi_jtag_to_core_sync.v
$RV_ROOT/design/dmi/rvjtag_tap.v
$RV_ROOT/design/lib/el2_lib.sv
-v $RV_ROOT/design/lib/beh_lib.sv
-v $RV_ROOT/design/lib/mem_lib.sv
-y $RV_ROOT/design/lib
-v $RV_ROOT/testbench/axi_lsu_dma_bridge.sv
$RV_ROOT/design/fpu/fpnew_pkg.sv
$RV_ROOT/design/fpu/defs_div_sqrt_mvp.sv
$RV_ROOT/design/fpu/cf_math_pkg.sv
$RV_ROOT/design/fpu/rr_arb_tree.sv
$RV_ROOT/design/fpu/lzc.sv
$RV_ROOT/design/fpu/div_sqrt_top_mvp.sv
$RV_ROOT/design/fpu/fpnew_classifier.sv
$RV_ROOT/design/fpu/fpnew_divsqrt_multi.sv
$RV_ROOT/design/fpu/fp_decoder.sv
$RV_ROOT/design/fpu/fpnew_cast_multi.sv
$RV_ROOT/design/fpu/fpnew_fma_multi.sv
$RV_ROOT/design/fpu/fpnew_opgroup_fmt_slice.sv
$RV_ROOT/design/fpu/fpnew_rounding.sv
$RV_ROOT/design/fpu/fpnew_opgroup_block.sv
$RV_ROOT/design/fpu/fp_register.sv
$RV_ROOT/design/fpu/fpnew_opgroup_multifmt_slice.sv
$RV_ROOT/design/fpu/fpnew_noncomp.sv
$RV_ROOT/design/fpu/fpnew_fma.sv
$RV_ROOT/design/fpu/fpnew_top.sv
$RV_ROOT/design/fpu/nrbd_nrsc_mvp.sv
$RV_ROOT/design/fpu/norm_div_sqrt_mvp.sv
$RV_ROOT/design/fpu/preprocess_mvp.sv
$RV_ROOT/design/fpu/control_mvp.sv
$RV_ROOT/design/fpu/iteration_div_sqrt_mvp.sv
$RV_ROOT/design/fpu/fp_wrapper.sv