
*** Running vivado
    with args -log design_1_final_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_final_ip_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_final_ip_0_0.tcl -notrace
Command: synth_design -top design_1_final_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5168 
WARNING: [Synth 8-2507] parameter declaration becomes local in final_ip_v1_0_M00_AXI with formal parameter declaration list [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:189]
WARNING: [Synth 8-992] dst_addr is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:219]
WARNING: [Synth 8-992] the_second_max is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:220]
WARNING: [Synth 8-992] the_second_min is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:221]
WARNING: [Synth 8-992] part2_done is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:222]
WARNING: [Synth 8-992] part3_done is already implicitly declared earlier [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:223]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 374.504 ; gain = 89.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_final_ip_0_0' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/synth/design_1_final_ip_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'final_ip_v1_0' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:13]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'final_ip_v1_0_S00_AXI' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter S_MAIN_WAIT bound to: 0 - type: integer 
	Parameter S_MAIN_START bound to: 1 - type: integer 
	Parameter S_MAIN_SEND_DONE bound to: 2 - type: integer 
	Parameter S_MAIN_COMPUTE bound to: 3 - type: integer 
	Parameter S_MAIN_TWO bound to: 4 - type: integer 
	Parameter S_MAIN_THREE bound to: 5 - type: integer 
	Parameter S_MAIN_FOUR bound to: 6 - type: integer 
	Parameter S_MAIN_SEND bound to: 7 - type: integer 
	Parameter S_MAIN_CLEAR bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:256]
INFO: [Synth 8-226] default block is never used [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:432]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:502]
INFO: [Synth 8-256] done synthesizing module 'final_ip_v1_0_S00_AXI' (1#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'final_ip_v1_0_M00_AXI' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_READ bound to: 2'b01 
	Parameter INIT_WRITE bound to: 2'b10 
	Parameter COPY_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:634]
INFO: [Synth 8-256] done synthesizing module 'final_ip_v1_0_M00_AXI' (2#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'final_ip_v1_0' (3#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_final_ip_0_0' (4#1) [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ip/design_1_final_ip_0_0/synth/design_1_final_ip_0_0.v:58]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.313 ; gain = 121.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 406.313 ; gain = 121.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 723.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'P_reg' in module 'final_ip_v1_0_S00_AXI'
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:477]
INFO: [Synth 8-5546] ROM "buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "P_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:506]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:507]
INFO: [Synth 8-5546] ROM "p_2_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:437]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:263]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:566]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg_rep was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:437]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:477]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:477]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                            01000
*
             S_MAIN_WAIT |                              001 |                            00000
            S_MAIN_START |                              010 |                            00001
        S_MAIN_SEND_DONE |                              011 |                            00010
          S_MAIN_COMPUTE |                              100 |                            00011
              S_MAIN_TWO |                              101 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_reg' using encoding 'sequential' in module 'final_ip_v1_0_S00_AXI'
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:477]
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:253]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 9     
	                9 Bit    Registers := 36    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   8 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module final_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                9 Bit    Registers := 36    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   8 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 75    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module final_ip_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out111" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slv_reg2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:507]
WARNING: [Synth 8-6014] Unused sequential element sum_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_S00_AXI.v:506]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:437]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:566]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.srcs/sources_1/bd/design_1/ipshared/6a41/hdl/final_ip_v1_0_M00_AXI.v:263]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[15]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[14]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[13]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[12]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[11]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[10]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[9]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[8]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[7]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[6]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[5]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[4]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[3]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RDATA[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design final_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_78/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_78/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_78/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_78/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_78/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_78/\inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/final_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/final_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module design_1_final_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_final_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+--------------------------------------------+-----------+----------------------+---------------+
|Module Name           | RTL Object                                 | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+--------------------------------------------+-----------+----------------------+---------------+
|design_1_final_ip_0_0 | inst/final_ip_v1_0_M00_AXI_inst/buffer_reg | Implied   | 2 x 32               | RAM32M x 12   | 
+----------------------+--------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 723.910 ; gain = 438.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[0]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[1]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[2]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg_rep[3]' (FDRE) to 'inst/final_ip_v1_0_M00_AXI_inst/write_index_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |    32|
|3     |LUT2   |    43|
|4     |LUT3   |    23|
|5     |LUT4   |   110|
|6     |LUT5   |   127|
|7     |LUT6   |   222|
|8     |MUXF7  |    68|
|9     |RAM32M |    12|
|10    |FDRE   |   739|
|11    |FDSE   |    17|
|12    |LDC    |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1451|
|2     |  inst                         |final_ip_v1_0         |  1451|
|3     |    final_ip_v1_0_M00_AXI_inst |final_ip_v1_0_M00_AXI |   276|
|4     |    final_ip_v1_0_S00_AXI_inst |final_ip_v1_0_S00_AXI |  1175|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 734.910 ; gain = 132.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.910 ; gain = 449.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_final_ip_0_0' is not ideal for floorplanning, since the cellview 'final_ip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LDC => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

128 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 735.000 ; gain = 454.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_23/Downloads/final_student/final_exam/final_exam.runs/design_1_final_ip_0_0_synth_1/design_1_final_ip_0_0.dcp' has been generated.
