// Seed: 947519907
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd16
) (
    input supply1 id_0,
    input wor _id_1,
    input wire id_2,
    input uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    output wor id_10
);
  wire [id_1 : -1] id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_15,
      id_18,
      id_17
  );
  assign id_8 = -1;
endmodule
