head	1.7;
access;
symbols
	OPENBSD_6_1_BASE:1.7
	OPENBSD_6_0:1.7.0.38
	OPENBSD_6_0_BASE:1.7
	OPENBSD_5_9:1.7.0.34
	OPENBSD_5_9_BASE:1.7
	OPENBSD_5_8:1.7.0.36
	OPENBSD_5_8_BASE:1.7
	OPENBSD_5_7:1.7.0.28
	OPENBSD_5_7_BASE:1.7
	OPENBSD_5_6:1.7.0.32
	OPENBSD_5_6_BASE:1.7
	OPENBSD_5_5:1.7.0.30
	OPENBSD_5_5_BASE:1.7
	OPENBSD_5_4:1.7.0.26
	OPENBSD_5_4_BASE:1.7
	OPENBSD_5_3:1.7.0.24
	OPENBSD_5_3_BASE:1.7
	OPENBSD_5_2:1.7.0.22
	OPENBSD_5_2_BASE:1.7
	OPENBSD_5_1_BASE:1.7
	OPENBSD_5_1:1.7.0.20
	OPENBSD_5_0:1.7.0.18
	OPENBSD_5_0_BASE:1.7
	OPENBSD_4_9:1.7.0.16
	OPENBSD_4_9_BASE:1.7
	OPENBSD_4_8:1.7.0.14
	OPENBSD_4_8_BASE:1.7
	OPENBSD_4_7:1.7.0.10
	OPENBSD_4_7_BASE:1.7
	OPENBSD_4_6:1.7.0.12
	OPENBSD_4_6_BASE:1.7
	OPENBSD_4_5:1.7.0.8
	OPENBSD_4_5_BASE:1.7
	OPENBSD_4_4:1.7.0.6
	OPENBSD_4_4_BASE:1.7
	OPENBSD_4_3:1.7.0.4
	OPENBSD_4_3_BASE:1.7
	OPENBSD_4_2:1.7.0.2
	OPENBSD_4_2_BASE:1.7
	OPENBSD_4_1:1.6.0.16
	OPENBSD_4_1_BASE:1.6
	OPENBSD_4_0:1.6.0.14
	OPENBSD_4_0_BASE:1.6
	OPENBSD_3_9:1.6.0.12
	OPENBSD_3_9_BASE:1.6
	OPENBSD_3_8:1.6.0.10
	OPENBSD_3_8_BASE:1.6
	OPENBSD_3_7:1.6.0.8
	OPENBSD_3_7_BASE:1.6
	OPENBSD_3_6:1.6.0.6
	OPENBSD_3_6_BASE:1.6
	SMP_SYNC_A:1.6
	SMP_SYNC_B:1.6
	OPENBSD_3_5:1.6.0.4
	OPENBSD_3_5_BASE:1.6
	OPENBSD_3_4:1.6.0.2
	OPENBSD_3_4_BASE:1.6
	UBC_SYNC_A:1.6
	OPENBSD_3_3:1.5.0.8
	OPENBSD_3_3_BASE:1.5
	OPENBSD_3_2:1.5.0.6
	OPENBSD_3_2_BASE:1.5
	OPENBSD_3_1:1.5.0.4
	OPENBSD_3_1_BASE:1.5
	UBC_SYNC_B:1.5
	UBC:1.5.0.2
	UBC_BASE:1.5
	OPENBSD_3_0:1.4.0.2
	OPENBSD_3_0_BASE:1.4
	OPENBSD_2_9:1.2.0.2
	OPENBSD_2_9_BASE:1.2
	OPENBSD_2_8:1.1.1.1.0.18
	OPENBSD_2_8_BASE:1.1.1.1
	OPENBSD_2_7:1.1.1.1.0.16
	OPENBSD_2_7_BASE:1.1.1.1
	SMP:1.1.1.1.0.14
	SMP_BASE:1.1.1.1
	kame_19991208:1.1.1.1
	OPENBSD_2_6:1.1.1.1.0.12
	OPENBSD_2_6_BASE:1.1.1.1
	OPENBSD_2_5:1.1.1.1.0.10
	OPENBSD_2_5_BASE:1.1.1.1
	OPENBSD_2_4:1.1.1.1.0.8
	OPENBSD_2_4_BASE:1.1.1.1
	OPENBSD_2_3:1.1.1.1.0.6
	OPENBSD_2_3_BASE:1.1.1.1
	OPENBSD_2_2:1.1.1.1.0.4
	OPENBSD_2_2_BASE:1.1.1.1
	OPENBSD_2_1:1.1.1.1.0.2
	OPENBSD_2_1_BASE:1.1.1.1
	powerpc_1:1.1.1.1;
locks; strict;
comment	@ * @;


1.7
date	2007.04.26.21.36.32;	author kettenis;	state Exp;
branches;
next	1.6;

1.6
date	2003.04.26.08.01.42;	author jmc;	state Exp;
branches
	1.6.12.1
	1.6.14.1
	1.6.16.1;
next	1.5;

1.5
date	2001.11.13.14.31.52;	author drahn;	state Exp;
branches
	1.5.2.1;
next	1.4;

1.4
date	2001.09.01.15.49.05;	author drahn;	state Exp;
branches;
next	1.3;

1.3
date	2001.06.10.18.45.02;	author drahn;	state Exp;
branches;
next	1.2;

1.2
date	2001.03.29.18.52.19;	author drahn;	state Exp;
branches;
next	1.1;

1.1
date	96.12.21.20.35.55;	author rahnds;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	96.12.21.20.35.55;	author rahnds;	state Exp;
branches
	1.1.1.1.14.1;
next	;

1.1.1.1.14.1
date	2001.05.14.21.36.41;	author niklas;	state Exp;
branches;
next	1.1.1.1.14.2;

1.1.1.1.14.2
date	2001.07.04.10.22.28;	author niklas;	state Exp;
branches;
next	1.1.1.1.14.3;

1.1.1.1.14.3
date	2001.10.31.03.07.55;	author nate;	state Exp;
branches;
next	1.1.1.1.14.4;

1.1.1.1.14.4
date	2001.11.13.22.14.34;	author niklas;	state dead;
branches;
next	1.1.1.1.14.5;

1.1.1.1.14.5
date	2002.03.29.16.11.59;	author niklas;	state Exp;
branches;
next	1.1.1.1.14.6;

1.1.1.1.14.6
date	2003.05.13.19.41.07;	author ho;	state Exp;
branches;
next	;

1.5.2.1
date	2003.05.19.21.49.44;	author tedu;	state Exp;
branches;
next	;

1.6.12.1
date	2007.04.26.23.56.01;	author ckuethe;	state Exp;
branches;
next	;

1.6.14.1
date	2007.04.26.23.56.59;	author ckuethe;	state Exp;
branches;
next	;

1.6.16.1
date	2007.04.28.01.12.10;	author ckuethe;	state Exp;
branches;
next	;


desc
@@


1.7
log
@Handle AltiVec Assist exceptions.  Fixes a panic when running crashme.

ok thib@@, deraadt@@
@
text
@/*	$OpenBSD: trap.h,v 1.6 2003/04/26 08:01:42 jmc Exp $	*/
/*	$NetBSD: trap.h,v 1.1 1996/09/30 16:34:35 ws Exp $	*/

/*
 * Copyright (C) 1995, 1996 Wolfgang Solfrank.
 * Copyright (C) 1995, 1996 TooLs GmbH.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by TooLs GmbH.
 * 4. The name of TooLs GmbH may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef	_POWERPC_TRAP_H_
#define	_POWERPC_TRAP_H_

#define	EXC_RSVD	0x0000		/* Reserved */
#define	EXC_RST		0x0100		/* Reset */
#define	EXC_MCHK	0x0200		/* Machine Check */
#define	EXC_DSI		0x0300		/* Data Storage Interrupt */
#define	EXC_ISI		0x0400		/* Instruction Storage Interrupt */
#define	EXC_EXI		0x0500		/* External Interrupt */
#define	EXC_ALI		0x0600		/* Alignment Interrupt */
#define	EXC_PGM		0x0700		/* Program Interrupt */
#define	EXC_FPU		0x0800		/* Floating-point Unavailable */
#define	EXC_DECR	0x0900		/* Decrementer Interrupt */
#define	EXC_SC		0x0c00		/* System Call */
#define	EXC_TRC		0x0d00		/* Trace */
#define	EXC_FPA		0x0e00		/* Floating-point Assist */
#define	EXC_PERF	0x0f00		/* Performance Monitoring */
#define	EXC_VEC		0x0f20		/* AltiVec Unavailable */
#define	EXC_BPT		0x1300		/* Instruction Breakpoint */
#define	EXC_SMI		0x1400		/* System Management Interrupt */
#define	EXC_VECAST	0x1600		/* AltiVec Assist */

/* And these are only on the 603: */
#define	EXC_IMISS	0x1000		/* Instruction translation miss */
#define	EXC_DLMISS	0x1100		/* Data load translation miss */
#define	EXC_DSMISS	0x1200		/* Data store translation miss */

#define	EXC_LAST	0x2f00		/* Last possible exception vector */

#define	EXC_AST		0x3000		/* Fake AST vector */

/* Trap was in user mode */
#define	EXC_USER	0x10000

/*
 * EXC_ALI sets bits in the DSISR and DAR to provide enough
 * information to recover from the unaligned access without needing to
 * parse the offending instruction. This includes certain bits of the
 * opcode, and information about what registers are used. The opcode
 * indicator values below come from Appendix F of Book III of "The
 * PowerPC Architecture".
 */

#define EXC_ALI_OPCODE_INDICATOR(dsisr) ((dsisr >> 10) & 0x7f)
#define EXC_ALI_LFD	0x09
#define EXC_ALI_STFD	0x0b
#define EXC_ALI_DCBZ	0x5f

/* Macros to extract register information */
#define EXC_ALI_RST(dsisr) ((dsisr >> 5) & 0x1f)   /* source or target */
#define EXC_ALI_RA(dsisr) (dsisr & 0x1f)

#endif	/* _POWERPC_TRAP_H_ */
@


1.6
log
@managment -> management;

ok mickey@@
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.5 2001/11/13 14:31:52 drahn Exp $	*/
d54 1
@


1.6.16.1
log
@Handle AltiVec Assist exceptions.  Fixes a panic when running crashme.

original patch by kettenis@@
original patch ok thib@@, deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.6 2003/04/26 08:01:42 jmc Exp $	*/
a53 1
#define	EXC_VECAST	0x1600		/* AltiVec Assist */
@


1.6.14.1
log
@MFC: Handle AltiVec Assist exceptions.  Fixes a panic when running crashme.

original diff ok thib@@, deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.6 2003/04/26 08:01:42 jmc Exp $	*/
a53 1
#define	EXC_VECAST	0x1600		/* AltiVec Assist */
@


1.6.12.1
log
@MFC: Handle AltiVec Assist exceptions.  Fixes a panic when running crashme.

original diff ok thib@@, deraadt@@
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.6 2003/04/26 08:01:42 jmc Exp $	*/
a53 1
#define	EXC_VECAST	0x1600		/* AltiVec Assist */
@


1.5
log
@Add AltiVec support to powerpc/macppc. This is not currently enabled because
the 'as' in openbsd source tree does not yet support altivec instructions.
The pieces to enable it have been put in macppc/conf/GENERIC and
macppc/conf/Makefile.macppc in comments.
Once 'as' is updated the kernel option should be removed.
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.4 2001/09/01 15:49:05 drahn Exp $	*/
d53 1
a53 1
#define	EXC_SMI		0x1400		/* System Managment Interrupt */
@


1.5.2.1
log
@sync
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d53 1
a53 1
#define	EXC_SMI		0x1400		/* System Management Interrupt */
@


1.4
log
@The "powerpc" port which has supported the newer Apple Macintosh powerpc based
is being renamed to macppc. This is to allow sharing of common code
between different powerpc base platforms.

Most of the work involved in the renaming process was performed by miod@@

Files moved from powerpc/include to macppc/include
Some files were not "moved" but wrapper files were created which include
the powerpc/include version.

Several of the powerpc/include files where changed to reflect that they
are POWERPC_* not MACHINE_*.
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.3 2001/07/06 05:14:30 smurph Exp $	*/
a49 2

/* The following are only available on 604: */
d51 1
@


1.3
log
@Hack/workaround for gcc bug. GCC will generate a load/store double instruction
to do data copies, however it will not correctly identify that a load/store
double will not correctly copy data where the address is misaligned.
This emulates the load/store double operations in the kernel.
Fixes gtk+ runtime problems.
From NetBSD.
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.2 2001/03/29 18:52:19 drahn Exp $	*/
d34 2
a35 2
#ifndef	_MACHINE_TRAP_H_
#define	_MACHINE_TRAP_H_
d80 1
d86 1
a86 1
#endif	/* _MACHINE_TRAP_H_ */
@


1.2
log
@Add OpenBSD tag to headers missing them.
@
text
@d1 1
a1 1
/*	$OpenBSD:$	*/
d67 17
@


1.1
log
@Initial revision
@
text
@d1 1
@


1.1.1.1
log
@Check-in of powerpc kernel support.
NOTE: This will not work until the other pieces are checked in.
This is primarily the NetBSD powerpc port, with modifications
to support ELF. 
@
text
@@


1.1.1.1.14.1
log
@Continue the aborted merge of current just before 2.9 was cut into the
SMP branch.  Note that this will not make any progress of SMP functionality,
it is just merging of new code from the trunk into the old branch.
Please do not ask me questions about SMP status because of this mail,
instead go read the archives of smp@@openbsd.org, where I mailed about
these commits some week ago.  Another note: I am doing this in chunks now,
so as to not lock too much of the tree for long times
@
text
@a0 1
/*	$OpenBSD: trap.h,v 1.2 2001/03/29 18:52:19 drahn Exp $	*/
@


1.1.1.1.14.2
log
@Merge in -current from two days ago in the SMP branch.
As usual with merges, they do not indicate progress, so do not hold
your breath for working SMP, and do not mail me and ask about the
state of it.  It has not changed.  There is work ongoing, but very, very
slowly.  The commit is done in parts as to not lock up the tree in too
big chunks at a time.
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.1.1.1.14.1 2001/05/14 21:36:41 niklas Exp $	*/
a66 17

/*
 * EXC_ALI sets bits in the DSISR and DAR to provide enough
 * information to recover from the unaligned access without needing to
 * parse the offending instruction. This includes certain bits of the
 * opcode, and information about what registers are used. The opcode
 * indicator values below come from Appendix F of Book III of "The
 * PowerPC Architecture".
 */

#define EXC_ALI_OPCODE_INDICATOR(dsisr) ((dsisr >> 10) & 0x7f)
#define EXC_ALI_LFD	0x09
#define EXC_ALI_STFD	0x0b

/* Macros to extract register information */
#define EXC_ALI_RST(dsisr) ((dsisr >> 5) & 0x1f)   /* source or target */
#define EXC_ALI_RA(dsisr) (dsisr & 0x1f)
@


1.1.1.1.14.3
log
@Sync the SMP branch to something just after 3.0
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.1.1.1.14.2 2001/07/04 10:22:28 niklas Exp $	*/
d34 2
a35 2
#ifndef	_POWERPC_TRAP_H_
#define	_POWERPC_TRAP_H_
a79 1
#define EXC_ALI_DCBZ	0x5f
d85 1
a85 1
#endif	/* _POWERPC_TRAP_H_ */
@


1.1.1.1.14.4
log
@repair
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.1.1.1.14.3 2001/10/31 03:07:55 nate Exp $	*/
@


1.1.1.1.14.5
log
@Re-add missing pieces
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.5 2001/11/13 14:31:52 drahn Exp $	*/
d50 2
a52 1
#define	EXC_VEC		0x0f20		/* AltiVec Unavailable */
@


1.1.1.1.14.6
log
@Sync the SMP branch to -current.
@
text
@d1 1
a1 1
/*	$OpenBSD: trap.h,v 1.1.1.1.14.5 2002/03/29 16:11:59 niklas Exp $	*/
d53 1
a53 1
#define	EXC_SMI		0x1400		/* System Management Interrupt */
@


