Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c98b5a8de73241199637e8676a6a391d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clb
Compiling module xil_defaultlib.clb3
Compiling module xil_defaultlib.adder9
Compiling module xil_defaultlib.two_comp9
Compiling module xil_defaultlib.clb2
Compiling module xil_defaultlib.adder8
Compiling module xil_defaultlib.two_comp8
Compiling module xil_defaultlib.compare_exp
Compiling module xil_defaultlib.too_large
Compiling module xil_defaultlib.mux8b
Compiling module xil_defaultlib.mux24b
Compiling module xil_defaultlib.shiftrightby16
Compiling module xil_defaultlib.shiftrightby8
Compiling module xil_defaultlib.shiftrightby4
Compiling module xil_defaultlib.shiftrightby2
Compiling module xil_defaultlib.shiftrightby1
Compiling module xil_defaultlib.shiftright
Compiling module xil_defaultlib.mux1b
Compiling module xil_defaultlib.adder25
Compiling module xil_defaultlib.two_comp25
Compiling module xil_defaultlib.preadder26
Compiling module xil_defaultlib.adder26
Compiling module xil_defaultlib.postadder26
Compiling module xil_defaultlib.find_1_first
Compiling module xil_defaultlib.shiftleftby16
Compiling module xil_defaultlib.shiftleftby8
Compiling module xil_defaultlib.shiftleftby4
Compiling module xil_defaultlib.shiftleftby2
Compiling module xil_defaultlib.shiftleftby1
Compiling module xil_defaultlib.shiftleft
Compiling module xil_defaultlib.adder10
Compiling module xil_defaultlib.two_comp10
Compiling module xil_defaultlib.normalize
Compiling module xil_defaultlib.checkspecial
Compiling module xil_defaultlib.export_result_addsub
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.add_sub_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_sub_tb_behav
