
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8                                                |Circuit 2: sky130_fd_pr__nfet_01v8                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
1                                                                                 |1                                                                                 
2                                                                                 |2                                                                                 
3                                                                                 |3                                                                                 
4                                                                                 |4                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt                                            |Circuit 2: sky130_fd_pr__pfet_01v8_hvt                                            
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
1                                                                                 |1                                                                                 
2                                                                                 |2                                                                                 
3                                                                                 |3                                                                                 
4                                                                                 |4                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_sc_hd__decap_12                                              |Circuit 2: sky130_ef_sc_hd__decap_12                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_sc_hd__decap_12                                              |Circuit 2: sky130_ef_sc_hd__decap_12                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_sc_hd__decap_12 and sky130_ef_sc_hd__decap_12 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4                                               |Circuit 2: sky130_fd_sc_hd__decap_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4                                               |Circuit 2: sky130_fd_sc_hd__decap_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Class sky130_fd_sc_hd__buf_12 (1):  Merged 28 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_12                                                |Circuit 2: sky130_fd_sc_hd__buf_12                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (16->2)                                                   |sky130_fd_pr__nfet_01v8 (16->2)                                                   
sky130_fd_pr__pfet_01v8_hvt (16->2)                                               |sky130_fd_pr__pfet_01v8_hvt (16->2)                                               
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_12                                                |Circuit 2: sky130_fd_sc_hd__buf_12                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_12 and sky130_fd_sc_hd__buf_12 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3                                               |Circuit 2: sky130_fd_sc_hd__decap_3                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3                                               |Circuit 2: sky130_fd_sc_hd__decap_3                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6                                               |Circuit 2: sky130_fd_sc_hd__decap_6                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6                                               |Circuit 2: sky130_fd_sc_hd__decap_6                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Cell sky130_fd_sc_hd__fill_1 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__fill_1 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__fill_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__fill_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__fill_1 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__fill_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__fill_1 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__fill_1 (1) disconnected node: VPWR

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__fill_1                                                |Circuit 2: sky130_fd_sc_hd__fill_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__fill_1 and sky130_fd_sc_hd__fill_1 are equivalent.

Cell sky130_fd_sc_hd__fill_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__fill_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__fill_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__fill_2 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__fill_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__fill_2 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__fill_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__fill_2 (1) disconnected node: VPWR

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__fill_2                                                |Circuit 2: sky130_fd_sc_hd__fill_2                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__fill_2 and sky130_fd_sc_hd__fill_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8                                               |Circuit 2: sky130_fd_sc_hd__decap_8                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8                                               |Circuit 2: sky130_fd_sc_hd__decap_8                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Class sky130_fd_sc_hd__a21oi_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21oi_2                                               |Circuit 2: sky130_fd_sc_hd__a21oi_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)                                                    |sky130_fd_pr__nfet_01v8 (6->5)                                                    
sky130_fd_pr__pfet_01v8_hvt (6->3)                                                |sky130_fd_pr__pfet_01v8_hvt (6->3)                                                
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21oi_2                                               |Circuit 2: sky130_fd_sc_hd__a21oi_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
B1                                                                                |B1                                                                                
VGND                                                                              |VGND                                                                              
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21oi_2 and sky130_fd_sc_hd__a21oi_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1                                                |Circuit 2: sky130_fd_sc_hd__nor2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1                                                |Circuit 2: sky130_fd_sc_hd__nor2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
B                                                                                 |B                                                                                 
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1                                                |Circuit 2: sky130_fd_sc_hd__mux2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1                                                |Circuit 2: sky130_fd_sc_hd__mux2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
A0                                                                                |A0                                                                                
A1                                                                                |A1                                                                                
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
S                                                                                 |S                                                                                 
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux4_1                                                |Circuit 2: sky130_fd_sc_hd__mux4_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (13)                                                  |sky130_fd_pr__pfet_01v8_hvt (13)                                                  
sky130_fd_pr__nfet_01v8 (13)                                                      |sky130_fd_pr__nfet_01v8 (13)                                                      
Number of devices: 26                                                             |Number of devices: 26                                                             
Number of nets: 24                                                                |Number of nets: 24                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux4_1                                                |Circuit 2: sky130_fd_sc_hd__mux4_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
S1                                                                                |S1                                                                                
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
A1                                                                                |A1                                                                                
A3                                                                                |A3                                                                                
A0                                                                                |A0                                                                                
A2                                                                                |A2                                                                                
S0                                                                                |S0                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux4_1 and sky130_fd_sc_hd__mux4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a41o_1                                                |Circuit 2: sky130_fd_sc_hd__a41o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a41o_1                                                |Circuit 2: sky130_fd_sc_hd__a41o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
B1                                                                                |B1                                                                                
A4                                                                                |A4                                                                                
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
X                                                                                 |X                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a41o_1 and sky130_fd_sc_hd__a41o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3b_1                                                |Circuit 2: sky130_fd_sc_hd__or3b_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3b_1                                                |Circuit 2: sky130_fd_sc_hd__or3b_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
X                                                                                 |X                                                                                 
B                                                                                 |B                                                                                 
A                                                                                 |A                                                                                 
C_N                                                                               |C_N                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_1                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
A                                                                                 |A                                                                                 
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Cell sky130_fd_sc_hd__tapvpwrvgnd_1 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__tapvpwrvgnd_1 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__tapvpwrvgnd_1 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__tapvpwrvgnd_1 (1) disconnected node: VPWR

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__tapvpwrvgnd_1                                         |Circuit 2: sky130_fd_sc_hd__tapvpwrvgnd_1                                         
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__tapvpwrvgnd_1 and sky130_fd_sc_hd__tapvpwrvgnd_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1                                                 |Circuit 2: sky130_fd_sc_hd__buf_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1                                                 |Circuit 2: sky130_fd_sc_hd__buf_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3b_1                                              |Circuit 2: sky130_fd_sc_hd__nand3b_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3b_1                                              |Circuit 2: sky130_fd_sc_hd__nand3b_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A_N                                                                               |A_N                                                                               
VGND                                                                              |VGND                                                                              
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
Y                                                                                 |Y                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3b_1 and sky130_fd_sc_hd__nand3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1                                               |Circuit 2: sky130_fd_sc_hd__nand2_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1                                               |Circuit 2: sky130_fd_sc_hd__nand2_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
B                                                                                 |B                                                                                 
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_2                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)                                                |sky130_fd_pr__pfet_01v8_hvt (3->2)                                                
sky130_fd_pr__nfet_01v8 (3->2)                                                    |sky130_fd_pr__nfet_01v8 (3->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_2                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a2111oi_1                                             |Circuit 2: sky130_fd_sc_hd__a2111oi_1                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a2111oi_1                                             |Circuit 2: sky130_fd_sc_hd__a2111oi_1                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
C1                                                                                |C1                                                                                
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
D1                                                                                |D1                                                                                
VPWR                                                                              |VPWR                                                                              
A2                                                                                |A2                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a2111oi_1 and sky130_fd_sc_hd__a2111oi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor3b_1                                               |Circuit 2: sky130_fd_sc_hd__nor3b_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor3b_1                                               |Circuit 2: sky130_fd_sc_hd__nor3b_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
C_N                                                                               |C_N                                                                               
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
Y                                                                                 |Y                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor3b_1 and sky130_fd_sc_hd__nor3b_1 are equivalent.

Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2                                                 |Circuit 2: sky130_fd_sc_hd__buf_2                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)                                                |sky130_fd_pr__pfet_01v8_hvt (3->2)                                                
sky130_fd_pr__nfet_01v8 (3->2)                                                    |sky130_fd_pr__nfet_01v8 (3->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2                                                 |Circuit 2: sky130_fd_sc_hd__buf_2                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3b_1                                               |Circuit 2: sky130_fd_sc_hd__and3b_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3b_1                                               |Circuit 2: sky130_fd_sc_hd__and3b_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
A_N                                                                               |A_N                                                                               
C                                                                                 |C                                                                                 
B                                                                                 |B                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3b_1 and sky130_fd_sc_hd__and3b_1 are equivalent.

Circuit 2 cell mux16x1_project is a black box; will not flatten Circuit 1
Class mux16x1_project (0):  Merged 326 parallel devices.

Subcircuit pins:
Circuit 1: mux16x1_project                                                        |Circuit 2: mux16x1_project                                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
data_in[0]                                                                        |data_in[0]                                                                        
data_in[10]                                                                       |data_in[10]                                                                       
data_in[11]                                                                       |data_in[11]                                                                       
data_in[12]                                                                       |data_in[12]                                                                       
data_in[13]                                                                       |data_in[13]                                                                       
data_in[14]                                                                       |data_in[14]                                                                       
data_in[15]                                                                       |data_in[15]                                                                       
data_in[1]                                                                        |data_in[1]                                                                        
data_in[2]                                                                        |data_in[2]                                                                        
data_in[3]                                                                        |data_in[3]                                                                        
data_in[4]                                                                        |data_in[4]                                                                        
data_in[5]                                                                        |data_in[5]                                                                        
data_in[6]                                                                        |data_in[6]                                                                        
data_in[7]                                                                        |data_in[7]                                                                        
data_in[8]                                                                        |data_in[8]                                                                        
data_in[9]                                                                        |data_in[9]                                                                        
select[0]                                                                         |select[0]                                                                         
select[1]                                                                         |select[1]                                                                         
select[2]                                                                         |select[2]                                                                         
select[3]                                                                         |select[3]                                                                         
y                                                                                 |y                                                                                 
vssd1                                                                             |vssd1                                                                             
vccd1                                                                             |vccd1                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mux16x1_project and mux16x1_project are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2ca_8_b0r1 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2ca_8_b0r1                               |Circuit 2: sky130_osu_ring_oscillator_mpr2ca_8_b0r1                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s4                                                                                |s4                                                                                
s5                                                                                |s5                                                                                
X5_Y1                                                                             |X5_Y1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
X2_Y1                                                                             |X2_Y1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
s2                                                                                |s2                                                                                
s3                                                                                |s3                                                                                
s1                                                                                |s1                                                                                
vssd1                                                                             |vssd1                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2ca_8_b0r1 and sky130_osu_ring_oscillator_mpr2ca_8_b0r1 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2xa_8_b0r2 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2xa_8_b0r2                               |Circuit 2: sky130_osu_ring_oscillator_mpr2xa_8_b0r2                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s3                                                                                |s3                                                                                
s4                                                                                |s4                                                                                
s5                                                                                |s5                                                                                
X1_Y1                                                                             |X1_Y1                                                                             
X5_Y1                                                                             |X5_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
s2                                                                                |s2                                                                                
X2_Y1                                                                             |X2_Y1                                                                             
vssd1                                                                             |vssd1                                                                             
sky130_osu_single_mpr2xa_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_2/A                 |(no matching pin)                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2xa_8_b0r2 and sky130_osu_ring_oscillator_mpr2xa_8_b0r2 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2ct_8_b0r1 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2ct_8_b0r1                               |Circuit 2: sky130_osu_ring_oscillator_mpr2ct_8_b0r1                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s2                                                                                |s2                                                                                
s3                                                                                |s3                                                                                
X5_Y1                                                                             |X5_Y1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
X2_Y1                                                                             |X2_Y1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
s5                                                                                |s5                                                                                
s4                                                                                |s4                                                                                
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
vssd1                                                                             |vssd1                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2ct_8_b0r1 and sky130_osu_ring_oscillator_mpr2ct_8_b0r1 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2ea_8_b0r1 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2ea_8_b0r1                               |Circuit 2: sky130_osu_ring_oscillator_mpr2ea_8_b0r1                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s2                                                                                |s2                                                                                
s3                                                                                |s3                                                                                
s4                                                                                |s4                                                                                
s5                                                                                |s5                                                                                
X2_Y1                                                                             |X2_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X5_Y1                                                                             |X5_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
vssd1                                                                             |vssd1                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2ea_8_b0r1 and sky130_osu_ring_oscillator_mpr2ea_8_b0r1 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2et_8_b0r1 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2et_8_b0r1                               |Circuit 2: sky130_osu_ring_oscillator_mpr2et_8_b0r1                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s4                                                                                |s4                                                                                
X2_Y1                                                                             |X2_Y1                                                                             
X5_Y1                                                                             |X5_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
s3                                                                                |s3                                                                                
s5                                                                                |s5                                                                                
vssd1                                                                             |vssd1                                                                             
s2                                                                                |s2                                                                                
sky130_osu_single_mpr2et_8_b0r1_2/sky130_osu_sc_12T_hs__inv_1_2/A                 |(no matching pin)                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2et_8_b0r1 and sky130_osu_ring_oscillator_mpr2et_8_b0r1 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2xa_8_b0r1 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2xa_8_b0r1                               |Circuit 2: sky130_osu_ring_oscillator_mpr2xa_8_b0r1                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X1_Y1                                                                             |X1_Y1                                                                             
X2_Y1                                                                             |X2_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
X5_Y1                                                                             |X5_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
s1                                                                                |s1                                                                                
s2                                                                                |s2                                                                                
s4                                                                                |s4                                                                                
s5                                                                                |s5                                                                                
X4_Y1                                                                             |X4_Y1                                                                             
s3                                                                                |s3                                                                                
vssd1                                                                             |vssd1                                                                             
sky130_osu_single_mpr2xa_8_b0r1_1/sky130_osu_sc_12T_hs__inv_1_2/A                 |(no matching pin)                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2xa_8_b0r1 and sky130_osu_ring_oscillator_mpr2xa_8_b0r1 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1                                                |Circuit 2: sky130_fd_sc_hd__conb_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__res_generic_po (2)                                                  |sky130_fd_pr__res_generic_po (2)                                                  
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1                                                |Circuit 2: sky130_fd_sc_hd__conb_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
LO                                                                                |LO                                                                                
HI                                                                                |HI                                                                                
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2ca_8_b0r2 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2ca_8_b0r2                               |Circuit 2: sky130_osu_ring_oscillator_mpr2ca_8_b0r2                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s5                                                                                |s5                                                                                
X5_Y1                                                                             |X5_Y1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
s4                                                                                |s4                                                                                
X3_Y1                                                                             |X3_Y1                                                                             
vssd1                                                                             |vssd1                                                                             
X2_Y1                                                                             |X2_Y1                                                                             
s3                                                                                |s3                                                                                
s2                                                                                |s2                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2ca_8_b0r2 and sky130_osu_ring_oscillator_mpr2ca_8_b0r2 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2ct_8_b0r2 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2ct_8_b0r2                               |Circuit 2: sky130_osu_ring_oscillator_mpr2ct_8_b0r2                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s2                                                                                |s2                                                                                
s3                                                                                |s3                                                                                
X5_Y1                                                                             |X5_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
X2_Y1                                                                             |X2_Y1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
s5                                                                                |s5                                                                                
s4                                                                                |s4                                                                                
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
vssd1                                                                             |vssd1                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2ct_8_b0r2 and sky130_osu_ring_oscillator_mpr2ct_8_b0r2 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2et_8_b0r2 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2et_8_b0r2                               |Circuit 2: sky130_osu_ring_oscillator_mpr2et_8_b0r2                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s2                                                                                |s2                                                                                
s3                                                                                |s3                                                                                
s5                                                                                |s5                                                                                
X2_Y1                                                                             |X2_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X1_Y1                                                                             |X1_Y1                                                                             
X5_Y1                                                                             |X5_Y1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
s4                                                                                |s4                                                                                
vssd1                                                                             |vssd1                                                                             
sky130_osu_single_mpr2et_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_4/A                 |(no matching pin)                                                                 
sky130_osu_single_mpr2et_8_b0r2_2/sky130_osu_sc_12T_hs__inv_1_2/A                 |(no matching pin)                                                                 
sky130_osu_single_mpr2et_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_4/Y                 |(no matching pin)                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2et_8_b0r2 and sky130_osu_ring_oscillator_mpr2et_8_b0r2 are equivalent.

Circuit 2 cell sky130_osu_ring_oscillator_mpr2ea_8_b0r2 is a black box; will not flatten Circuit 1

Subcircuit pins:
Circuit 1: sky130_osu_ring_oscillator_mpr2ea_8_b0r2                               |Circuit 2: sky130_osu_ring_oscillator_mpr2ea_8_b0r2                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
s1                                                                                |s1                                                                                
s2                                                                                |s2                                                                                
s4                                                                                |s4                                                                                
X1_Y1                                                                             |X1_Y1                                                                             
X2_Y1                                                                             |X2_Y1                                                                             
X4_Y1                                                                             |X4_Y1                                                                             
X5_Y1                                                                             |X5_Y1                                                                             
start                                                                             |start                                                                             
vccd1                                                                             |vccd1                                                                             
X3_Y1                                                                             |X3_Y1                                                                             
s5                                                                                |s5                                                                                
s3                                                                                |s3                                                                                
vssd1                                                                             |vssd1                                                                             
sky130_osu_single_mpr2ea_8_b0r2_0/sky130_osu_sc_12T_hs__inv_1_2/A                 |(no matching pin)                                                                 
sky130_osu_single_mpr2ea_8_b0r2_0/sky130_osu_sc_12T_hs__inv_1_1/A                 |(no matching pin)                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_osu_ring_oscillator_mpr2ea_8_b0r2 and sky130_osu_ring_oscillator_mpr2ea_8_b0r2 are equivalent.

Cell user_project_wrapper (0) disconnected node: analog_io[0]
Cell user_project_wrapper (0) disconnected node: analog_io[10]
Cell user_project_wrapper (0) disconnected node: analog_io[11]
Cell user_project_wrapper (0) disconnected node: analog_io[12]
Cell user_project_wrapper (0) disconnected node: analog_io[13]
Cell user_project_wrapper (0) disconnected node: analog_io[14]
Cell user_project_wrapper (0) disconnected node: analog_io[15]
Cell user_project_wrapper (0) disconnected node: analog_io[16]
Cell user_project_wrapper (0) disconnected node: analog_io[17]
Cell user_project_wrapper (0) disconnected node: analog_io[18]
Cell user_project_wrapper (0) disconnected node: analog_io[19]
Cell user_project_wrapper (0) disconnected node: analog_io[1]
Cell user_project_wrapper (0) disconnected node: analog_io[20]
Cell user_project_wrapper (0) disconnected node: analog_io[21]
Cell user_project_wrapper (0) disconnected node: analog_io[22]
Cell user_project_wrapper (0) disconnected node: analog_io[23]
Cell user_project_wrapper (0) disconnected node: analog_io[24]
Cell user_project_wrapper (0) disconnected node: analog_io[25]
Cell user_project_wrapper (0) disconnected node: analog_io[26]
Cell user_project_wrapper (0) disconnected node: analog_io[27]
Cell user_project_wrapper (0) disconnected node: analog_io[28]
Cell user_project_wrapper (0) disconnected node: analog_io[2]
Cell user_project_wrapper (0) disconnected node: analog_io[3]
Cell user_project_wrapper (0) disconnected node: analog_io[4]
Cell user_project_wrapper (0) disconnected node: analog_io[5]
Cell user_project_wrapper (0) disconnected node: analog_io[6]
Cell user_project_wrapper (0) disconnected node: analog_io[7]
Cell user_project_wrapper (0) disconnected node: analog_io[8]
Cell user_project_wrapper (0) disconnected node: analog_io[9]
Cell user_project_wrapper (0) disconnected node: io_in[10]
Cell user_project_wrapper (0) disconnected node: io_in[11]
Cell user_project_wrapper (0) disconnected node: io_in[12]
Cell user_project_wrapper (0) disconnected node: io_in[13]
Cell user_project_wrapper (0) disconnected node: io_in[14]
Cell user_project_wrapper (0) disconnected node: io_in[15]
Cell user_project_wrapper (0) disconnected node: io_in[16]
Cell user_project_wrapper (0) disconnected node: io_in[17]
Cell user_project_wrapper (0) disconnected node: io_in[18]
Cell user_project_wrapper (0) disconnected node: io_in[19]
Cell user_project_wrapper (0) disconnected node: io_in[20]
Cell user_project_wrapper (0) disconnected node: io_in[21]
Cell user_project_wrapper (0) disconnected node: io_in[22]
Cell user_project_wrapper (0) disconnected node: io_in[23]
Cell user_project_wrapper (0) disconnected node: io_in[24]
Cell user_project_wrapper (0) disconnected node: io_in[25]
Cell user_project_wrapper (0) disconnected node: io_in[26]
Cell user_project_wrapper (0) disconnected node: io_in[27]
Cell user_project_wrapper (0) disconnected node: io_in[28]
Cell user_project_wrapper (0) disconnected node: io_in[29]
Cell user_project_wrapper (0) disconnected node: io_in[30]
Cell user_project_wrapper (0) disconnected node: io_in[31]
Cell user_project_wrapper (0) disconnected node: io_in[32]
Cell user_project_wrapper (0) disconnected node: io_in[33]
Cell user_project_wrapper (0) disconnected node: io_in[34]
Cell user_project_wrapper (0) disconnected node: io_in[35]
Cell user_project_wrapper (0) disconnected node: io_in[36]
Cell user_project_wrapper (0) disconnected node: io_in[37]
Cell user_project_wrapper (0) disconnected node: io_oeb[0]
Cell user_project_wrapper (0) disconnected node: io_oeb[10]
Cell user_project_wrapper (0) disconnected node: io_oeb[11]
Cell user_project_wrapper (0) disconnected node: io_oeb[12]
Cell user_project_wrapper (0) disconnected node: io_oeb[13]
Cell user_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_project_wrapper (0) disconnected node: io_oeb[17]
Cell user_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_project_wrapper (0) disconnected node: io_oeb[1]
Cell user_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_project_wrapper (0) disconnected node: io_oeb[27]
Cell user_project_wrapper (0) disconnected node: io_oeb[28]
Cell user_project_wrapper (0) disconnected node: io_oeb[29]
Cell user_project_wrapper (0) disconnected node: io_oeb[2]
Cell user_project_wrapper (0) disconnected node: io_oeb[30]
Cell user_project_wrapper (0) disconnected node: io_oeb[31]
Cell user_project_wrapper (0) disconnected node: io_oeb[32]
Cell user_project_wrapper (0) disconnected node: io_oeb[33]
Cell user_project_wrapper (0) disconnected node: io_oeb[34]
Cell user_project_wrapper (0) disconnected node: io_oeb[35]
Cell user_project_wrapper (0) disconnected node: io_oeb[36]
Cell user_project_wrapper (0) disconnected node: io_oeb[37]
Cell user_project_wrapper (0) disconnected node: io_oeb[3]
Cell user_project_wrapper (0) disconnected node: io_oeb[4]
Cell user_project_wrapper (0) disconnected node: io_oeb[5]
Cell user_project_wrapper (0) disconnected node: io_oeb[6]
Cell user_project_wrapper (0) disconnected node: io_oeb[7]
Cell user_project_wrapper (0) disconnected node: io_oeb[8]
Cell user_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_project_wrapper (0) disconnected node: io_out[10]
Cell user_project_wrapper (0) disconnected node: io_out[11]
Cell user_project_wrapper (0) disconnected node: io_out[12]
Cell user_project_wrapper (0) disconnected node: io_out[13]
Cell user_project_wrapper (0) disconnected node: io_out[14]
Cell user_project_wrapper (0) disconnected node: io_out[15]
Cell user_project_wrapper (0) disconnected node: io_out[16]
Cell user_project_wrapper (0) disconnected node: io_out[17]
Cell user_project_wrapper (0) disconnected node: io_out[18]
Cell user_project_wrapper (0) disconnected node: io_out[19]
Cell user_project_wrapper (0) disconnected node: io_out[1]
Cell user_project_wrapper (0) disconnected node: io_out[20]
Cell user_project_wrapper (0) disconnected node: io_out[21]
Cell user_project_wrapper (0) disconnected node: io_out[22]
Cell user_project_wrapper (0) disconnected node: io_out[23]
Cell user_project_wrapper (0) disconnected node: io_out[24]
Cell user_project_wrapper (0) disconnected node: io_out[25]
Cell user_project_wrapper (0) disconnected node: io_out[26]
Cell user_project_wrapper (0) disconnected node: io_out[27]
Cell user_project_wrapper (0) disconnected node: io_out[28]
Cell user_project_wrapper (0) disconnected node: io_out[29]
Cell user_project_wrapper (0) disconnected node: io_out[2]
Cell user_project_wrapper (0) disconnected node: io_out[30]
Cell user_project_wrapper (0) disconnected node: io_out[31]
Cell user_project_wrapper (0) disconnected node: io_out[32]
Cell user_project_wrapper (0) disconnected node: io_out[33]
Cell user_project_wrapper (0) disconnected node: io_out[34]
Cell user_project_wrapper (0) disconnected node: io_out[35]
Cell user_project_wrapper (0) disconnected node: io_out[36]
Cell user_project_wrapper (0) disconnected node: io_out[37]
Cell user_project_wrapper (0) disconnected node: io_out[3]
Cell user_project_wrapper (0) disconnected node: io_out[4]
Cell user_project_wrapper (0) disconnected node: io_out[5]
Cell user_project_wrapper (0) disconnected node: io_out[6]
Cell user_project_wrapper (0) disconnected node: io_out[7]
Cell user_project_wrapper (0) disconnected node: io_out[8]
Cell user_project_wrapper (0) disconnected node: io_out[9]
Cell user_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_project_wrapper (0) disconnected node: la_data_out[0]
Cell user_project_wrapper (0) disconnected node: la_data_out[100]
Cell user_project_wrapper (0) disconnected node: la_data_out[101]
Cell user_project_wrapper (0) disconnected node: la_data_out[102]
Cell user_project_wrapper (0) disconnected node: la_data_out[103]
Cell user_project_wrapper (0) disconnected node: la_data_out[104]
Cell user_project_wrapper (0) disconnected node: la_data_out[105]
Cell user_project_wrapper (0) disconnected node: la_data_out[106]
Cell user_project_wrapper (0) disconnected node: la_data_out[107]
Cell user_project_wrapper (0) disconnected node: la_data_out[108]
Cell user_project_wrapper (0) disconnected node: la_data_out[109]
Cell user_project_wrapper (0) disconnected node: la_data_out[10]
Cell user_project_wrapper (0) disconnected node: la_data_out[110]
Cell user_project_wrapper (0) disconnected node: la_data_out[111]
Cell user_project_wrapper (0) disconnected node: la_data_out[112]
Cell user_project_wrapper (0) disconnected node: la_data_out[113]
Cell user_project_wrapper (0) disconnected node: la_data_out[114]
Cell user_project_wrapper (0) disconnected node: la_data_out[115]
Cell user_project_wrapper (0) disconnected node: la_data_out[116]
Cell user_project_wrapper (0) disconnected node: la_data_out[117]
Cell user_project_wrapper (0) disconnected node: la_data_out[118]
Cell user_project_wrapper (0) disconnected node: la_data_out[119]
Cell user_project_wrapper (0) disconnected node: la_data_out[11]
Cell user_project_wrapper (0) disconnected node: la_data_out[120]
Cell user_project_wrapper (0) disconnected node: la_data_out[121]
Cell user_project_wrapper (0) disconnected node: la_data_out[122]
Cell user_project_wrapper (0) disconnected node: la_data_out[123]
Cell user_project_wrapper (0) disconnected node: la_data_out[124]
Cell user_project_wrapper (0) disconnected node: la_data_out[125]
Cell user_project_wrapper (0) disconnected node: la_data_out[126]
Cell user_project_wrapper (0) disconnected node: la_data_out[127]
Cell user_project_wrapper (0) disconnected node: la_data_out[12]
Cell user_project_wrapper (0) disconnected node: la_data_out[13]
Cell user_project_wrapper (0) disconnected node: la_data_out[14]
Cell user_project_wrapper (0) disconnected node: la_data_out[15]
Cell user_project_wrapper (0) disconnected node: la_data_out[16]
Cell user_project_wrapper (0) disconnected node: la_data_out[17]
Cell user_project_wrapper (0) disconnected node: la_data_out[18]
Cell user_project_wrapper (0) disconnected node: la_data_out[19]
Cell user_project_wrapper (0) disconnected node: la_data_out[1]
Cell user_project_wrapper (0) disconnected node: la_data_out[20]
Cell user_project_wrapper (0) disconnected node: la_data_out[21]
Cell user_project_wrapper (0) disconnected node: la_data_out[22]
Cell user_project_wrapper (0) disconnected node: la_data_out[23]
Cell user_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_project_wrapper (0) disconnected node: la_data_out[25]
Cell user_project_wrapper (0) disconnected node: la_data_out[26]
Cell user_project_wrapper (0) disconnected node: la_data_out[27]
Cell user_project_wrapper (0) disconnected node: la_data_out[28]
Cell user_project_wrapper (0) disconnected node: la_data_out[29]
Cell user_project_wrapper (0) disconnected node: la_data_out[2]
Cell user_project_wrapper (0) disconnected node: la_data_out[30]
Cell user_project_wrapper (0) disconnected node: la_data_out[31]
Cell user_project_wrapper (0) disconnected node: la_data_out[32]
Cell user_project_wrapper (0) disconnected node: la_data_out[33]
Cell user_project_wrapper (0) disconnected node: la_data_out[34]
Cell user_project_wrapper (0) disconnected node: la_data_out[35]
Cell user_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_project_wrapper (0) disconnected node: la_data_out[3]
Cell user_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_project_wrapper (0) disconnected node: la_data_out[41]
Cell user_project_wrapper (0) disconnected node: la_data_out[42]
Cell user_project_wrapper (0) disconnected node: la_data_out[43]
Cell user_project_wrapper (0) disconnected node: la_data_out[44]
Cell user_project_wrapper (0) disconnected node: la_data_out[45]
Cell user_project_wrapper (0) disconnected node: la_data_out[46]
Cell user_project_wrapper (0) disconnected node: la_data_out[47]
Cell user_project_wrapper (0) disconnected node: la_data_out[48]
Cell user_project_wrapper (0) disconnected node: la_data_out[49]
Cell user_project_wrapper (0) disconnected node: la_data_out[4]
Cell user_project_wrapper (0) disconnected node: la_data_out[50]
Cell user_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_project_wrapper (0) disconnected node: la_data_out[52]
Cell user_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_project_wrapper (0) disconnected node: la_data_out[54]
Cell user_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_project_wrapper (0) disconnected node: la_data_out[5]
Cell user_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_project_wrapper (0) disconnected node: la_data_out[65]
Cell user_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_project_wrapper (0) disconnected node: la_data_out[67]
Cell user_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_project_wrapper (0) disconnected node: la_data_out[69]
Cell user_project_wrapper (0) disconnected node: la_data_out[6]
Cell user_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_project_wrapper (0) disconnected node: la_data_out[71]
Cell user_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_project_wrapper (0) disconnected node: la_data_out[73]
Cell user_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_project_wrapper (0) disconnected node: la_data_out[75]
Cell user_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_project_wrapper (0) disconnected node: la_data_out[77]
Cell user_project_wrapper (0) disconnected node: la_data_out[78]
Cell user_project_wrapper (0) disconnected node: la_data_out[79]
Cell user_project_wrapper (0) disconnected node: la_data_out[7]
Cell user_project_wrapper (0) disconnected node: la_data_out[80]
Cell user_project_wrapper (0) disconnected node: la_data_out[81]
Cell user_project_wrapper (0) disconnected node: la_data_out[82]
Cell user_project_wrapper (0) disconnected node: la_data_out[83]
Cell user_project_wrapper (0) disconnected node: la_data_out[84]
Cell user_project_wrapper (0) disconnected node: la_data_out[85]
Cell user_project_wrapper (0) disconnected node: la_data_out[86]
Cell user_project_wrapper (0) disconnected node: la_data_out[87]
Cell user_project_wrapper (0) disconnected node: la_data_out[88]
Cell user_project_wrapper (0) disconnected node: la_data_out[89]
Cell user_project_wrapper (0) disconnected node: la_data_out[8]
Cell user_project_wrapper (0) disconnected node: la_data_out[90]
Cell user_project_wrapper (0) disconnected node: la_data_out[91]
Cell user_project_wrapper (0) disconnected node: la_data_out[92]
Cell user_project_wrapper (0) disconnected node: la_data_out[93]
Cell user_project_wrapper (0) disconnected node: la_data_out[94]
Cell user_project_wrapper (0) disconnected node: la_data_out[95]
Cell user_project_wrapper (0) disconnected node: la_data_out[96]
Cell user_project_wrapper (0) disconnected node: la_data_out[97]
Cell user_project_wrapper (0) disconnected node: la_data_out[98]
Cell user_project_wrapper (0) disconnected node: la_data_out[99]
Cell user_project_wrapper (0) disconnected node: la_data_out[9]
Cell user_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_project_wrapper (0) disconnected node: user_clock2
Cell user_project_wrapper (0) disconnected node: user_irq[0]
Cell user_project_wrapper (0) disconnected node: user_irq[1]
Cell user_project_wrapper (0) disconnected node: user_irq[2]
Cell user_project_wrapper (0) disconnected node: vccd2
Cell user_project_wrapper (0) disconnected node: vdda1
Cell user_project_wrapper (0) disconnected node: vdda2
Cell user_project_wrapper (0) disconnected node: vssa1
Cell user_project_wrapper (0) disconnected node: vssa2
Cell user_project_wrapper (0) disconnected node: vssd2
Cell user_project_wrapper (0) disconnected node: wb_clk_i
Cell user_project_wrapper (0) disconnected node: wb_rst_i
Cell user_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_project_wrapper (0) disconnected node: wbs_we_i
Cell user_project_wrapper (1) disconnected node: user_clock2
Cell user_project_wrapper (1) disconnected node: wb_clk_i
Cell user_project_wrapper (1) disconnected node: wb_rst_i
Cell user_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_project_wrapper (1) disconnected node: wbs_we_i
Cell user_project_wrapper (1) disconnected node: vssa2
Cell user_project_wrapper (1) disconnected node: vdda2
Cell user_project_wrapper (1) disconnected node: vssa1
Cell user_project_wrapper (1) disconnected node: vdda1
Cell user_project_wrapper (1) disconnected node: vssd2
Cell user_project_wrapper (1) disconnected node: vccd2
Cell user_project_wrapper (1) disconnected node: analog_io[28]
Cell user_project_wrapper (1) disconnected node: analog_io[27]
Cell user_project_wrapper (1) disconnected node: analog_io[26]
Cell user_project_wrapper (1) disconnected node: analog_io[25]
Cell user_project_wrapper (1) disconnected node: analog_io[24]
Cell user_project_wrapper (1) disconnected node: analog_io[23]
Cell user_project_wrapper (1) disconnected node: analog_io[22]
Cell user_project_wrapper (1) disconnected node: analog_io[21]
Cell user_project_wrapper (1) disconnected node: analog_io[20]
Cell user_project_wrapper (1) disconnected node: analog_io[19]
Cell user_project_wrapper (1) disconnected node: analog_io[18]
Cell user_project_wrapper (1) disconnected node: analog_io[17]
Cell user_project_wrapper (1) disconnected node: analog_io[16]
Cell user_project_wrapper (1) disconnected node: analog_io[15]
Cell user_project_wrapper (1) disconnected node: analog_io[14]
Cell user_project_wrapper (1) disconnected node: analog_io[13]
Cell user_project_wrapper (1) disconnected node: analog_io[12]
Cell user_project_wrapper (1) disconnected node: analog_io[11]
Cell user_project_wrapper (1) disconnected node: analog_io[10]
Cell user_project_wrapper (1) disconnected node: analog_io[9]
Cell user_project_wrapper (1) disconnected node: analog_io[8]
Cell user_project_wrapper (1) disconnected node: analog_io[7]
Cell user_project_wrapper (1) disconnected node: analog_io[6]
Cell user_project_wrapper (1) disconnected node: analog_io[5]
Cell user_project_wrapper (1) disconnected node: analog_io[4]
Cell user_project_wrapper (1) disconnected node: analog_io[3]
Cell user_project_wrapper (1) disconnected node: analog_io[2]
Cell user_project_wrapper (1) disconnected node: analog_io[1]
Cell user_project_wrapper (1) disconnected node: analog_io[0]
Cell user_project_wrapper (1) disconnected node: io_in[37]
Cell user_project_wrapper (1) disconnected node: io_in[36]
Cell user_project_wrapper (1) disconnected node: io_in[35]
Cell user_project_wrapper (1) disconnected node: io_in[34]
Cell user_project_wrapper (1) disconnected node: io_in[33]
Cell user_project_wrapper (1) disconnected node: io_in[32]
Cell user_project_wrapper (1) disconnected node: io_in[31]
Cell user_project_wrapper (1) disconnected node: io_in[30]
Cell user_project_wrapper (1) disconnected node: io_in[29]
Cell user_project_wrapper (1) disconnected node: io_in[28]
Cell user_project_wrapper (1) disconnected node: io_in[27]
Cell user_project_wrapper (1) disconnected node: io_in[26]
Cell user_project_wrapper (1) disconnected node: io_in[25]
Cell user_project_wrapper (1) disconnected node: io_in[24]
Cell user_project_wrapper (1) disconnected node: io_in[23]
Cell user_project_wrapper (1) disconnected node: io_in[22]
Cell user_project_wrapper (1) disconnected node: io_in[21]
Cell user_project_wrapper (1) disconnected node: io_in[20]
Cell user_project_wrapper (1) disconnected node: io_in[19]
Cell user_project_wrapper (1) disconnected node: io_in[18]
Cell user_project_wrapper (1) disconnected node: io_in[17]
Cell user_project_wrapper (1) disconnected node: io_in[16]
Cell user_project_wrapper (1) disconnected node: io_in[15]
Cell user_project_wrapper (1) disconnected node: io_in[14]
Cell user_project_wrapper (1) disconnected node: io_in[13]
Cell user_project_wrapper (1) disconnected node: io_in[12]
Cell user_project_wrapper (1) disconnected node: io_in[11]
Cell user_project_wrapper (1) disconnected node: io_in[10]
Cell user_project_wrapper (1) disconnected node: io_oeb[37]
Cell user_project_wrapper (1) disconnected node: io_oeb[36]
Cell user_project_wrapper (1) disconnected node: io_oeb[35]
Cell user_project_wrapper (1) disconnected node: io_oeb[34]
Cell user_project_wrapper (1) disconnected node: io_oeb[33]
Cell user_project_wrapper (1) disconnected node: io_oeb[32]
Cell user_project_wrapper (1) disconnected node: io_oeb[31]
Cell user_project_wrapper (1) disconnected node: io_oeb[30]
Cell user_project_wrapper (1) disconnected node: io_oeb[29]
Cell user_project_wrapper (1) disconnected node: io_oeb[28]
Cell user_project_wrapper (1) disconnected node: io_oeb[27]
Cell user_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_project_wrapper (1) disconnected node: io_oeb[23]
Cell user_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_project_wrapper (1) disconnected node: io_oeb[21]
Cell user_project_wrapper (1) disconnected node: io_oeb[20]
Cell user_project_wrapper (1) disconnected node: io_oeb[19]
Cell user_project_wrapper (1) disconnected node: io_oeb[18]
Cell user_project_wrapper (1) disconnected node: io_oeb[17]
Cell user_project_wrapper (1) disconnected node: io_oeb[16]
Cell user_project_wrapper (1) disconnected node: io_oeb[15]
Cell user_project_wrapper (1) disconnected node: io_oeb[14]
Cell user_project_wrapper (1) disconnected node: io_oeb[13]
Cell user_project_wrapper (1) disconnected node: io_oeb[12]
Cell user_project_wrapper (1) disconnected node: io_oeb[11]
Cell user_project_wrapper (1) disconnected node: io_oeb[10]
Cell user_project_wrapper (1) disconnected node: io_oeb[9]
Cell user_project_wrapper (1) disconnected node: io_oeb[8]
Cell user_project_wrapper (1) disconnected node: io_oeb[7]
Cell user_project_wrapper (1) disconnected node: io_oeb[6]
Cell user_project_wrapper (1) disconnected node: io_oeb[5]
Cell user_project_wrapper (1) disconnected node: io_oeb[4]
Cell user_project_wrapper (1) disconnected node: io_oeb[3]
Cell user_project_wrapper (1) disconnected node: io_oeb[2]
Cell user_project_wrapper (1) disconnected node: io_oeb[1]
Cell user_project_wrapper (1) disconnected node: io_oeb[0]
Cell user_project_wrapper (1) disconnected node: io_out[37]
Cell user_project_wrapper (1) disconnected node: io_out[36]
Cell user_project_wrapper (1) disconnected node: io_out[35]
Cell user_project_wrapper (1) disconnected node: io_out[34]
Cell user_project_wrapper (1) disconnected node: io_out[33]
Cell user_project_wrapper (1) disconnected node: io_out[32]
Cell user_project_wrapper (1) disconnected node: io_out[31]
Cell user_project_wrapper (1) disconnected node: io_out[30]
Cell user_project_wrapper (1) disconnected node: io_out[29]
Cell user_project_wrapper (1) disconnected node: io_out[28]
Cell user_project_wrapper (1) disconnected node: io_out[27]
Cell user_project_wrapper (1) disconnected node: io_out[26]
Cell user_project_wrapper (1) disconnected node: io_out[25]
Cell user_project_wrapper (1) disconnected node: io_out[24]
Cell user_project_wrapper (1) disconnected node: io_out[23]
Cell user_project_wrapper (1) disconnected node: io_out[22]
Cell user_project_wrapper (1) disconnected node: io_out[21]
Cell user_project_wrapper (1) disconnected node: io_out[20]
Cell user_project_wrapper (1) disconnected node: io_out[19]
Cell user_project_wrapper (1) disconnected node: io_out[18]
Cell user_project_wrapper (1) disconnected node: io_out[17]
Cell user_project_wrapper (1) disconnected node: io_out[16]
Cell user_project_wrapper (1) disconnected node: io_out[15]
Cell user_project_wrapper (1) disconnected node: io_out[14]
Cell user_project_wrapper (1) disconnected node: io_out[13]
Cell user_project_wrapper (1) disconnected node: io_out[12]
Cell user_project_wrapper (1) disconnected node: io_out[11]
Cell user_project_wrapper (1) disconnected node: io_out[10]
Cell user_project_wrapper (1) disconnected node: io_out[9]
Cell user_project_wrapper (1) disconnected node: io_out[8]
Cell user_project_wrapper (1) disconnected node: io_out[7]
Cell user_project_wrapper (1) disconnected node: io_out[6]
Cell user_project_wrapper (1) disconnected node: io_out[5]
Cell user_project_wrapper (1) disconnected node: io_out[4]
Cell user_project_wrapper (1) disconnected node: io_out[3]
Cell user_project_wrapper (1) disconnected node: io_out[2]
Cell user_project_wrapper (1) disconnected node: io_out[1]
Cell user_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_project_wrapper (1) disconnected node: la_data_out[127]
Cell user_project_wrapper (1) disconnected node: la_data_out[126]
Cell user_project_wrapper (1) disconnected node: la_data_out[125]
Cell user_project_wrapper (1) disconnected node: la_data_out[124]
Cell user_project_wrapper (1) disconnected node: la_data_out[123]
Cell user_project_wrapper (1) disconnected node: la_data_out[122]
Cell user_project_wrapper (1) disconnected node: la_data_out[121]
Cell user_project_wrapper (1) disconnected node: la_data_out[120]
Cell user_project_wrapper (1) disconnected node: la_data_out[119]
Cell user_project_wrapper (1) disconnected node: la_data_out[118]
Cell user_project_wrapper (1) disconnected node: la_data_out[117]
Cell user_project_wrapper (1) disconnected node: la_data_out[116]
Cell user_project_wrapper (1) disconnected node: la_data_out[115]
Cell user_project_wrapper (1) disconnected node: la_data_out[114]
Cell user_project_wrapper (1) disconnected node: la_data_out[113]
Cell user_project_wrapper (1) disconnected node: la_data_out[112]
Cell user_project_wrapper (1) disconnected node: la_data_out[111]
Cell user_project_wrapper (1) disconnected node: la_data_out[110]
Cell user_project_wrapper (1) disconnected node: la_data_out[109]
Cell user_project_wrapper (1) disconnected node: la_data_out[108]
Cell user_project_wrapper (1) disconnected node: la_data_out[107]
Cell user_project_wrapper (1) disconnected node: la_data_out[106]
Cell user_project_wrapper (1) disconnected node: la_data_out[105]
Cell user_project_wrapper (1) disconnected node: la_data_out[104]
Cell user_project_wrapper (1) disconnected node: la_data_out[103]
Cell user_project_wrapper (1) disconnected node: la_data_out[102]
Cell user_project_wrapper (1) disconnected node: la_data_out[101]
Cell user_project_wrapper (1) disconnected node: la_data_out[100]
Cell user_project_wrapper (1) disconnected node: la_data_out[99]
Cell user_project_wrapper (1) disconnected node: la_data_out[98]
Cell user_project_wrapper (1) disconnected node: la_data_out[97]
Cell user_project_wrapper (1) disconnected node: la_data_out[96]
Cell user_project_wrapper (1) disconnected node: la_data_out[95]
Cell user_project_wrapper (1) disconnected node: la_data_out[94]
Cell user_project_wrapper (1) disconnected node: la_data_out[93]
Cell user_project_wrapper (1) disconnected node: la_data_out[92]
Cell user_project_wrapper (1) disconnected node: la_data_out[91]
Cell user_project_wrapper (1) disconnected node: la_data_out[90]
Cell user_project_wrapper (1) disconnected node: la_data_out[89]
Cell user_project_wrapper (1) disconnected node: la_data_out[88]
Cell user_project_wrapper (1) disconnected node: la_data_out[87]
Cell user_project_wrapper (1) disconnected node: la_data_out[86]
Cell user_project_wrapper (1) disconnected node: la_data_out[85]
Cell user_project_wrapper (1) disconnected node: la_data_out[84]
Cell user_project_wrapper (1) disconnected node: la_data_out[83]
Cell user_project_wrapper (1) disconnected node: la_data_out[82]
Cell user_project_wrapper (1) disconnected node: la_data_out[81]
Cell user_project_wrapper (1) disconnected node: la_data_out[80]
Cell user_project_wrapper (1) disconnected node: la_data_out[79]
Cell user_project_wrapper (1) disconnected node: la_data_out[78]
Cell user_project_wrapper (1) disconnected node: la_data_out[77]
Cell user_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_project_wrapper (1) disconnected node: la_data_out[75]
Cell user_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_project_wrapper (1) disconnected node: la_data_out[73]
Cell user_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_project_wrapper (1) disconnected node: la_data_out[71]
Cell user_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_project_wrapper (1) disconnected node: la_data_out[69]
Cell user_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_project_wrapper (1) disconnected node: la_data_out[67]
Cell user_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_project_wrapper (1) disconnected node: la_data_out[65]
Cell user_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_project_wrapper (1) disconnected node: la_data_out[62]
Cell user_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_project_wrapper (1) disconnected node: la_data_out[60]
Cell user_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_project_wrapper (1) disconnected node: la_data_out[58]
Cell user_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_project_wrapper (1) disconnected node: la_data_out[56]
Cell user_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_project_wrapper (1) disconnected node: la_data_out[54]
Cell user_project_wrapper (1) disconnected node: la_data_out[53]
Cell user_project_wrapper (1) disconnected node: la_data_out[52]
Cell user_project_wrapper (1) disconnected node: la_data_out[51]
Cell user_project_wrapper (1) disconnected node: la_data_out[50]
Cell user_project_wrapper (1) disconnected node: la_data_out[49]
Cell user_project_wrapper (1) disconnected node: la_data_out[48]
Cell user_project_wrapper (1) disconnected node: la_data_out[47]
Cell user_project_wrapper (1) disconnected node: la_data_out[46]
Cell user_project_wrapper (1) disconnected node: la_data_out[45]
Cell user_project_wrapper (1) disconnected node: la_data_out[44]
Cell user_project_wrapper (1) disconnected node: la_data_out[43]
Cell user_project_wrapper (1) disconnected node: la_data_out[42]
Cell user_project_wrapper (1) disconnected node: la_data_out[41]
Cell user_project_wrapper (1) disconnected node: la_data_out[40]
Cell user_project_wrapper (1) disconnected node: la_data_out[39]
Cell user_project_wrapper (1) disconnected node: la_data_out[38]
Cell user_project_wrapper (1) disconnected node: la_data_out[37]
Cell user_project_wrapper (1) disconnected node: la_data_out[36]
Cell user_project_wrapper (1) disconnected node: la_data_out[35]
Cell user_project_wrapper (1) disconnected node: la_data_out[34]
Cell user_project_wrapper (1) disconnected node: la_data_out[33]
Cell user_project_wrapper (1) disconnected node: la_data_out[32]
Cell user_project_wrapper (1) disconnected node: la_data_out[31]
Cell user_project_wrapper (1) disconnected node: la_data_out[30]
Cell user_project_wrapper (1) disconnected node: la_data_out[29]
Cell user_project_wrapper (1) disconnected node: la_data_out[28]
Cell user_project_wrapper (1) disconnected node: la_data_out[27]
Cell user_project_wrapper (1) disconnected node: la_data_out[26]
Cell user_project_wrapper (1) disconnected node: la_data_out[25]
Cell user_project_wrapper (1) disconnected node: la_data_out[24]
Cell user_project_wrapper (1) disconnected node: la_data_out[23]
Cell user_project_wrapper (1) disconnected node: la_data_out[22]
Cell user_project_wrapper (1) disconnected node: la_data_out[21]
Cell user_project_wrapper (1) disconnected node: la_data_out[20]
Cell user_project_wrapper (1) disconnected node: la_data_out[19]
Cell user_project_wrapper (1) disconnected node: la_data_out[18]
Cell user_project_wrapper (1) disconnected node: la_data_out[17]
Cell user_project_wrapper (1) disconnected node: la_data_out[16]
Cell user_project_wrapper (1) disconnected node: la_data_out[15]
Cell user_project_wrapper (1) disconnected node: la_data_out[14]
Cell user_project_wrapper (1) disconnected node: la_data_out[13]
Cell user_project_wrapper (1) disconnected node: la_data_out[12]
Cell user_project_wrapper (1) disconnected node: la_data_out[11]
Cell user_project_wrapper (1) disconnected node: la_data_out[10]
Cell user_project_wrapper (1) disconnected node: la_data_out[9]
Cell user_project_wrapper (1) disconnected node: la_data_out[8]
Cell user_project_wrapper (1) disconnected node: la_data_out[7]
Cell user_project_wrapper (1) disconnected node: la_data_out[6]
Cell user_project_wrapper (1) disconnected node: la_data_out[5]
Cell user_project_wrapper (1) disconnected node: la_data_out[4]
Cell user_project_wrapper (1) disconnected node: la_data_out[3]
Cell user_project_wrapper (1) disconnected node: la_data_out[2]
Cell user_project_wrapper (1) disconnected node: la_data_out[1]
Cell user_project_wrapper (1) disconnected node: la_data_out[0]
Cell user_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_project_wrapper (1) disconnected node: user_irq[2]
Cell user_project_wrapper (1) disconnected node: user_irq[1]
Cell user_project_wrapper (1) disconnected node: user_irq[0]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (1) disconnected node: wbs_sel_i[0]
Subcircuit summary:
Circuit 1: user_project_wrapper                                                   |Circuit 2: user_project_wrapper                                                   
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
mux16x1_project (5)                                                               |mux16x1_project (5)                                                               
sky130_osu_ring_oscillator_mpr2ca_8_b0r1 (1)                                      |sky130_osu_ring_oscillator_mpr2ca_8_b0r1 (1)                                      
sky130_osu_ring_oscillator_mpr2xa_8_b0r2 (1)                                      |sky130_osu_ring_oscillator_mpr2xa_8_b0r2 (1)                                      
sky130_osu_ring_oscillator_mpr2ct_8_b0r1 (1)                                      |sky130_osu_ring_oscillator_mpr2ct_8_b0r1 (1)                                      
sky130_osu_ring_oscillator_mpr2ea_8_b0r1 (1)                                      |sky130_osu_ring_oscillator_mpr2ea_8_b0r1 (1)                                      
sky130_osu_ring_oscillator_mpr2et_8_b0r1 (1)                                      |sky130_osu_ring_oscillator_mpr2et_8_b0r1 (1)                                      
sky130_osu_ring_oscillator_mpr2xa_8_b0r1 (1)                                      |sky130_osu_ring_oscillator_mpr2xa_8_b0r1 (1)                                      
sky130_fd_sc_hd__conb_1 (1)                                                       |sky130_fd_sc_hd__conb_1 (1)                                                       
sky130_osu_ring_oscillator_mpr2ca_8_b0r2 (1)                                      |sky130_osu_ring_oscillator_mpr2ca_8_b0r2 (1)                                      
sky130_osu_ring_oscillator_mpr2ct_8_b0r2 (1)                                      |sky130_osu_ring_oscillator_mpr2ct_8_b0r2 (1)                                      
sky130_osu_ring_oscillator_mpr2et_8_b0r2 (1)                                      |sky130_osu_ring_oscillator_mpr2et_8_b0r2 (1)                                      
sky130_osu_ring_oscillator_mpr2ea_8_b0r2 (1)                                      |sky130_osu_ring_oscillator_mpr2ea_8_b0r2 (1)                                      
Number of devices: 16                                                             |Number of devices: 16                                                             
Number of nets: 68 **Mismatch**                                                   |Number of nets: 73 **Mismatch**                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: user_project_wrapper                                                   |Circuit 2: user_project_wrapper                                                   

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net: ro1/X3_Y1                                                                    |Net: \x1[9]                                                                       
  mux16x1_project/data_in[0] = 1                                                  |  mux16x1_project/data_in[9] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro2/X3_Y1                                                                    |Net: \x1[8]                                                                       
  mux16x1_project/data_in[1] = 1                                                  |  mux16x1_project/data_in[8] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro3/X3_Y1                                                                    |Net: \x1[7]                                                                       
  mux16x1_project/data_in[2] = 1                                                  |  mux16x1_project/data_in[7] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro4/X3_Y1                                                                    |Net: \x1[6]                                                                       
  mux16x1_project/data_in[3] = 1                                                  |  mux16x1_project/data_in[6] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro5/X3_Y1                                                                    |Net: \x1[5]                                                                       
  mux16x1_project/data_in[4] = 1                                                  |  mux16x1_project/data_in[5] = 1                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro6/X3_Y1                                                                    |Net: \x1[4]                                                                       
  mux16x1_project/data_in[5] = 1                                                  |  mux16x1_project/data_in[4] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro7/X3_Y1                                                                    |Net: \x1[3]                                                                       
  mux16x1_project/data_in[6] = 1                                                  |  mux16x1_project/data_in[3] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro8/X3_Y1                                                                    |Net: \x1[2]                                                                       
  mux16x1_project/data_in[7] = 1                                                  |  mux16x1_project/data_in[2] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro9/X3_Y1                                                                    |Net: \x1[1]                                                                       
  mux16x1_project/data_in[8] = 1                                                  |  mux16x1_project/data_in[1] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro10/X3_Y1                                                                   |Net: \x1[0]                                                                       
  mux16x1_project/data_in[9] = 1                                                  |  mux16x1_project/data_in[0] = 1                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X3_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X1_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro1/X4_Y1                                                                    |Net: \x2[9]                                                                       
  mux16x1_project/data_in[0] = 1                                                  |  mux16x1_project/data_in[9] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro2/X4_Y1                                                                    |Net: \x2[8]                                                                       
  mux16x1_project/data_in[1] = 1                                                  |  mux16x1_project/data_in[8] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro3/X4_Y1                                                                    |Net: \x2[7]                                                                       
  mux16x1_project/data_in[2] = 1                                                  |  mux16x1_project/data_in[7] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro4/X4_Y1                                                                    |Net: \x2[6]                                                                       
  mux16x1_project/data_in[3] = 1                                                  |  mux16x1_project/data_in[6] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro5/X4_Y1                                                                    |Net: \x2[5]                                                                       
  mux16x1_project/data_in[4] = 1                                                  |  mux16x1_project/data_in[5] = 1                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro6/X4_Y1                                                                    |Net: \x2[4]                                                                       
  mux16x1_project/data_in[5] = 1                                                  |  mux16x1_project/data_in[4] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro7/X4_Y1                                                                    |Net: \x2[3]                                                                       
  mux16x1_project/data_in[6] = 1                                                  |  mux16x1_project/data_in[3] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro8/X4_Y1                                                                    |Net: \x2[2]                                                                       
  mux16x1_project/data_in[7] = 1                                                  |  mux16x1_project/data_in[2] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro9/X4_Y1                                                                    |Net: \x2[1]                                                                       
  mux16x1_project/data_in[8] = 1                                                  |  mux16x1_project/data_in[1] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro10/X4_Y1                                                                   |Net: \x2[0]                                                                       
  mux16x1_project/data_in[9] = 1                                                  |  mux16x1_project/data_in[0] = 1                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X4_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X2_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro1/X5_Y1                                                                    |Net: \x3[9]                                                                       
  mux16x1_project/data_in[0] = 1                                                  |  mux16x1_project/data_in[9] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro2/X5_Y1                                                                    |Net: \x3[8]                                                                       
  mux16x1_project/data_in[1] = 1                                                  |  mux16x1_project/data_in[8] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro3/X5_Y1                                                                    |Net: \x3[7]                                                                       
  mux16x1_project/data_in[2] = 1                                                  |  mux16x1_project/data_in[7] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro4/X5_Y1                                                                    |Net: \x3[6]                                                                       
  mux16x1_project/data_in[3] = 1                                                  |  mux16x1_project/data_in[6] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro5/X5_Y1                                                                    |Net: \x3[5]                                                                       
  mux16x1_project/data_in[4] = 1                                                  |  mux16x1_project/data_in[5] = 1                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro6/X5_Y1                                                                    |Net: \x3[4]                                                                       
  mux16x1_project/data_in[5] = 1                                                  |  mux16x1_project/data_in[4] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro7/X5_Y1                                                                    |Net: \x3[3]                                                                       
  mux16x1_project/data_in[6] = 1                                                  |  mux16x1_project/data_in[3] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro8/X5_Y1                                                                    |Net: \x3[2]                                                                       
  mux16x1_project/data_in[7] = 1                                                  |  mux16x1_project/data_in[2] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro9/X5_Y1                                                                    |Net: \x3[1]                                                                       
  mux16x1_project/data_in[8] = 1                                                  |  mux16x1_project/data_in[1] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro10/X5_Y1                                                                   |Net: \x3[0]                                                                       
  mux16x1_project/data_in[9] = 1                                                  |  mux16x1_project/data_in[0] = 1                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X5_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X3_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro1/X2_Y1                                                                    |Net: \x4[9]                                                                       
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X2_Y1 = 1                              |  mux16x1_project/data_in[9] = 1                                                  
  mux16x1_project/data_in[0] = 1                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro1/X1_Y1                                                                    |Net: \x4[8]                                                                       
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X1_Y1 = 1                              |  mux16x1_project/data_in[8] = 1                                                  
  mux16x1_project/data_in[0] = 1                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro10/X2_Y1                                                                   |Net: \x4[7]                                                                       
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X2_Y1 = 1                              |  mux16x1_project/data_in[7] = 1                                                  
  mux16x1_project/data_in[9] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro2/X2_Y1                                                                    |Net: \x4[6]                                                                       
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X2_Y1 = 1                              |  mux16x1_project/data_in[6] = 1                                                  
  mux16x1_project/data_in[1] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro2/X1_Y1                                                                    |Net: \x4[5]                                                                       
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X1_Y1 = 1                              |  mux16x1_project/data_in[5] = 1                                                  
  mux16x1_project/data_in[1] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro3/X2_Y1                                                                    |Net: \x4[4]                                                                       
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X2_Y1 = 1                              |  mux16x1_project/data_in[4] = 1                                                  
  mux16x1_project/data_in[2] = 1                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro3/X1_Y1                                                                    |Net: \x4[3]                                                                       
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X1_Y1 = 1                              |  mux16x1_project/data_in[3] = 1                                                  
  mux16x1_project/data_in[2] = 1                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro4/X1_Y1                                                                    |Net: \x4[2]                                                                       
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X1_Y1 = 1                              |  mux16x1_project/data_in[2] = 1                                                  
  mux16x1_project/data_in[3] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro5/X2_Y1                                                                    |Net: \x4[1]                                                                       
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X2_Y1 = 1                              |  mux16x1_project/data_in[1] = 1                                                  
  mux16x1_project/data_in[4] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro6/X1_Y1                                                                    |Net: \x4[0]                                                                       
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X1_Y1 = 1                              |  mux16x1_project/data_in[0] = 1                                                  
  mux16x1_project/data_in[5] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X4_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro6/X2_Y1                                                                    |Net: \x5[9]                                                                       
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X2_Y1 = 1                              |  mux16x1_project/data_in[9] = 1                                                  
  mux16x1_project/data_in[5] = 1                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X5_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro7/X2_Y1                                                                    |Net: \x5[8]                                                                       
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X2_Y1 = 1                              |  mux16x1_project/data_in[8] = 1                                                  
  mux16x1_project/data_in[6] = 1                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X5_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro7/X1_Y1                                                                    |Net: \x5[7]                                                                       
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X1_Y1 = 1                              |  mux16x1_project/data_in[7] = 1                                                  
  mux16x1_project/data_in[6] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X5_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro9/X1_Y1                                                                    |Net: \x5[6]                                                                       
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X1_Y1 = 1                              |  mux16x1_project/data_in[6] = 1                                                  
  mux16x1_project/data_in[8] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/X5_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro8/X1_Y1                                                                    |Net: \x5[5]                                                                       
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X1_Y1 = 1                              |  mux16x1_project/data_in[5] = 1                                                  
  mux16x1_project/data_in[7] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/X5_Y1 = 1                              
                                                                                  |                                                                                  
Net: ro8/X2_Y1                                                                    |Net: \x5[4]                                                                       
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/X2_Y1 = 1                              |  mux16x1_project/data_in[4] = 1                                                  
  mux16x1_project/data_in[7] = 1                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X5_Y1 = 1                              
                                                                                  |                                                                                  
Net: vssd1                                                                        |Net: \x5[3]                                                                       
  mux16x1_project/vssd1 = 5                                                       |  mux16x1_project/data_in[3] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/vssd1 = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X5_Y1 = 1                              
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/vssd1 = 1                              |                                                                                  
  sky130_fd_sc_hd__conb_1/VNB = 1                                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/vssd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/vssd1 = 1                              |                                                                                  
                                                                                  |                                                                                  
Net: vccd1                                                                        |Net: \x5[2]                                                                       
  mux16x1_project/vccd1 = 5                                                       |  mux16x1_project/data_in[2] = 1                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/vccd1 = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/X5_Y1 = 1                              
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/vccd1 = 1                              |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/vccd1 = 1                              |                                                                                  
                                                                                  |                                                                                  
Net: io_in[3]                                                                     |Net: io_in[3]                                                                     
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s4 = 1                                 
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s4 = 1                                 |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s4 = 1                                 
                                                                                  |                                                                                  
Net: io_in[5]                                                                     |Net: io_in[5]                                                                     
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/start = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/start = 1                              
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/start = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/start = 1                              
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/start = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/start = 1                              
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/start = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/start = 1                              
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/start = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/start = 1                              
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/start = 1                              |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/start = 1                              
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/start = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/start = 1                              
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/start = 1                              |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/start = 1                              
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/start = 1                              |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/start = 1                              
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/start = 1                              |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/start = 1                              
                                                                                  |                                                                                  
Net: io_in[1]                                                                     |Net: io_in[1]                                                                     
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s2 = 1                                 
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s2 = 1                                 |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s2 = 1                                 
                                                                                  |                                                                                  
Net: io_in[2]                                                                     |Net: io_in[2]                                                                     
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s3 = 1                                 
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s3 = 1                                 |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s3 = 1                                 
                                                                                  |                                                                                  
Net: ro10/X1_Y1                                                                   |Net: io_in[0]                                                                     
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/X1_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s1 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/sky130_osu_single_mpr2xa_8_b0r2_1/sky1 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s1 = 1                                 
  mux16x1_project/data_in[9] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s1 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s1 = 1                                 
                                                                                  |                                                                                  
Net: ro4/X2_Y1                                                                    |Net: \x5[1]                                                                       
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/X2_Y1 = 1                              |  mux16x1_project/data_in[1] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/sky130_osu_single_mpr2et_8_b0r1_2/sky1 |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/X5_Y1 = 1                              
  mux16x1_project/data_in[3] = 1                                                  |                                                                                  
                                                                                  |                                                                                  
Net: ro5/X1_Y1                                                                    |Net: io_in[4]                                                                     
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/X1_Y1 = 1                              |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s5 = 1                                 
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/sky130_osu_single_mpr2xa_8_b0r1_1/sky1 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s5 = 1                                 
  mux16x1_project/data_in[4] = 1                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s5 = 1                                 
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s5 = 1                                 
                                                                                  |                                                                                  
Net: ro9/X2_Y1                                                                    |Net: \x5[0]                                                                       
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/X2_Y1 = 1                              |  mux16x1_project/data_in[0] = 1                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/sky130_osu_single_mpr2et_8_b0r2_2/sky1 |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/X5_Y1 = 1                              
  mux16x1_project/data_in[8] = 1                                                  |                                                                                  
                                                                                  |                                                                                  
Net: TIE_ZERO_zero_/HI                                                            |Net: _noconnect_1_                                                                
  sky130_fd_sc_hd__conb_1/HI = 1                                                  |  sky130_fd_sc_hd__conb_1/HI = 1                                                  
                                                                                  |                                                                                  
Net: TIE_ZERO_zero_/VPB                                                           |Net: dummy_66                                                                     
  sky130_fd_sc_hd__conb_1/VPB = 1                                                 |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/proxysky130_osu_single_mpr2xa_8_b0r2_1 
                                                                                  |                                                                                  
Net: TIE_ZERO_zero_/VGND                                                          |Net: dummy_67                                                                     
  sky130_fd_sc_hd__conb_1/VGND = 1                                                |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/proxysky130_osu_single_mpr2et_8_b0r1_2 
                                                                                  |                                                                                  
Net: TIE_ZERO_zero_/VPWR                                                          |Net: dummy_68                                                                     
  sky130_fd_sc_hd__conb_1/VPWR = 1                                                |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/proxysky130_osu_single_mpr2xa_8_b0r1_1 
                                                                                  |                                                                                  
(no matching net)                                                                 |Net: dummy_69                                                                     
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/proxysky130_osu_single_mpr2et_8_b0r2_1 
                                                                                  |                                                                                  
(no matching net)                                                                 |Net: dummy_70                                                                     
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/proxysky130_osu_single_mpr2et_8_b0r2_2 
                                                                                  |                                                                                  
(no matching net)                                                                 |Net: dummy_71                                                                     
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/proxysky130_osu_single_mpr2et_8_b0r2_1 
                                                                                  |                                                                                  
(no matching net)                                                                 |Net: dummy_72                                                                     
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/proxysky130_osu_single_mpr2ea_8_b0r2_0 
                                                                                  |                                                                                  
(no matching net)                                                                 |Net: dummy_73                                                                     
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/proxysky130_osu_single_mpr2ea_8_b0r2_0 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
(no matching net)                                                                 |Net: vssd1                                                                        
                                                                                  |  mux16x1_project/vssd1 = 5                                                       
                                                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/vssd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/vssd1 = 1                              
                                                                                  |  sky130_fd_sc_hd__conb_1/VNB = 1                                                 
                                                                                  |  sky130_fd_sc_hd__conb_1/VGND = 1                                                
                                                                                  |                                                                                  
(no matching net)                                                                 |Net: vccd1                                                                        
                                                                                  |  mux16x1_project/vccd1 = 5                                                       
                                                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r1/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/vccd1 = 1                              
                                                                                  |  sky130_osu_ring_oscillator_mpr2et_8_b0r2/vccd1 = 1                              
                                                                                  |  sky130_fd_sc_hd__conb_1/VPB = 1                                                 
                                                                                  |  sky130_fd_sc_hd__conb_1/VPWR = 1                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net: io_in[0]                                                                     |(no matching net)                                                                 
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s1 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/sky130_osu_single_mpr2et_8_b0r2_1/sky1 |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/sky130_osu_single_mpr2et_8_b0r2_1/sky1 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s1 = 1                                 |                                                                                  
                                                                                  |                                                                                  
Net: io_in[4]                                                                     |(no matching net)                                                                 
  sky130_osu_ring_oscillator_mpr2ca_8_b0r1/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r2/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r1/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r1/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r1/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2xa_8_b0r1/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ca_8_b0r2/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ct_8_b0r2/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2et_8_b0r2/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/sky130_osu_single_mpr2ea_8_b0r2_0/sky1 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/s5 = 1                                 |                                                                                  
  sky130_osu_ring_oscillator_mpr2ea_8_b0r2/sky130_osu_single_mpr2ea_8_b0r2_0/sky1 |                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net: io_in[6]                                                                     |Net: io_in[6]                                                                     
  mux16x1_project/select[0] = 5                                                   |  mux16x1_project/select[0] = 5                                                   
                                                                                  |                                                                                  
Net: io_in[7]                                                                     |Net: io_in[7]                                                                     
  mux16x1_project/select[1] = 5                                                   |  mux16x1_project/select[1] = 5                                                   
                                                                                  |                                                                                  
Net: io_in[8]                                                                     |Net: io_in[8]                                                                     
  mux16x1_project/select[2] = 5                                                   |  mux16x1_project/select[2] = 5                                                   
                                                                                  |                                                                                  
Net: io_in[9]                                                                     |Net: io_in[9]                                                                     
  mux16x1_project/select[3] = 5                                                   |  mux16x1_project/select[3] = 5                                                   
                                                                                  |                                                                                  
Net: io_out[0]                                                                    |Net: io_out[0]                                                                    
  mux16x1_project/y = 5                                                           |  mux16x1_project/y = 5                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net: mprj5/data_in[15]                                                            |Net: zero_                                                                        
  mux16x1_project/data_in[10] = 5                                                 |  mux16x1_project/data_in[10] = 5                                                 
  mux16x1_project/data_in[11] = 5                                                 |  mux16x1_project/data_in[11] = 5                                                 
  mux16x1_project/data_in[12] = 5                                                 |  mux16x1_project/data_in[12] = 5                                                 
  mux16x1_project/data_in[13] = 5                                                 |  mux16x1_project/data_in[13] = 5                                                 
  mux16x1_project/data_in[14] = 5                                                 |  mux16x1_project/data_in[14] = 5                                                 
  mux16x1_project/data_in[15] = 5                                                 |  mux16x1_project/data_in[15] = 5                                                 
  sky130_fd_sc_hd__conb_1/LO = 1                                                  |  sky130_fd_sc_hd__conb_1/LO = 1                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: user_project_wrapper                                                   |Circuit 2: user_project_wrapper                                                   

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2ea_8_b0r2:ro8                            |Instance: ro8                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  sky130_osu_single_mpr2ea_8_b0r2_0/sky130_osu_sc_12T_hs__inv_1_2/A = 12          |  proxysky130_osu_single_mpr2ea_8_b0r2_0/sky130_osu_sc_12T_hs__inv_1_2/A = 1      
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  s5 = 12                                                                         |  s5 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  sky130_osu_single_mpr2ea_8_b0r2_0/sky130_osu_sc_12T_hs__inv_1_1/A = 12          |  proxysky130_osu_single_mpr2ea_8_b0r2_0/sky130_osu_sc_12T_hs__inv_1_1/A = 1      
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2et_8_b0r2:ro9                            |Instance: ro9                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  X2_Y1 = 3                                                                       |  X2_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  sky130_osu_single_mpr2et_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_4/A = 12          |  proxysky130_osu_single_mpr2et_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_4/A = 1      
  sky130_osu_single_mpr2et_8_b0r2_2/sky130_osu_sc_12T_hs__inv_1_2/A = 3           |  proxysky130_osu_single_mpr2et_8_b0r2_2/sky130_osu_sc_12T_hs__inv_1_2/A = 1      
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  sky130_osu_single_mpr2et_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_4/Y = 12          |  proxysky130_osu_single_mpr2et_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_4/Y = 1      
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  s4 = 10                                                                         |  s4 = 10                                                                         
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2ct_8_b0r2:ro7                            |Instance: ro7                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  s5 = 12                                                                         |  s5 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2ca_8_b0r2:ro6                            |Instance: ro6                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  s4 = 10                                                                         |  s4 = 10                                                                         
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  s3 = 10                                                                         |  s3 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_fd_sc_hd__conb_1:TIE_ZERO_zero_                                  |Instance: TIE_ZERO_zero_                                                          
  LO = 31                                                                         |  LO = 31                                                                         
  HI = 1                                                                          |  HI = 1                                                                          
  VPB = 1                                                                         |  VPB = 17                                                                        
  VNB = 16                                                                        |  VNB = 17                                                                        
  VGND = 1                                                                        |  VGND = 17                                                                       
  VPWR = 1                                                                        |  VPWR = 17                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2xa_8_b0r1:ro5                            |Instance: ro5                                                                     
  X1_Y1 = 3                                                                       |  X1_Y1 = 2                                                                       
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  s1 = 12                                                                         |  s1 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  sky130_osu_single_mpr2xa_8_b0r1_1/sky130_osu_sc_12T_hs__inv_1_2/A = 3           |  proxysky130_osu_single_mpr2xa_8_b0r1_1/sky130_osu_sc_12T_hs__inv_1_2/A = 1      
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  s3 = 10                                                                         |  s3 = 10                                                                         
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2et_8_b0r1:ro4                            |Instance: ro4                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  X2_Y1 = 3                                                                       |  X2_Y1 = 2                                                                       
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  sky130_osu_single_mpr2et_8_b0r1_2/sky130_osu_sc_12T_hs__inv_1_2/A = 3           |  proxysky130_osu_single_mpr2et_8_b0r1_2/sky130_osu_sc_12T_hs__inv_1_2/A = 1      
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  s3 = 10                                                                         |  s3 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  s2 = 10                                                                         |  s2 = 10                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2ea_8_b0r1:ro3                            |Instance: ro3                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2ct_8_b0r1:ro2                            |Instance: ro2                                                                     
  s1 = 12                                                                         |  s1 = 10                                                                         
  s2 = 10                                                                         |  s2 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  s5 = 12                                                                         |  s5 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2xa_8_b0r2:ro10                           |Instance: ro10                                                                    
  s1 = 12                                                                         |  s1 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  s4 = 10                                                                         |  s4 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  X1_Y1 = 3                                                                       |  X1_Y1 = 2                                                                       
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  sky130_osu_single_mpr2xa_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_2/A = 3           |  proxysky130_osu_single_mpr2xa_8_b0r2_1/sky130_osu_sc_12T_hs__inv_1_2/A = 1      
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  s2 = 10                                                                         |  s2 = 10                                                                         
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: sky130_osu_ring_oscillator_mpr2ca_8_b0r1:ro1                            |Instance: ro1                                                                     
  s4 = 10                                                                         |  s4 = 10                                                                         
  s5 = 12                                                                         |  s5 = 10                                                                         
  X5_Y1 = 2                                                                       |  X5_Y1 = 2                                                                       
  X4_Y1 = 2                                                                       |  X4_Y1 = 2                                                                       
  X3_Y1 = 2                                                                       |  X3_Y1 = 2                                                                       
  X2_Y1 = 2                                                                       |  X2_Y1 = 2                                                                       
  X1_Y1 = 2                                                                       |  X1_Y1 = 2                                                                       
  start = 10                                                                      |  start = 10                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
  s2 = 10                                                                         |  s2 = 10                                                                         
  s3 = 10                                                                         |  s3 = 10                                                                         
  s1 = 12                                                                         |  s1 = 10                                                                         
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Instance: mux16x1_project:mprj2                                                   |Instance: mprj5                                                                   
  data_in[0] = 2                                                                  |  data_in[0] = 2                                                                  
  data_in[10] = 31                                                                |  data_in[10] = 31                                                                
  data_in[11] = 31                                                                |  data_in[11] = 31                                                                
  data_in[12] = 31                                                                |  data_in[12] = 31                                                                
  data_in[13] = 31                                                                |  data_in[13] = 31                                                                
  data_in[14] = 31                                                                |  data_in[14] = 31                                                                
  data_in[15] = 31                                                                |  data_in[15] = 31                                                                
  data_in[1] = 2                                                                  |  data_in[1] = 2                                                                  
  data_in[2] = 2                                                                  |  data_in[2] = 2                                                                  
  data_in[3] = 3                                                                  |  data_in[3] = 2                                                                  
  data_in[4] = 2                                                                  |  data_in[4] = 2                                                                  
  data_in[5] = 2                                                                  |  data_in[5] = 2                                                                  
  data_in[6] = 2                                                                  |  data_in[6] = 2                                                                  
  data_in[7] = 2                                                                  |  data_in[7] = 2                                                                  
  data_in[8] = 3                                                                  |  data_in[8] = 2                                                                  
  data_in[9] = 2                                                                  |  data_in[9] = 2                                                                  
  select[0] = 5                                                                   |  select[0] = 5                                                                   
  select[1] = 5                                                                   |  select[1] = 5                                                                   
  select[2] = 5                                                                   |  select[2] = 5                                                                   
  select[3] = 5                                                                   |  select[3] = 5                                                                   
  y = 5                                                                           |  y = 5                                                                           
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
                                                                                  |                                                                                  
Instance: mux16x1_project:mprj1                                                   |Instance: mprj4                                                                   
  data_in[0] = 2                                                                  |  data_in[0] = 2                                                                  
  data_in[10] = 31                                                                |  data_in[10] = 31                                                                
  data_in[11] = 31                                                                |  data_in[11] = 31                                                                
  data_in[12] = 31                                                                |  data_in[12] = 31                                                                
  data_in[13] = 31                                                                |  data_in[13] = 31                                                                
  data_in[14] = 31                                                                |  data_in[14] = 31                                                                
  data_in[15] = 31                                                                |  data_in[15] = 31                                                                
  data_in[1] = 2                                                                  |  data_in[1] = 2                                                                  
  data_in[2] = 2                                                                  |  data_in[2] = 2                                                                  
  data_in[3] = 2                                                                  |  data_in[3] = 2                                                                  
  data_in[4] = 3                                                                  |  data_in[4] = 2                                                                  
  data_in[5] = 2                                                                  |  data_in[5] = 2                                                                  
  data_in[6] = 2                                                                  |  data_in[6] = 2                                                                  
  data_in[7] = 2                                                                  |  data_in[7] = 2                                                                  
  data_in[8] = 2                                                                  |  data_in[8] = 2                                                                  
  data_in[9] = 3                                                                  |  data_in[9] = 2                                                                  
  select[0] = 5                                                                   |  select[0] = 5                                                                   
  select[1] = 5                                                                   |  select[1] = 5                                                                   
  select[2] = 5                                                                   |  select[2] = 5                                                                   
  select[3] = 5                                                                   |  select[3] = 5                                                                   
  y = 5                                                                           |  y = 5                                                                           
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
                                                                                  |                                                                                  
Instance: mux16x1_project:mprj5                                                   |Instance: mprj3                                                                   
  data_in[0] = 2                                                                  |  data_in[0] = 2                                                                  
  data_in[10] = 31                                                                |  data_in[10] = 31                                                                
  data_in[11] = 31                                                                |  data_in[11] = 31                                                                
  data_in[12] = 31                                                                |  data_in[12] = 31                                                                
  data_in[13] = 31                                                                |  data_in[13] = 31                                                                
  data_in[14] = 31                                                                |  data_in[14] = 31                                                                
  data_in[15] = 31                                                                |  data_in[15] = 31                                                                
  data_in[1] = 2                                                                  |  data_in[1] = 2                                                                  
  data_in[2] = 2                                                                  |  data_in[2] = 2                                                                  
  data_in[3] = 2                                                                  |  data_in[3] = 2                                                                  
  data_in[4] = 2                                                                  |  data_in[4] = 2                                                                  
  data_in[5] = 2                                                                  |  data_in[5] = 2                                                                  
  data_in[6] = 2                                                                  |  data_in[6] = 2                                                                  
  data_in[7] = 2                                                                  |  data_in[7] = 2                                                                  
  data_in[8] = 2                                                                  |  data_in[8] = 2                                                                  
  data_in[9] = 2                                                                  |  data_in[9] = 2                                                                  
  select[0] = 5                                                                   |  select[0] = 5                                                                   
  select[1] = 5                                                                   |  select[1] = 5                                                                   
  select[2] = 5                                                                   |  select[2] = 5                                                                   
  select[3] = 5                                                                   |  select[3] = 5                                                                   
  y = 5                                                                           |  y = 5                                                                           
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
                                                                                  |                                                                                  
Instance: mux16x1_project:mprj4                                                   |Instance: mprj2                                                                   
  data_in[0] = 2                                                                  |  data_in[0] = 2                                                                  
  data_in[10] = 31                                                                |  data_in[10] = 31                                                                
  data_in[11] = 31                                                                |  data_in[11] = 31                                                                
  data_in[12] = 31                                                                |  data_in[12] = 31                                                                
  data_in[13] = 31                                                                |  data_in[13] = 31                                                                
  data_in[14] = 31                                                                |  data_in[14] = 31                                                                
  data_in[15] = 31                                                                |  data_in[15] = 31                                                                
  data_in[1] = 2                                                                  |  data_in[1] = 2                                                                  
  data_in[2] = 2                                                                  |  data_in[2] = 2                                                                  
  data_in[3] = 2                                                                  |  data_in[3] = 2                                                                  
  data_in[4] = 2                                                                  |  data_in[4] = 2                                                                  
  data_in[5] = 2                                                                  |  data_in[5] = 2                                                                  
  data_in[6] = 2                                                                  |  data_in[6] = 2                                                                  
  data_in[7] = 2                                                                  |  data_in[7] = 2                                                                  
  data_in[8] = 2                                                                  |  data_in[8] = 2                                                                  
  data_in[9] = 2                                                                  |  data_in[9] = 2                                                                  
  select[0] = 5                                                                   |  select[0] = 5                                                                   
  select[1] = 5                                                                   |  select[1] = 5                                                                   
  select[2] = 5                                                                   |  select[2] = 5                                                                   
  select[3] = 5                                                                   |  select[3] = 5                                                                   
  y = 5                                                                           |  y = 5                                                                           
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
                                                                                  |                                                                                  
Instance: mux16x1_project:mprj3                                                   |Instance: mprj1                                                                   
  data_in[0] = 2                                                                  |  data_in[0] = 2                                                                  
  data_in[10] = 31                                                                |  data_in[10] = 31                                                                
  data_in[11] = 31                                                                |  data_in[11] = 31                                                                
  data_in[12] = 31                                                                |  data_in[12] = 31                                                                
  data_in[13] = 31                                                                |  data_in[13] = 31                                                                
  data_in[14] = 31                                                                |  data_in[14] = 31                                                                
  data_in[15] = 31                                                                |  data_in[15] = 31                                                                
  data_in[1] = 2                                                                  |  data_in[1] = 2                                                                  
  data_in[2] = 2                                                                  |  data_in[2] = 2                                                                  
  data_in[3] = 2                                                                  |  data_in[3] = 2                                                                  
  data_in[4] = 2                                                                  |  data_in[4] = 2                                                                  
  data_in[5] = 2                                                                  |  data_in[5] = 2                                                                  
  data_in[6] = 2                                                                  |  data_in[6] = 2                                                                  
  data_in[7] = 2                                                                  |  data_in[7] = 2                                                                  
  data_in[8] = 2                                                                  |  data_in[8] = 2                                                                  
  data_in[9] = 2                                                                  |  data_in[9] = 2                                                                  
  select[0] = 5                                                                   |  select[0] = 5                                                                   
  select[1] = 5                                                                   |  select[1] = 5                                                                   
  select[2] = 5                                                                   |  select[2] = 5                                                                   
  select[3] = 5                                                                   |  select[3] = 5                                                                   
  y = 5                                                                           |  y = 5                                                                           
  vssd1 = 16                                                                      |  vssd1 = 17                                                                      
  vccd1 = 15                                                                      |  vccd1 = 17                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: user_project_wrapper                                                   |Circuit 2: user_project_wrapper                                                   
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
vssd1                                                                             |(no matching pin)                                                                 
vccd1                                                                             |(no matching pin)                                                                 
io_in[3]                                                                          |(no matching pin)                                                                 
io_in[5]                                                                          |(no matching pin)                                                                 
io_in[1]                                                                          |io_in[0] **Mismatch**                                                             
io_in[2]                                                                          |io_in[1] **Mismatch**                                                             
Cell pin lists are equivalent.
Device classes user_project_wrapper and user_project_wrapper are equivalent.

Final result: Netlists do not match.
Warning: device level LVS may be incomplete due to 11 unflattened cell(s): see /home/lburleson/OSU/google_ring_oscillator/caravel/precheck_results/26_MAR_2024___17_49_50/outputs/reports/lvs.unflattened
