// Seed: 858275805
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_7 = 1;
  assign id_7 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_4,
      id_3
  );
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  wire id_6, id_7;
  logic [1 'd0 : 1] id_8;
endmodule
