// Seed: 1787886186
module module_0 #(
    parameter id_5 = 32'd71
) (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2
);
  assign id_2 = id_1;
  assign module_1._id_2 = 0;
  assign id_2 = id_0;
  always @(posedge -1'd0 or posedge -1'h0) $signed(82);
  ;
  assign id_2 = 1'b0;
  assign id_2 = id_0;
  specify
    (id_4 *> _id_5) = (id_4, 1 != id_4, 1, id_5  : -1  : -1);
    (id_6 => id_7) = id_8;
    (id_9[""] *> id_10) = (id_8);
    $setup(posedge id_11, posedge id_12, 1 & -1);
    (negedge id_13 => (id_14 +: 1)) = (id_8 + id_4, id_5);
    (id_15 => id_16) = (id_4, id_6);
  endspecify
  logic id_17;
  ;
  logic id_18;
  logic id_19, id_20;
  wire id_21[1 : -1  &&  id_5], id_22;
endmodule
program module_1 #(
    parameter id_2 = 32'd57
) (
    input tri1 id_0,
    input wire id_1[1  &  id_2 : -1]
    , id_7,
    output tri1 _id_2,
    input supply0 id_3,
    output uwire id_4,
    output wire id_5
);
  parameter id_8 = {-1'b0};
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5
  );
endprogram
