; BTOR description generated by Yosys 0.33+65 (git sha1 90124dce5, clang 15.0.0 -fPIC -Os) for module std_rsh.
1 sort bitvec 32
2 input 1 left ; core.sv:207.35-207.39
3 input 1 right ; core.sv:208.35-208.40
4 srl 1 2 3
5 output 4 out ; core.sv:209.35-209.38
; end of yosys output
