<stg><name>shuffle_96_r_p</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="3">
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="8">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="9">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="9" to="10">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="11">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="11" to="12">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="12" to="13">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="13" to="14">
<condition id="49">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="2">
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="14" to="15">
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="14" to="16">
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="14" to="13">
<condition id="57">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="15" to="16">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="16" to="14">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_24, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8">
<![CDATA[
.loopexit:1  %tmp_2011 = trunc i8 %co to i1

]]></Node>
<StgValue><ssdm name="tmp_2011"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.loopexit:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:3  %p_shl_cast = zext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.loopexit:4  %tmp_453 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="9">
<![CDATA[
.loopexit:5  %p_shl1_cast = zext i9 %tmp_453 to i12

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:6  %tmp_454 = sub i12 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="12">
<![CDATA[
.loopexit:7  %tmp_503_cast = sext i12 %tmp_454 to i13

]]></Node>
<StgValue><ssdm name="tmp_503_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:8  %exitcond3 = icmp eq i8 %co, -64

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:10  %co_24 = add i8 1, %co

]]></Node>
<StgValue><ssdm name="co_24"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:11  br i1 %exitcond3, label %3, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:0  %p_lshr_f_cast = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="7">
<![CDATA[
.preheader4.preheader:3  %zext_cast = zext i7 %p_lshr_f_cast to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader4.preheader:4  %mul = mul i16 %zext_cast, 171

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_2012 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2012"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="41" st_id="8" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="43" st_id="10" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="44" st_id="11" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="45" st_id="12" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="7">
<![CDATA[
.preheader4.preheader:2  %arrayNo_cast = zext i7 %arrayNo to i9

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader4.preheader:6  %tmp_2013 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_2012, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_2013"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="7">
<![CDATA[
.preheader4.preheader:7  %tmp_455 = sext i7 %tmp_2013 to i10

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="10">
<![CDATA[
.preheader4.preheader:8  %p_shl2_cast = zext i10 %tmp_455 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader4.preheader:9  %tmp_2014 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_2012, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2014"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
.preheader4.preheader:10  %tmp_456 = sext i5 %tmp_2014 to i8

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="8">
<![CDATA[
.preheader4.preheader:11  %p_shl3_cast = zext i8 %tmp_456 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:12  %tmp_457 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="11">
<![CDATA[
.preheader4.preheader:13  %tmp_508_cast = sext i11 %tmp_457 to i12

]]></Node>
<StgValue><ssdm name="tmp_508_cast"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:14  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader4:0  %h = phi i3 [ 0, %.preheader4.preheader ], [ %h_24, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="3">
<![CDATA[
.preheader4:1  %h_cast2_cast9 = zext i3 %h to i12

]]></Node>
<StgValue><ssdm name="h_cast2_cast9"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="3">
<![CDATA[
.preheader4:2  %h_cast2_cast = zext i3 %h to i13

]]></Node>
<StgValue><ssdm name="h_cast2_cast"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader4:3  %tmp_458 = add i13 %h_cast2_cast, %tmp_503_cast

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="13">
<![CDATA[
.preheader4:4  %tmp_2015 = trunc i13 %tmp_458 to i11

]]></Node>
<StgValue><ssdm name="tmp_2015"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader4:5  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_2015, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
.preheader4:6  %p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_458, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader4:7  %tmp_459 = sub i14 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:8  %tmp_460 = add i12 %h_cast2_cast9, %tmp_508_cast

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="12">
<![CDATA[
.preheader4:9  %tmp_2016 = trunc i12 %tmp_460 to i6

]]></Node>
<StgValue><ssdm name="tmp_2016"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader4:10  %p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_2016, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="12">
<![CDATA[
.preheader4:11  %tmp_2017 = trunc i12 %tmp_460 to i8

]]></Node>
<StgValue><ssdm name="tmp_2017"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader4:12  %p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2017, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:13  %tmp_461 = sub i9 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:14  %exitcond2 = icmp eq i3 %h, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:15  %empty_453 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:16  %h_24 = add i3 1, %h

]]></Node>
<StgValue><ssdm name="h_24"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:17  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %w = phi i3 [ %w_34, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="3">
<![CDATA[
.preheader:1  %w_cast1_cast8 = zext i3 %w to i9

]]></Node>
<StgValue><ssdm name="w_cast1_cast8"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="3">
<![CDATA[
.preheader:2  %w_cast1_cast = zext i3 %w to i14

]]></Node>
<StgValue><ssdm name="w_cast1_cast"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3  %tmp_462 = add i14 %tmp_459, %w_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="14">
<![CDATA[
.preheader:4  %tmp_517_cast = zext i14 %tmp_462 to i32

]]></Node>
<StgValue><ssdm name="tmp_517_cast"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %output_V_addr = getelementptr [6912 x i8]* %output_V, i32 0, i32 %tmp_517_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:6  %tmp_463 = add i9 %tmp_461, %w_cast1_cast8

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="9">
<![CDATA[
.preheader:7  %tmp_518_cast = zext i9 %tmp_463 to i32

]]></Node>
<StgValue><ssdm name="tmp_518_cast"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:8  %buffer1_1_96_4x4_p_V = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:9  %buffer1_1_96_4x4_p_V_311 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_311"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:10  %buffer1_1_96_4x4_p_V_312 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_312"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:11  %buffer1_1_96_4x4_p_V_313 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_313"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12  %buffer1_1_96_4x4_p_V_314 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_314"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:13  %buffer1_1_96_4x4_p_V_315 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_315"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:14  %buffer1_1_96_4x4_p_V_316 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_316"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15  %buffer1_1_96_4x4_p_V_317 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_317"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:16  %buffer1_1_96_4x4_p_V_318 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_318"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:17  %buffer1_1_96_4x4_p_V_319 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_319"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:18  %buffer1_1_96_4x4_p_V_320 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_320"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:19  %buffer1_1_96_4x4_p_V_321 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_321"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:20  %buffer1_1_96_4x4_p_V_322 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_322"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:21  %buffer1_1_96_4x4_p_V_323 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_323"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:22  %buffer1_1_96_4x4_p_V_324 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_324"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:23  %buffer1_1_96_4x4_p_V_325 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_325"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:24  %buffer1_1_96_4x4_p_V_326 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_326"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:25  %buffer1_1_96_4x4_p_V_327 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_327"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:26  %buffer1_1_96_4x4_p_V_328 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_328"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:27  %buffer1_1_96_4x4_p_V_329 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_329"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:28  %buffer1_1_96_4x4_p_V_330 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_330"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:29  %buffer1_1_96_4x4_p_V_331 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_331"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:30  %buffer1_1_96_4x4_p_V_332 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_332"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:31  %buffer1_1_96_4x4_p_V_333 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_333"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:32  %exitcond = icmp eq i3 %w, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:33  %empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:34  %w_34 = add i3 %w, 1

]]></Node>
<StgValue><ssdm name="w_34"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:35  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_2011, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
:0  %buffer1_1_96_4x4_p_V_334 = load i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_334"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
:1  %buffer1_1_96_4x4_p_V_335 = load i8* %buffer1_1_96_4x4_p_V_333, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_335"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
:2  %buffer1_1_96_4x4_p_V_336 = load i8* %buffer1_1_96_4x4_p_V_326, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_336"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
:3  %buffer1_1_96_4x4_p_V_337 = load i8* %buffer1_1_96_4x4_p_V_313, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_337"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:4  %buffer1_1_96_4x4_p_V_338 = load i8* %buffer1_1_96_4x4_p_V_324, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_338"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:5  %buffer1_1_96_4x4_p_V_339 = load i8* %buffer1_1_96_4x4_p_V_314, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_339"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:6  %buffer1_1_96_4x4_p_V_340 = load i8* %buffer1_1_96_4x4_p_V_319, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_340"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:7  %buffer1_1_96_4x4_p_V_341 = load i8* %buffer1_1_96_4x4_p_V_322, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_341"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:8  %buffer1_1_96_4x4_p_V_342 = load i8* %buffer1_1_96_4x4_p_V_320, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_342"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:9  %buffer1_1_96_4x4_p_V_343 = load i8* %buffer1_1_96_4x4_p_V_331, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_343"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:10  %buffer1_1_96_4x4_p_V_344 = load i8* %buffer1_1_96_4x4_p_V_329, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_344"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
:11  %buffer1_1_96_4x4_p_V_345 = load i8* %buffer1_1_96_4x4_p_V_327, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_345"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:12  %buffer1_1_96_4x4_p_V_346 = load i8* %buffer1_1_96_4x4_p_V_330, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_346"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:13  %buffer1_1_96_4x4_p_V_347 = load i8* %buffer1_1_96_4x4_p_V_332, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_347"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
:14  %buffer1_1_96_4x4_p_V_348 = load i8* %buffer1_1_96_4x4_p_V_323, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_348"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
:15  %buffer1_1_96_4x4_p_V_349 = load i8* %buffer1_1_96_4x4_p_V_321, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_349"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
:16  %buffer1_1_96_4x4_p_V_350 = load i8* %buffer1_1_96_4x4_p_V_312, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_350"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
:17  %buffer1_1_96_4x4_p_V_351 = load i8* %buffer1_1_96_4x4_p_V_328, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_351"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
:18  %buffer1_1_96_4x4_p_V_352 = load i8* %buffer1_1_96_4x4_p_V_317, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_352"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:19  %buffer1_1_96_4x4_p_V_353 = load i8* %buffer1_1_96_4x4_p_V_325, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_353"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
:20  %buffer1_1_96_4x4_p_V_354 = load i8* %buffer1_1_96_4x4_p_V_316, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_354"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
:21  %buffer1_1_96_4x4_p_V_355 = load i8* %buffer1_1_96_4x4_p_V_318, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_355"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
:22  %buffer1_1_96_4x4_p_V_356 = load i8* %buffer1_1_96_4x4_p_V_311, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_356"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
:23  %buffer1_1_96_4x4_p_V_357 = load i8* %buffer1_1_96_4x4_p_V_315, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_357"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
:0  %buffer1_1_96_4x4_p_V_334 = load i8* %buffer1_1_96_4x4_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_334"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
:1  %buffer1_1_96_4x4_p_V_335 = load i8* %buffer1_1_96_4x4_p_V_333, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_335"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
:2  %buffer1_1_96_4x4_p_V_336 = load i8* %buffer1_1_96_4x4_p_V_326, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_336"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
:3  %buffer1_1_96_4x4_p_V_337 = load i8* %buffer1_1_96_4x4_p_V_313, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_337"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:4  %buffer1_1_96_4x4_p_V_338 = load i8* %buffer1_1_96_4x4_p_V_324, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_338"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:5  %buffer1_1_96_4x4_p_V_339 = load i8* %buffer1_1_96_4x4_p_V_314, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_339"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:6  %buffer1_1_96_4x4_p_V_340 = load i8* %buffer1_1_96_4x4_p_V_319, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_340"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:7  %buffer1_1_96_4x4_p_V_341 = load i8* %buffer1_1_96_4x4_p_V_322, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_341"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:8  %buffer1_1_96_4x4_p_V_342 = load i8* %buffer1_1_96_4x4_p_V_320, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_342"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:9  %buffer1_1_96_4x4_p_V_343 = load i8* %buffer1_1_96_4x4_p_V_331, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_343"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:10  %buffer1_1_96_4x4_p_V_344 = load i8* %buffer1_1_96_4x4_p_V_329, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_344"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
:11  %buffer1_1_96_4x4_p_V_345 = load i8* %buffer1_1_96_4x4_p_V_327, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_345"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:12  %buffer1_1_96_4x4_p_V_346 = load i8* %buffer1_1_96_4x4_p_V_330, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_346"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:13  %buffer1_1_96_4x4_p_V_347 = load i8* %buffer1_1_96_4x4_p_V_332, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_347"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
:14  %buffer1_1_96_4x4_p_V_348 = load i8* %buffer1_1_96_4x4_p_V_323, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_348"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
:15  %buffer1_1_96_4x4_p_V_349 = load i8* %buffer1_1_96_4x4_p_V_321, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_349"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
:16  %buffer1_1_96_4x4_p_V_350 = load i8* %buffer1_1_96_4x4_p_V_312, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_350"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
:17  %buffer1_1_96_4x4_p_V_351 = load i8* %buffer1_1_96_4x4_p_V_328, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_351"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
:18  %buffer1_1_96_4x4_p_V_352 = load i8* %buffer1_1_96_4x4_p_V_317, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_352"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
:19  %buffer1_1_96_4x4_p_V_353 = load i8* %buffer1_1_96_4x4_p_V_325, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_353"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
:20  %buffer1_1_96_4x4_p_V_354 = load i8* %buffer1_1_96_4x4_p_V_316, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_354"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
:21  %buffer1_1_96_4x4_p_V_355 = load i8* %buffer1_1_96_4x4_p_V_318, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_355"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
:22  %buffer1_1_96_4x4_p_V_356 = load i8* %buffer1_1_96_4x4_p_V_311, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_356"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
:23  %buffer1_1_96_4x4_p_V_357 = load i8* %buffer1_1_96_4x4_p_V_315, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_357"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="9">
<![CDATA[
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i9(i8 %buffer1_1_96_4x4_p_V_334, i8 %buffer1_1_96_4x4_p_V_335, i8 %buffer1_1_96_4x4_p_V_336, i8 %buffer1_1_96_4x4_p_V_337, i8 %buffer1_1_96_4x4_p_V_338, i8 %buffer1_1_96_4x4_p_V_339, i8 %buffer1_1_96_4x4_p_V_340, i8 %buffer1_1_96_4x4_p_V_341, i8 %buffer1_1_96_4x4_p_V_342, i8 %buffer1_1_96_4x4_p_V_343, i8 %buffer1_1_96_4x4_p_V_344, i8 %buffer1_1_96_4x4_p_V_345, i8 %buffer1_1_96_4x4_p_V_346, i8 %buffer1_1_96_4x4_p_V_347, i8 %buffer1_1_96_4x4_p_V_348, i8 %buffer1_1_96_4x4_p_V_349, i8 %buffer1_1_96_4x4_p_V_350, i8 %buffer1_1_96_4x4_p_V_351, i8 %buffer1_1_96_4x4_p_V_352, i8 %buffer1_1_96_4x4_p_V_353, i8 %buffer1_1_96_4x4_p_V_354, i8 %buffer1_1_96_4x4_p_V_355, i8 %buffer1_1_96_4x4_p_V_356, i8 %buffer1_1_96_4x4_p_V_357, i9 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:25  store i8 %tmp, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_2011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
